// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2022.1 (Release Build #96.2)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_znk2cl4sycl6detail15accessor_commonifli2elns0_6access4modee1024elns3_6targete2014elns3_11placeholdere0ens0_3ext6oneapi22accessor_property_listijeeee17accessorsubscriptili1eeixili1eveerkfm_exit153_i_zts6mmstv2s_c0_enter11323_k0_zts6mmstv20
// Created for function/kernel k0_ZTS6MMstv2
// SystemVerilog created on Sat Apr 30 18:30:16 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTS6MMstv2_i_sfc_logic_s_c0_in_znk2cl000011323_k0_zts6mmstv20 (
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [63:0] in_arg1,
    input wire [63:0] in_arg5,
    input wire [63:0] in_intel_reserved_ffwd_3_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_3_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_4_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_4_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_5_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_5_0_1_tpl,
    output wire [0:0] out_c0_exi33_0_tpl,
    output wire [0:0] out_c0_exi33_1_tpl,
    output wire [0:0] out_c0_exi33_2_tpl,
    output wire [63:0] out_c0_exi33_3_tpl,
    output wire [63:0] out_c0_exi33_4_tpl,
    output wire [63:0] out_c0_exi33_5_tpl,
    output wire [63:0] out_c0_exi33_6_tpl,
    output wire [63:0] out_c0_exi33_7_tpl,
    output wire [63:0] out_c0_exi33_8_tpl,
    output wire [63:0] out_c0_exi33_9_tpl,
    output wire [63:0] out_c0_exi33_10_tpl,
    output wire [63:0] out_c0_exi33_11_tpl,
    output wire [63:0] out_c0_exi33_12_tpl,
    output wire [63:0] out_c0_exi33_13_tpl,
    output wire [63:0] out_c0_exi33_14_tpl,
    output wire [63:0] out_c0_exi33_15_tpl,
    output wire [63:0] out_c0_exi33_16_tpl,
    output wire [0:0] out_c0_exi33_17_tpl,
    output wire [0:0] out_c0_exi33_18_tpl,
    output wire [63:0] out_c0_exi33_19_tpl,
    output wire [63:0] out_c0_exi33_20_tpl,
    output wire [63:0] out_c0_exi33_21_tpl,
    output wire [63:0] out_c0_exi33_22_tpl,
    output wire [63:0] out_c0_exi33_23_tpl,
    output wire [63:0] out_c0_exi33_24_tpl,
    output wire [31:0] out_c0_exi33_25_tpl,
    output wire [63:0] out_c0_exi33_26_tpl,
    output wire [31:0] out_c0_exi33_27_tpl,
    output wire [63:0] out_c0_exi33_28_tpl,
    output wire [31:0] out_c0_exi33_29_tpl,
    output wire [63:0] out_c0_exi33_30_tpl,
    output wire [0:0] out_c0_exi33_31_tpl,
    output wire [0:0] out_c0_exi33_32_tpl,
    output wire [0:0] out_c0_exi33_33_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k0_ZTS6MMstv227,
    input wire [0:0] in_c0_eni28_0_tpl,
    input wire [0:0] in_c0_eni28_1_tpl,
    input wire [63:0] in_c0_eni28_2_tpl,
    input wire [63:0] in_c0_eni28_3_tpl,
    input wire [63:0] in_c0_eni28_4_tpl,
    input wire [63:0] in_c0_eni28_5_tpl,
    input wire [63:0] in_c0_eni28_6_tpl,
    input wire [63:0] in_c0_eni28_7_tpl,
    input wire [63:0] in_c0_eni28_8_tpl,
    input wire [63:0] in_c0_eni28_9_tpl,
    input wire [63:0] in_c0_eni28_10_tpl,
    input wire [63:0] in_c0_eni28_11_tpl,
    input wire [63:0] in_c0_eni28_12_tpl,
    input wire [63:0] in_c0_eni28_13_tpl,
    input wire [0:0] in_c0_eni28_14_tpl,
    input wire [63:0] in_c0_eni28_15_tpl,
    input wire [63:0] in_c0_eni28_16_tpl,
    input wire [63:0] in_c0_eni28_17_tpl,
    input wire [63:0] in_c0_eni28_18_tpl,
    input wire [63:0] in_c0_eni28_19_tpl,
    input wire [63:0] in_c0_eni28_20_tpl,
    input wire [31:0] in_c0_eni28_21_tpl,
    input wire [63:0] in_c0_eni28_22_tpl,
    input wire [31:0] in_c0_eni28_23_tpl,
    input wire [63:0] in_c0_eni28_24_tpl,
    input wire [31:0] in_c0_eni28_25_tpl,
    input wire [63:0] in_c0_eni28_26_tpl,
    input wire [0:0] in_c0_eni28_27_tpl,
    input wire [0:0] in_c0_eni28_28_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [10:0] c_i11_1237_q;
    wire [10:0] c_i11_798235_q;
    wire [1:0] c_i2_1229_q;
    wire [63:0] c_i64_0232_q;
    wire [63:0] c_i64_1233_q;
    wire [63:0] c_i64_2234_q;
    wire [63:0] c_i64_3231_q;
    wire [1:0] i_cleanups_shl_k0_zts6mmstv29_vt_join_q;
    wire [1:0] i_cleanups_shl_k0_zts6mmstv29_vt_select_1_in;
    wire [0:0] i_cleanups_shl_k0_zts6mmstv29_vt_select_1_b;
    wire [64:0] i_decomposed973_k0_zts6mmstv229_a;
    wire [64:0] i_decomposed973_k0_zts6mmstv229_b;
    logic [64:0] i_decomposed973_k0_zts6mmstv229_o;
    wire [64:0] i_decomposed973_k0_zts6mmstv229_q;
    wire [0:0] i_first_cleanup_xor_k0_zts6mmstv28_q;
    wire [11:0] i_fpga_indvars_iv_next_k0_zts6mmstv2115_a;
    wire [11:0] i_fpga_indvars_iv_next_k0_zts6mmstv2115_b;
    logic [11:0] i_fpga_indvars_iv_next_k0_zts6mmstv2115_o;
    wire [11:0] i_fpga_indvars_iv_next_k0_zts6mmstv2115_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_pipeline_valid_out;
    wire [31:0] i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_feedback_stall_out_32;
    wire [31:0] i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_feedback_stall_out_36;
    wire [31:0] i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_feedback_stall_out_40;
    wire [10:0] i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_feedback_stall_out_44;
    wire [0:0] i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_feedback_stall_out_19;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_feedback_stall_out_45;
    wire [1:0] i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_feedback_stall_out_18;
    wire [1:0] i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_feedback_stall_out_17;
    wire [63:0] i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_feedback_stall_out_29;
    wire [63:0] i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_feedback_stall_out_12;
    wire [63:0] i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_feedback_stall_out_43;
    wire [63:0] i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_feedback_stall_out_42;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_feedback_stall_out_28;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_feedback_stall_out_22;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_feedback_stall_out_25;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_feedback_stall_out_27;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_feedback_stall_out_21;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_feedback_stall_out_24;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_feedback_stall_out_26;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_feedback_stall_out_20;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_feedback_stall_out_23;
    wire [63:0] i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_feedback_stall_out_30;
    wire [63:0] i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_feedback_stall_out_34;
    wire [63:0] i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_feedback_stall_out_38;
    wire [63:0] i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_feedback_stall_out_31;
    wire [63:0] i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_feedback_stall_out_35;
    wire [63:0] i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_feedback_stall_out_39;
    wire [63:0] i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_feedback_stall_out_33;
    wire [63:0] i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_feedback_stall_out_37;
    wire [63:0] i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_feedback_stall_out_41;
    wire [31:0] i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_out_32;
    wire [0:0] i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_valid_out_32;
    wire [31:0] i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_out_36;
    wire [0:0] i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_valid_out_36;
    wire [31:0] i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_out_40;
    wire [0:0] i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_valid_out_40;
    wire [15:0] i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_valid_out_11;
    wire [0:0] i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_out_44;
    wire [0:0] i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_valid_out_44;
    wire [0:0] i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_out_19;
    wire [0:0] i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_valid_out_19;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_out_1;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_valid_out_1;
    wire [0:0] i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_out_45;
    wire [0:0] i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_valid_out_45;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_valid_out_2;
    wire [7:0] i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_out_18;
    wire [0:0] i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_valid_out_18;
    wire [7:0] i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_out_17;
    wire [0:0] i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_valid_out_17;
    wire [63:0] i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_out_29;
    wire [0:0] i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_valid_out_29;
    wire [63:0] i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_valid_out_12;
    wire [63:0] i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_out_43;
    wire [0:0] i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_valid_out_43;
    wire [63:0] i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_out_42;
    wire [0:0] i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_valid_out_42;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_out_28;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_valid_out_28;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_valid_out_22;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_valid_out_25;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_out_27;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_valid_out_27;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_valid_out_21;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_valid_out_24;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_out_26;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_valid_out_26;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_out_20;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_valid_out_20;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_valid_out_23;
    wire [63:0] i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_out_30;
    wire [0:0] i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_valid_out_30;
    wire [63:0] i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_out_34;
    wire [0:0] i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_valid_out_34;
    wire [63:0] i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_out_38;
    wire [0:0] i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_valid_out_38;
    wire [63:0] i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_out_31;
    wire [0:0] i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_valid_out_31;
    wire [63:0] i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_out_35;
    wire [0:0] i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_valid_out_35;
    wire [63:0] i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_out_39;
    wire [0:0] i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_valid_out_39;
    wire [63:0] i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_valid_out_33;
    wire [63:0] i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_out_37;
    wire [0:0] i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_valid_out_37;
    wire [63:0] i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_out_41;
    wire [0:0] i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_valid_out_41;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_out_buffer_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_select_63_b;
    wire [0:0] i_masked_k0_zts6mmstv2117_qi;
    reg [0:0] i_masked_k0_zts6mmstv2117_q;
    wire [1:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q;
    wire [63:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_join_q;
    wire [61:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_select_63_b;
    wire [63:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_join_q;
    wire [61:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_select_63_b;
    wire [63:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_join_q;
    wire [61:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_select_63_b;
    wire [63:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_join_q;
    wire [61:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_select_63_b;
    wire [0:0] i_next_cleanups_k0_zts6mmstv2113_s;
    reg [1:0] i_next_cleanups_k0_zts6mmstv2113_q;
    wire [1:0] i_next_initerations_k0_zts6mmstv216_vt_join_q;
    wire [1:0] i_next_initerations_k0_zts6mmstv216_vt_select_0_in;
    wire [0:0] i_next_initerations_k0_zts6mmstv216_vt_select_0_b;
    wire [0:0] i_notcmp_k0_zts6mmstv2110_q;
    wire [0:0] i_or_k0_zts6mmstv2112_q;
    wire [64:0] i_unnamed_k0_zts6mmstv2101_a;
    wire [64:0] i_unnamed_k0_zts6mmstv2101_b;
    logic [64:0] i_unnamed_k0_zts6mmstv2101_o;
    wire [64:0] i_unnamed_k0_zts6mmstv2101_q;
    wire [63:0] i_unnamed_k0_zts6mmstv2103_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv2103_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv2104_a;
    wire [64:0] i_unnamed_k0_zts6mmstv2104_b;
    logic [64:0] i_unnamed_k0_zts6mmstv2104_o;
    wire [64:0] i_unnamed_k0_zts6mmstv2104_q;
    wire [63:0] i_unnamed_k0_zts6mmstv2106_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv2106_vt_select_63_b;
    wire [63:0] i_unnamed_k0_zts6mmstv222_q;
    wire [1:0] i_unnamed_k0_zts6mmstv222_vt_const_1_q;
    wire [63:0] i_unnamed_k0_zts6mmstv222_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv222_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv232_a;
    wire [64:0] i_unnamed_k0_zts6mmstv232_b;
    logic [64:0] i_unnamed_k0_zts6mmstv232_o;
    wire [64:0] i_unnamed_k0_zts6mmstv232_q;
    wire [64:0] i_unnamed_k0_zts6mmstv238_a;
    wire [64:0] i_unnamed_k0_zts6mmstv238_b;
    logic [64:0] i_unnamed_k0_zts6mmstv238_o;
    wire [64:0] i_unnamed_k0_zts6mmstv238_q;
    wire [64:0] i_unnamed_k0_zts6mmstv248_a;
    wire [64:0] i_unnamed_k0_zts6mmstv248_b;
    logic [64:0] i_unnamed_k0_zts6mmstv248_o;
    wire [64:0] i_unnamed_k0_zts6mmstv248_q;
    wire [63:0] i_unnamed_k0_zts6mmstv250_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv250_vt_select_63_b;
    wire [63:0] i_unnamed_k0_zts6mmstv251_q;
    wire [63:0] i_unnamed_k0_zts6mmstv251_vt_join_q;
    wire [62:0] i_unnamed_k0_zts6mmstv251_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv253_a;
    wire [64:0] i_unnamed_k0_zts6mmstv253_b;
    logic [64:0] i_unnamed_k0_zts6mmstv253_o;
    wire [64:0] i_unnamed_k0_zts6mmstv253_q;
    wire [64:0] i_unnamed_k0_zts6mmstv255_a;
    wire [64:0] i_unnamed_k0_zts6mmstv255_b;
    logic [64:0] i_unnamed_k0_zts6mmstv255_o;
    wire [64:0] i_unnamed_k0_zts6mmstv255_q;
    wire [64:0] i_unnamed_k0_zts6mmstv258_a;
    wire [64:0] i_unnamed_k0_zts6mmstv258_b;
    logic [64:0] i_unnamed_k0_zts6mmstv258_o;
    wire [64:0] i_unnamed_k0_zts6mmstv258_q;
    wire [63:0] i_unnamed_k0_zts6mmstv260_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv260_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv261_a;
    wire [64:0] i_unnamed_k0_zts6mmstv261_b;
    logic [64:0] i_unnamed_k0_zts6mmstv261_o;
    wire [64:0] i_unnamed_k0_zts6mmstv261_q;
    wire [64:0] i_unnamed_k0_zts6mmstv263_a;
    wire [64:0] i_unnamed_k0_zts6mmstv263_b;
    logic [64:0] i_unnamed_k0_zts6mmstv263_o;
    wire [64:0] i_unnamed_k0_zts6mmstv263_q;
    wire [64:0] i_unnamed_k0_zts6mmstv264_a;
    wire [64:0] i_unnamed_k0_zts6mmstv264_b;
    logic [64:0] i_unnamed_k0_zts6mmstv264_o;
    wire [64:0] i_unnamed_k0_zts6mmstv264_q;
    wire [63:0] i_unnamed_k0_zts6mmstv266_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv266_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv267_a;
    wire [64:0] i_unnamed_k0_zts6mmstv267_b;
    logic [64:0] i_unnamed_k0_zts6mmstv267_o;
    wire [64:0] i_unnamed_k0_zts6mmstv267_q;
    wire [64:0] i_unnamed_k0_zts6mmstv271_a;
    wire [64:0] i_unnamed_k0_zts6mmstv271_b;
    logic [64:0] i_unnamed_k0_zts6mmstv271_o;
    wire [64:0] i_unnamed_k0_zts6mmstv271_q;
    wire [63:0] i_unnamed_k0_zts6mmstv273_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv273_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv277_a;
    wire [64:0] i_unnamed_k0_zts6mmstv277_b;
    logic [64:0] i_unnamed_k0_zts6mmstv277_o;
    wire [64:0] i_unnamed_k0_zts6mmstv277_q;
    wire [63:0] i_unnamed_k0_zts6mmstv279_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv279_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv280_a;
    wire [64:0] i_unnamed_k0_zts6mmstv280_b;
    logic [64:0] i_unnamed_k0_zts6mmstv280_o;
    wire [64:0] i_unnamed_k0_zts6mmstv280_q;
    wire [63:0] i_unnamed_k0_zts6mmstv282_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv282_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv285_a;
    wire [64:0] i_unnamed_k0_zts6mmstv285_b;
    logic [64:0] i_unnamed_k0_zts6mmstv285_o;
    wire [64:0] i_unnamed_k0_zts6mmstv285_q;
    wire [63:0] i_unnamed_k0_zts6mmstv287_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv287_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv291_a;
    wire [64:0] i_unnamed_k0_zts6mmstv291_b;
    logic [64:0] i_unnamed_k0_zts6mmstv291_o;
    wire [64:0] i_unnamed_k0_zts6mmstv291_q;
    wire [63:0] i_unnamed_k0_zts6mmstv293_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv293_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv294_a;
    wire [64:0] i_unnamed_k0_zts6mmstv294_b;
    logic [64:0] i_unnamed_k0_zts6mmstv294_o;
    wire [64:0] i_unnamed_k0_zts6mmstv294_q;
    wire [63:0] i_unnamed_k0_zts6mmstv296_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv296_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv297_a;
    wire [64:0] i_unnamed_k0_zts6mmstv297_b;
    logic [64:0] i_unnamed_k0_zts6mmstv297_o;
    wire [64:0] i_unnamed_k0_zts6mmstv297_q;
    wire [63:0] i_unnamed_k0_zts6mmstv299_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv299_vt_select_63_b;
    wire [63:0] bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b;
    wire [10:0] bgTrunc_i_fpga_indvars_iv_next_k0_zts6mmstv2115_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv2101_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv2104_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv264_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv277_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv285_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv291_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv294_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv297_sel_x_b;
    wire [0:0] i_first_cleanup_k0_zts6mmstv27_sel_x_b;
    wire [0:0] i_last_initeration_k0_zts6mmstv218_sel_x_b;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x_out_dest_data_out_4_0_0_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x_out_dest_data_out_5_0_1_tpl;
    wire [64:0] dupName_5_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_5_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_5_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_5_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_5_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_5_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_6_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_6_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_6_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_6_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_6_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_6_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_6_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_7_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_7_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_7_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_7_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_7_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_7_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_7_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_8_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_8_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_8_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_8_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_8_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_8_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_12_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_12_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_12_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_12_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_12_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_12_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_12_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_13_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_13_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_13_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_13_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_13_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_13_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_13_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_14_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_14_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_14_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_14_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_14_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_14_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_15_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_15_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_15_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_15_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_15_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_15_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_15_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_16_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_16_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_16_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_16_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_16_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_16_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_16_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] lshl1_uid458_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_b;
    wire [1:0] r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_a;
    wire [1:0] r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_b;
    logic [1:0] r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_o;
    wire [1:0] r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_q;
    wire [62:0] topBitsDOR63_uid462_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid463_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond63_uid464_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond63_uid464_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign63_uid465_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl63_uid466_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl63_uid466_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_b;
    wire [62:0] cstZ63_uid468_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst63_uid469_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r63_uid470_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r63_uid470_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q63_uid471_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid473_i_unnamed_k0_zts6mmstv225_q;
    wire [1:0] dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_in;
    wire [1:0] dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_b;
    wire [1:0] nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_in;
    wire [1:0] nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_b;
    wire [2:0] r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_a;
    wire [2:0] r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_b;
    logic [2:0] r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_o;
    wire [2:0] r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_q;
    wire [61:0] topBitsDOR62_uid477_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid478_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond62_uid479_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond62_uid479_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign62_uid480_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl62_uid481_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl62_uid481_i_unnamed_k0_zts6mmstv225_b;
    wire [1:0] r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_in;
    wire [1:0] r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_b;
    wire [61:0] cstZ62_uid483_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst62_uid484_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r62_uid485_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r62_uid485_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q62_uid486_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q62_uid486_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid488_i_unnamed_k0_zts6mmstv225_q;
    wire [2:0] dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_in;
    wire [2:0] dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_b;
    wire [2:0] nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_in;
    wire [2:0] nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_b;
    wire [3:0] r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_a;
    wire [3:0] r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_b;
    logic [3:0] r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_o;
    wire [3:0] r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_q;
    wire [60:0] topBitsDOR61_uid492_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid493_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond61_uid494_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond61_uid494_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign61_uid495_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl61_uid496_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl61_uid496_i_unnamed_k0_zts6mmstv225_b;
    wire [2:0] r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_in;
    wire [2:0] r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_b;
    wire [60:0] cstZ61_uid498_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst61_uid499_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r61_uid500_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r61_uid500_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q61_uid501_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q61_uid501_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid503_i_unnamed_k0_zts6mmstv225_q;
    wire [3:0] dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_in;
    wire [3:0] dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_b;
    wire [3:0] nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_in;
    wire [3:0] nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_b;
    wire [4:0] r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_a;
    wire [4:0] r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_b;
    logic [4:0] r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_o;
    wire [4:0] r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_q;
    wire [59:0] topBitsDOR60_uid507_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid508_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond60_uid509_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond60_uid509_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign60_uid510_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl60_uid511_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl60_uid511_i_unnamed_k0_zts6mmstv225_b;
    wire [3:0] r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_in;
    wire [3:0] r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_b;
    wire [59:0] cstZ60_uid513_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst60_uid514_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r60_uid515_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r60_uid515_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q60_uid516_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q60_uid516_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid518_i_unnamed_k0_zts6mmstv225_q;
    wire [4:0] dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_in;
    wire [4:0] dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_b;
    wire [4:0] nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_in;
    wire [4:0] nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_b;
    wire [5:0] r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_a;
    wire [5:0] r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_b;
    logic [5:0] r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_o;
    wire [5:0] r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_q;
    wire [58:0] topBitsDOR59_uid522_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid523_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond59_uid524_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond59_uid524_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign59_uid525_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl59_uid526_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl59_uid526_i_unnamed_k0_zts6mmstv225_b;
    wire [4:0] r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_in;
    wire [4:0] r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_b;
    wire [58:0] cstZ59_uid528_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst59_uid529_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r59_uid530_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r59_uid530_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q59_uid531_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q59_uid531_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid533_i_unnamed_k0_zts6mmstv225_q;
    wire [5:0] dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_in;
    wire [5:0] dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_b;
    wire [5:0] nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_in;
    wire [5:0] nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_b;
    wire [6:0] r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_a;
    wire [6:0] r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_b;
    logic [6:0] r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_o;
    wire [6:0] r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_q;
    wire [57:0] topBitsDOR58_uid537_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid538_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond58_uid539_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond58_uid539_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign58_uid540_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl58_uid541_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl58_uid541_i_unnamed_k0_zts6mmstv225_b;
    wire [5:0] r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_in;
    wire [5:0] r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_b;
    wire [57:0] cstZ58_uid543_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst58_uid544_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r58_uid545_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r58_uid545_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q58_uid546_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q58_uid546_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid548_i_unnamed_k0_zts6mmstv225_q;
    wire [6:0] dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_in;
    wire [6:0] dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_b;
    wire [6:0] nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_in;
    wire [6:0] nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_b;
    wire [7:0] r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_a;
    wire [7:0] r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_b;
    logic [7:0] r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_o;
    wire [7:0] r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_q;
    wire [56:0] topBitsDOR57_uid552_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid553_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond57_uid554_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond57_uid554_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign57_uid555_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl57_uid556_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl57_uid556_i_unnamed_k0_zts6mmstv225_b;
    wire [6:0] r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_in;
    wire [6:0] r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_b;
    wire [56:0] cstZ57_uid558_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst57_uid559_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r57_uid560_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r57_uid560_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q57_uid561_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q57_uid561_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid563_i_unnamed_k0_zts6mmstv225_q;
    wire [7:0] dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_in;
    wire [7:0] dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_b;
    wire [7:0] nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_in;
    wire [7:0] nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_b;
    wire [8:0] r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_a;
    wire [8:0] r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_b;
    logic [8:0] r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_o;
    wire [8:0] r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_q;
    wire [55:0] topBitsDOR56_uid567_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid568_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond56_uid569_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond56_uid569_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign56_uid570_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl56_uid571_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl56_uid571_i_unnamed_k0_zts6mmstv225_b;
    wire [7:0] r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_in;
    wire [7:0] r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_b;
    wire [55:0] cstZ56_uid573_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst56_uid574_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r56_uid575_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r56_uid575_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q56_uid576_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q56_uid576_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid578_i_unnamed_k0_zts6mmstv225_q;
    wire [8:0] dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_in;
    wire [8:0] dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_b;
    wire [8:0] nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_in;
    wire [8:0] nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_b;
    wire [9:0] r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_a;
    wire [9:0] r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_b;
    logic [9:0] r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_o;
    wire [9:0] r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_q;
    wire [54:0] topBitsDOR55_uid582_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid583_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond55_uid584_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond55_uid584_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign55_uid585_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl55_uid586_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl55_uid586_i_unnamed_k0_zts6mmstv225_b;
    wire [8:0] r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_in;
    wire [8:0] r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_b;
    wire [54:0] cstZ55_uid588_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst55_uid589_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r55_uid590_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r55_uid590_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q55_uid591_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q55_uid591_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid593_i_unnamed_k0_zts6mmstv225_q;
    wire [9:0] dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_in;
    wire [9:0] dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_b;
    wire [9:0] nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_in;
    wire [9:0] nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_b;
    wire [10:0] r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_a;
    wire [10:0] r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_b;
    logic [10:0] r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_o;
    wire [10:0] r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_q;
    wire [53:0] topBitsDOR54_uid597_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid598_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond54_uid599_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond54_uid599_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign54_uid600_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl54_uid601_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl54_uid601_i_unnamed_k0_zts6mmstv225_b;
    wire [9:0] r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_in;
    wire [9:0] r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_b;
    wire [53:0] cstZ54_uid603_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst54_uid604_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r54_uid605_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r54_uid605_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q54_uid606_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q54_uid606_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid608_i_unnamed_k0_zts6mmstv225_q;
    wire [10:0] dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_in;
    wire [10:0] dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_b;
    wire [10:0] nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_in;
    wire [10:0] nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_b;
    wire [11:0] r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_a;
    wire [11:0] r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_b;
    logic [11:0] r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_o;
    wire [11:0] r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_q;
    wire [52:0] topBitsDOR53_uid612_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid613_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond53_uid614_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond53_uid614_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign53_uid615_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl53_uid616_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl53_uid616_i_unnamed_k0_zts6mmstv225_b;
    wire [10:0] r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_in;
    wire [10:0] r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_b;
    wire [52:0] cstZ53_uid618_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst53_uid619_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r53_uid620_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r53_uid620_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q53_uid621_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q53_uid621_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid623_i_unnamed_k0_zts6mmstv225_q;
    wire [11:0] dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_in;
    wire [11:0] dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_b;
    wire [11:0] nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_in;
    wire [11:0] nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_b;
    wire [12:0] r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_a;
    wire [12:0] r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_b;
    logic [12:0] r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_o;
    wire [12:0] r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_q;
    wire [51:0] topBitsDOR52_uid627_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid628_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond52_uid629_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond52_uid629_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign52_uid630_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl52_uid631_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl52_uid631_i_unnamed_k0_zts6mmstv225_b;
    wire [11:0] r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_in;
    wire [11:0] r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_b;
    wire [51:0] cstZ52_uid633_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst52_uid634_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r52_uid635_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r52_uid635_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q52_uid636_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q52_uid636_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid638_i_unnamed_k0_zts6mmstv225_q;
    wire [12:0] dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_in;
    wire [12:0] dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_b;
    wire [12:0] nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_in;
    wire [12:0] nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_b;
    wire [13:0] r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_a;
    wire [13:0] r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_b;
    logic [13:0] r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_o;
    wire [13:0] r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_q;
    wire [50:0] topBitsDOR51_uid642_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid643_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond51_uid644_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond51_uid644_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign51_uid645_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl51_uid646_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl51_uid646_i_unnamed_k0_zts6mmstv225_b;
    wire [12:0] r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_in;
    wire [12:0] r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_b;
    wire [50:0] cstZ51_uid648_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst51_uid649_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r51_uid650_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r51_uid650_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q51_uid651_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q51_uid651_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid653_i_unnamed_k0_zts6mmstv225_q;
    wire [13:0] dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_in;
    wire [13:0] dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_b;
    wire [13:0] nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_in;
    wire [13:0] nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_b;
    wire [14:0] r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_a;
    wire [14:0] r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_b;
    logic [14:0] r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_o;
    wire [14:0] r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_q;
    wire [49:0] topBitsDOR50_uid657_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid658_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond50_uid659_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond50_uid659_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign50_uid660_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl50_uid661_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl50_uid661_i_unnamed_k0_zts6mmstv225_b;
    wire [13:0] r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_in;
    wire [13:0] r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_b;
    wire [49:0] cstZ50_uid663_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst50_uid664_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r50_uid665_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r50_uid665_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q50_uid666_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q50_uid666_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid668_i_unnamed_k0_zts6mmstv225_q;
    wire [14:0] dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_in;
    wire [14:0] dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_b;
    wire [14:0] nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_in;
    wire [14:0] nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_b;
    wire [15:0] r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_a;
    wire [15:0] r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_b;
    logic [15:0] r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_o;
    wire [15:0] r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_q;
    wire [48:0] topBitsDOR49_uid672_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid673_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond49_uid674_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond49_uid674_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign49_uid675_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl49_uid676_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl49_uid676_i_unnamed_k0_zts6mmstv225_b;
    wire [14:0] r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_in;
    wire [14:0] r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_b;
    wire [48:0] cstZ49_uid678_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst49_uid679_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r49_uid680_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r49_uid680_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q49_uid681_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q49_uid681_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid683_i_unnamed_k0_zts6mmstv225_q;
    wire [15:0] dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_in;
    wire [15:0] dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_b;
    wire [15:0] nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_in;
    wire [15:0] nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_b;
    wire [16:0] r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_a;
    wire [16:0] r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_b;
    logic [16:0] r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_o;
    wire [16:0] r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_q;
    wire [47:0] topBitsDOR48_uid687_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid688_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond48_uid689_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond48_uid689_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign48_uid690_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl48_uid691_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl48_uid691_i_unnamed_k0_zts6mmstv225_b;
    wire [15:0] r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_in;
    wire [15:0] r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_b;
    wire [47:0] cstZ48_uid693_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst48_uid694_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r48_uid695_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r48_uid695_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q48_uid696_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q48_uid696_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid698_i_unnamed_k0_zts6mmstv225_q;
    wire [16:0] dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_in;
    wire [16:0] dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_b;
    wire [16:0] nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_in;
    wire [16:0] nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_b;
    wire [17:0] r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_a;
    wire [17:0] r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_b;
    logic [17:0] r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_o;
    wire [17:0] r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_q;
    wire [46:0] topBitsDOR47_uid702_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid703_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond47_uid704_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond47_uid704_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign47_uid705_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl47_uid706_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl47_uid706_i_unnamed_k0_zts6mmstv225_b;
    wire [16:0] r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_in;
    wire [16:0] r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_b;
    wire [46:0] cstZ47_uid708_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst47_uid709_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r47_uid710_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r47_uid710_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q47_uid711_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q47_uid711_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid713_i_unnamed_k0_zts6mmstv225_q;
    wire [17:0] dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_in;
    wire [17:0] dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_b;
    wire [17:0] nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_in;
    wire [17:0] nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_b;
    wire [18:0] r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_a;
    wire [18:0] r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_b;
    logic [18:0] r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_o;
    wire [18:0] r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_q;
    wire [45:0] topBitsDOR46_uid717_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid718_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond46_uid719_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond46_uid719_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign46_uid720_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl46_uid721_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl46_uid721_i_unnamed_k0_zts6mmstv225_b;
    wire [17:0] r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_in;
    wire [17:0] r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_b;
    wire [45:0] cstZ46_uid723_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst46_uid724_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r46_uid725_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r46_uid725_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q46_uid726_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q46_uid726_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid728_i_unnamed_k0_zts6mmstv225_q;
    wire [18:0] dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_in;
    wire [18:0] dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_b;
    wire [18:0] nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_in;
    wire [18:0] nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_b;
    wire [19:0] r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_a;
    wire [19:0] r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_b;
    logic [19:0] r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_o;
    wire [19:0] r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_q;
    wire [44:0] topBitsDOR45_uid732_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid733_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond45_uid734_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond45_uid734_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign45_uid735_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl45_uid736_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl45_uid736_i_unnamed_k0_zts6mmstv225_b;
    wire [18:0] r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_in;
    wire [18:0] r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_b;
    wire [44:0] cstZ45_uid738_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst45_uid739_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r45_uid740_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r45_uid740_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q45_uid741_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q45_uid741_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid743_i_unnamed_k0_zts6mmstv225_q;
    wire [19:0] dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_in;
    wire [19:0] dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_b;
    wire [19:0] nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_in;
    wire [19:0] nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_b;
    wire [20:0] r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_a;
    wire [20:0] r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_b;
    logic [20:0] r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_o;
    wire [20:0] r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_q;
    wire [43:0] topBitsDOR44_uid747_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid748_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond44_uid749_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond44_uid749_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign44_uid750_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl44_uid751_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl44_uid751_i_unnamed_k0_zts6mmstv225_b;
    wire [19:0] r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_in;
    wire [19:0] r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_b;
    wire [43:0] cstZ44_uid753_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst44_uid754_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r44_uid755_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r44_uid755_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q44_uid756_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q44_uid756_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid758_i_unnamed_k0_zts6mmstv225_q;
    wire [20:0] dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_in;
    wire [20:0] dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_b;
    wire [20:0] nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_in;
    wire [20:0] nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_b;
    wire [21:0] r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_a;
    wire [21:0] r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_b;
    logic [21:0] r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_o;
    wire [21:0] r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_q;
    wire [42:0] topBitsDOR43_uid762_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid763_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond43_uid764_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond43_uid764_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign43_uid765_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl43_uid766_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl43_uid766_i_unnamed_k0_zts6mmstv225_b;
    wire [20:0] r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_in;
    wire [20:0] r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_b;
    wire [42:0] cstZ43_uid768_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst43_uid769_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r43_uid770_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r43_uid770_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q43_uid771_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q43_uid771_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid773_i_unnamed_k0_zts6mmstv225_q;
    wire [21:0] dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_in;
    wire [21:0] dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_b;
    wire [21:0] nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_in;
    wire [21:0] nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_b;
    wire [22:0] r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_a;
    wire [22:0] r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_b;
    logic [22:0] r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_o;
    wire [22:0] r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_q;
    wire [41:0] topBitsDOR42_uid777_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid778_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond42_uid779_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond42_uid779_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign42_uid780_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl42_uid781_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl42_uid781_i_unnamed_k0_zts6mmstv225_b;
    wire [21:0] r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_in;
    wire [21:0] r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_b;
    wire [41:0] cstZ42_uid783_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst42_uid784_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r42_uid785_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r42_uid785_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q42_uid786_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q42_uid786_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid788_i_unnamed_k0_zts6mmstv225_q;
    wire [22:0] dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_in;
    wire [22:0] dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_b;
    wire [22:0] nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_in;
    wire [22:0] nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_b;
    wire [23:0] r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_a;
    wire [23:0] r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_b;
    logic [23:0] r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_o;
    wire [23:0] r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_q;
    wire [40:0] topBitsDOR41_uid792_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid793_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond41_uid794_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond41_uid794_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign41_uid795_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl41_uid796_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl41_uid796_i_unnamed_k0_zts6mmstv225_b;
    wire [22:0] r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_in;
    wire [22:0] r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_b;
    wire [40:0] cstZ41_uid798_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst41_uid799_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r41_uid800_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r41_uid800_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q41_uid801_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q41_uid801_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid803_i_unnamed_k0_zts6mmstv225_q;
    wire [23:0] dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_in;
    wire [23:0] dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_b;
    wire [23:0] nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_in;
    wire [23:0] nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_b;
    wire [24:0] r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_a;
    wire [24:0] r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_b;
    logic [24:0] r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_o;
    wire [24:0] r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_q;
    wire [39:0] topBitsDOR40_uid807_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid808_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond40_uid809_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond40_uid809_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign40_uid810_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl40_uid811_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl40_uid811_i_unnamed_k0_zts6mmstv225_b;
    wire [23:0] r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_in;
    wire [23:0] r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_b;
    wire [39:0] cstZ40_uid813_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst40_uid814_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r40_uid815_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r40_uid815_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q40_uid816_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q40_uid816_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid818_i_unnamed_k0_zts6mmstv225_q;
    wire [24:0] dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_in;
    wire [24:0] dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_b;
    wire [24:0] nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_in;
    wire [24:0] nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_b;
    wire [25:0] r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_a;
    wire [25:0] r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_b;
    logic [25:0] r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_o;
    wire [25:0] r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_q;
    wire [38:0] topBitsDOR39_uid822_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid823_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond39_uid824_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond39_uid824_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign39_uid825_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl39_uid826_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl39_uid826_i_unnamed_k0_zts6mmstv225_b;
    wire [24:0] r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_in;
    wire [24:0] r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_b;
    wire [38:0] cstZ39_uid828_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst39_uid829_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r39_uid830_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r39_uid830_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q39_uid831_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q39_uid831_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid833_i_unnamed_k0_zts6mmstv225_q;
    wire [25:0] dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_in;
    wire [25:0] dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_b;
    wire [25:0] nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_in;
    wire [25:0] nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_b;
    wire [26:0] r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_a;
    wire [26:0] r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_b;
    logic [26:0] r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_o;
    wire [26:0] r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_q;
    wire [37:0] topBitsDOR38_uid837_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid838_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond38_uid839_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond38_uid839_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign38_uid840_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl38_uid841_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl38_uid841_i_unnamed_k0_zts6mmstv225_b;
    wire [25:0] r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_in;
    wire [25:0] r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_b;
    wire [37:0] cstZ38_uid843_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst38_uid844_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r38_uid845_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r38_uid845_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q38_uid846_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q38_uid846_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid848_i_unnamed_k0_zts6mmstv225_q;
    wire [26:0] dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_in;
    wire [26:0] dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_b;
    wire [26:0] nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_in;
    wire [26:0] nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_b;
    wire [27:0] r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_a;
    wire [27:0] r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_b;
    logic [27:0] r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_o;
    wire [27:0] r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_q;
    wire [36:0] topBitsDOR37_uid852_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid853_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond37_uid854_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond37_uid854_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign37_uid855_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl37_uid856_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl37_uid856_i_unnamed_k0_zts6mmstv225_b;
    wire [26:0] r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_in;
    wire [26:0] r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_b;
    wire [36:0] cstZ37_uid858_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst37_uid859_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r37_uid860_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r37_uid860_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q37_uid861_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q37_uid861_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid863_i_unnamed_k0_zts6mmstv225_q;
    wire [27:0] dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_in;
    wire [27:0] dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_b;
    wire [27:0] nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_in;
    wire [27:0] nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_b;
    wire [28:0] r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_a;
    wire [28:0] r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_b;
    logic [28:0] r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_o;
    wire [28:0] r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_q;
    wire [35:0] topBitsDOR36_uid867_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid868_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond36_uid869_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond36_uid869_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign36_uid870_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl36_uid871_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl36_uid871_i_unnamed_k0_zts6mmstv225_b;
    wire [27:0] r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_in;
    wire [27:0] r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_b;
    wire [35:0] cstZ36_uid873_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst36_uid874_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r36_uid875_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r36_uid875_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q36_uid876_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q36_uid876_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid878_i_unnamed_k0_zts6mmstv225_q;
    wire [28:0] dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_in;
    wire [28:0] dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_b;
    wire [28:0] nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_in;
    wire [28:0] nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_b;
    wire [29:0] r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_a;
    wire [29:0] r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_b;
    logic [29:0] r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_o;
    wire [29:0] r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_q;
    wire [34:0] topBitsDOR35_uid882_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid883_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond35_uid884_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond35_uid884_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign35_uid885_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl35_uid886_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl35_uid886_i_unnamed_k0_zts6mmstv225_b;
    wire [28:0] r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_in;
    wire [28:0] r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_b;
    wire [34:0] cstZ35_uid888_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst35_uid889_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r35_uid890_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r35_uid890_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q35_uid891_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q35_uid891_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid893_i_unnamed_k0_zts6mmstv225_q;
    wire [29:0] dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_in;
    wire [29:0] dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_b;
    wire [29:0] nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_in;
    wire [29:0] nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_b;
    wire [30:0] r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_a;
    wire [30:0] r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_b;
    logic [30:0] r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_o;
    wire [30:0] r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_q;
    wire [33:0] topBitsDOR34_uid897_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid898_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond34_uid899_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond34_uid899_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign34_uid900_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl34_uid901_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl34_uid901_i_unnamed_k0_zts6mmstv225_b;
    wire [29:0] r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_in;
    wire [29:0] r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_b;
    wire [33:0] cstZ34_uid903_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst34_uid904_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r34_uid905_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r34_uid905_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q34_uid906_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q34_uid906_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid908_i_unnamed_k0_zts6mmstv225_q;
    wire [30:0] dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_in;
    wire [30:0] dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_b;
    wire [30:0] nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_in;
    wire [30:0] nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_b;
    wire [31:0] r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_a;
    wire [31:0] r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_b;
    logic [31:0] r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_o;
    wire [31:0] r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_q;
    wire [32:0] topBitsDOR33_uid912_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid913_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond33_uid914_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond33_uid914_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign33_uid915_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl33_uid916_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl33_uid916_i_unnamed_k0_zts6mmstv225_b;
    wire [30:0] r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_in;
    wire [30:0] r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_b;
    wire [32:0] cstZ33_uid918_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst33_uid919_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r33_uid920_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r33_uid920_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q33_uid921_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q33_uid921_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid923_i_unnamed_k0_zts6mmstv225_q;
    wire [31:0] dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_in;
    wire [31:0] dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_b;
    wire [31:0] nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_in;
    wire [31:0] nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_b;
    wire [32:0] r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_a;
    wire [32:0] r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_b;
    logic [32:0] r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_o;
    wire [32:0] r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_q;
    wire [31:0] topBitsDOR32_uid927_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid928_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond32_uid929_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond32_uid929_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign32_uid930_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl32_uid931_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl32_uid931_i_unnamed_k0_zts6mmstv225_b;
    wire [31:0] r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_in;
    wire [31:0] r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_b;
    wire [31:0] cstZ32_uid933_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst32_uid934_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r32_uid935_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r32_uid935_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q32_uid936_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q32_uid936_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid938_i_unnamed_k0_zts6mmstv225_q;
    wire [32:0] dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_in;
    wire [32:0] dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_b;
    wire [32:0] nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_in;
    wire [32:0] nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_b;
    wire [33:0] r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_a;
    wire [33:0] r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_b;
    logic [33:0] r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_o;
    wire [33:0] r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_q;
    wire [30:0] topBitsDOR31_uid942_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid943_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond31_uid944_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond31_uid944_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign31_uid945_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl31_uid946_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl31_uid946_i_unnamed_k0_zts6mmstv225_b;
    wire [32:0] r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_in;
    wire [32:0] r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_b;
    wire [30:0] cstZ31_uid948_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst31_uid949_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r31_uid950_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r31_uid950_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q31_uid951_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q31_uid951_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid953_i_unnamed_k0_zts6mmstv225_q;
    wire [33:0] dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_in;
    wire [33:0] dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_b;
    wire [33:0] nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_in;
    wire [33:0] nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_b;
    wire [34:0] r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_a;
    wire [34:0] r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_b;
    logic [34:0] r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_o;
    wire [34:0] r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_q;
    wire [29:0] topBitsDOR30_uid957_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid958_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond30_uid959_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond30_uid959_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign30_uid960_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl30_uid961_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl30_uid961_i_unnamed_k0_zts6mmstv225_b;
    wire [33:0] r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_in;
    wire [33:0] r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_b;
    wire [29:0] cstZ30_uid963_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst30_uid964_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r30_uid965_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r30_uid965_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q30_uid966_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q30_uid966_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid968_i_unnamed_k0_zts6mmstv225_q;
    wire [34:0] dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_in;
    wire [34:0] dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_b;
    wire [34:0] nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_in;
    wire [34:0] nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_b;
    wire [35:0] r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_a;
    wire [35:0] r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_b;
    logic [35:0] r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_o;
    wire [35:0] r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_q;
    wire [28:0] topBitsDOR29_uid972_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid973_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond29_uid974_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond29_uid974_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign29_uid975_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl29_uid976_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl29_uid976_i_unnamed_k0_zts6mmstv225_b;
    wire [34:0] r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_in;
    wire [34:0] r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_b;
    wire [28:0] cstZ29_uid978_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst29_uid979_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r29_uid980_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r29_uid980_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q29_uid981_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q29_uid981_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid983_i_unnamed_k0_zts6mmstv225_q;
    wire [35:0] dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_in;
    wire [35:0] dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_b;
    wire [35:0] nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_in;
    wire [35:0] nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_b;
    wire [36:0] r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_a;
    wire [36:0] r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_b;
    logic [36:0] r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_o;
    wire [36:0] r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_q;
    wire [27:0] topBitsDOR28_uid987_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid988_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond28_uid989_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond28_uid989_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign28_uid990_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl28_uid991_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl28_uid991_i_unnamed_k0_zts6mmstv225_b;
    wire [35:0] r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_in;
    wire [35:0] r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_b;
    wire [27:0] cstZ28_uid993_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst28_uid994_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r28_uid995_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r28_uid995_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q28_uid996_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q28_uid996_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid998_i_unnamed_k0_zts6mmstv225_q;
    wire [36:0] dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_in;
    wire [36:0] dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_b;
    wire [36:0] nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_in;
    wire [36:0] nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_b;
    wire [37:0] r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_a;
    wire [37:0] r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_b;
    logic [37:0] r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_o;
    wire [37:0] r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_q;
    wire [26:0] topBitsDOR27_uid1002_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1003_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond27_uid1004_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond27_uid1004_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign27_uid1005_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl27_uid1006_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl27_uid1006_i_unnamed_k0_zts6mmstv225_b;
    wire [36:0] r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_in;
    wire [36:0] r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_b;
    wire [26:0] cstZ27_uid1008_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst27_uid1009_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r27_uid1010_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r27_uid1010_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q27_uid1011_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q27_uid1011_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1013_i_unnamed_k0_zts6mmstv225_q;
    wire [37:0] dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_in;
    wire [37:0] dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_b;
    wire [37:0] nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_in;
    wire [37:0] nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_b;
    wire [38:0] r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_a;
    wire [38:0] r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_b;
    logic [38:0] r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_o;
    wire [38:0] r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_q;
    wire [25:0] topBitsDOR26_uid1017_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1018_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond26_uid1019_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond26_uid1019_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign26_uid1020_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl26_uid1021_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl26_uid1021_i_unnamed_k0_zts6mmstv225_b;
    wire [37:0] r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_in;
    wire [37:0] r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_b;
    wire [25:0] cstZ26_uid1023_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst26_uid1024_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r26_uid1025_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r26_uid1025_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q26_uid1026_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q26_uid1026_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1028_i_unnamed_k0_zts6mmstv225_q;
    wire [38:0] dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_in;
    wire [38:0] dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_b;
    wire [38:0] nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_in;
    wire [38:0] nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_b;
    wire [39:0] r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_a;
    wire [39:0] r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_b;
    logic [39:0] r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_o;
    wire [39:0] r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_q;
    wire [24:0] topBitsDOR25_uid1032_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1033_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond25_uid1034_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond25_uid1034_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign25_uid1035_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl25_uid1036_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl25_uid1036_i_unnamed_k0_zts6mmstv225_b;
    wire [38:0] r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_in;
    wire [38:0] r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_b;
    wire [24:0] cstZ25_uid1038_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst25_uid1039_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r25_uid1040_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r25_uid1040_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q25_uid1041_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q25_uid1041_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1043_i_unnamed_k0_zts6mmstv225_q;
    wire [39:0] dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_in;
    wire [39:0] dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_b;
    wire [39:0] nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_in;
    wire [39:0] nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_b;
    wire [40:0] r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_a;
    wire [40:0] r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_b;
    logic [40:0] r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_o;
    wire [40:0] r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_q;
    wire [23:0] topBitsDOR24_uid1047_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1048_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond24_uid1049_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond24_uid1049_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign24_uid1050_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl24_uid1051_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl24_uid1051_i_unnamed_k0_zts6mmstv225_b;
    wire [39:0] r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_in;
    wire [39:0] r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_b;
    wire [23:0] cstZ24_uid1053_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst24_uid1054_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r24_uid1055_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r24_uid1055_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q24_uid1056_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q24_uid1056_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1058_i_unnamed_k0_zts6mmstv225_q;
    wire [40:0] dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_in;
    wire [40:0] dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_b;
    wire [40:0] nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_in;
    wire [40:0] nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_b;
    wire [41:0] r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_a;
    wire [41:0] r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_b;
    logic [41:0] r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_o;
    wire [41:0] r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_q;
    wire [22:0] topBitsDOR23_uid1062_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1063_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond23_uid1064_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond23_uid1064_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign23_uid1065_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl23_uid1066_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl23_uid1066_i_unnamed_k0_zts6mmstv225_b;
    wire [40:0] r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_in;
    wire [40:0] r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_b;
    wire [22:0] cstZ23_uid1068_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst23_uid1069_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r23_uid1070_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r23_uid1070_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q23_uid1071_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q23_uid1071_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1073_i_unnamed_k0_zts6mmstv225_q;
    wire [41:0] dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_in;
    wire [41:0] dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_b;
    wire [41:0] nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_in;
    wire [41:0] nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_b;
    wire [42:0] r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_a;
    wire [42:0] r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_b;
    logic [42:0] r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_o;
    wire [42:0] r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_q;
    wire [21:0] topBitsDOR22_uid1077_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1078_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond22_uid1079_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond22_uid1079_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign22_uid1080_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl22_uid1081_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl22_uid1081_i_unnamed_k0_zts6mmstv225_b;
    wire [41:0] r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_in;
    wire [41:0] r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_b;
    wire [21:0] cstZ22_uid1083_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst22_uid1084_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r22_uid1085_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r22_uid1085_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q22_uid1086_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q22_uid1086_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1088_i_unnamed_k0_zts6mmstv225_q;
    wire [42:0] dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_in;
    wire [42:0] dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_b;
    wire [42:0] nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_in;
    wire [42:0] nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_b;
    wire [43:0] r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_a;
    wire [43:0] r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_b;
    logic [43:0] r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_o;
    wire [43:0] r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_q;
    wire [20:0] topBitsDOR21_uid1092_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1093_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond21_uid1094_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond21_uid1094_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign21_uid1095_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl21_uid1096_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl21_uid1096_i_unnamed_k0_zts6mmstv225_b;
    wire [42:0] r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_in;
    wire [42:0] r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_b;
    wire [20:0] cstZ21_uid1098_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst21_uid1099_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r21_uid1100_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r21_uid1100_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q21_uid1101_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q21_uid1101_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1103_i_unnamed_k0_zts6mmstv225_q;
    wire [43:0] dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_in;
    wire [43:0] dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_b;
    wire [43:0] nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_in;
    wire [43:0] nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_b;
    wire [44:0] r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_a;
    wire [44:0] r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_b;
    logic [44:0] r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_o;
    wire [44:0] r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_q;
    wire [19:0] topBitsDOR20_uid1107_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1108_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond20_uid1109_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond20_uid1109_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign20_uid1110_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl20_uid1111_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl20_uid1111_i_unnamed_k0_zts6mmstv225_b;
    wire [43:0] r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_in;
    wire [43:0] r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_b;
    wire [19:0] cstZ20_uid1113_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst20_uid1114_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r20_uid1115_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r20_uid1115_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q20_uid1116_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q20_uid1116_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1118_i_unnamed_k0_zts6mmstv225_q;
    wire [44:0] dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_in;
    wire [44:0] dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_b;
    wire [44:0] nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_in;
    wire [44:0] nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_b;
    wire [45:0] r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_a;
    wire [45:0] r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_b;
    logic [45:0] r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_o;
    wire [45:0] r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_q;
    wire [18:0] topBitsDOR19_uid1122_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1123_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond19_uid1124_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond19_uid1124_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign19_uid1125_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl19_uid1126_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl19_uid1126_i_unnamed_k0_zts6mmstv225_b;
    wire [44:0] r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_in;
    wire [44:0] r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_b;
    wire [18:0] cstZ19_uid1128_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst19_uid1129_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r19_uid1130_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r19_uid1130_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q19_uid1131_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q19_uid1131_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1133_i_unnamed_k0_zts6mmstv225_q;
    wire [45:0] dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_in;
    wire [45:0] dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_b;
    wire [45:0] nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_in;
    wire [45:0] nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_b;
    wire [46:0] r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_a;
    wire [46:0] r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_b;
    logic [46:0] r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_o;
    wire [46:0] r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_q;
    wire [17:0] topBitsDOR18_uid1137_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1138_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond18_uid1139_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond18_uid1139_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign18_uid1140_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl18_uid1141_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl18_uid1141_i_unnamed_k0_zts6mmstv225_b;
    wire [45:0] r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_in;
    wire [45:0] r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_b;
    wire [17:0] cstZ18_uid1143_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst18_uid1144_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r18_uid1145_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r18_uid1145_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q18_uid1146_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q18_uid1146_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1148_i_unnamed_k0_zts6mmstv225_q;
    wire [46:0] dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_in;
    wire [46:0] dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_b;
    wire [46:0] nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_in;
    wire [46:0] nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_b;
    wire [47:0] r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_a;
    wire [47:0] r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_b;
    logic [47:0] r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_o;
    wire [47:0] r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_q;
    wire [16:0] topBitsDOR17_uid1152_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1153_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond17_uid1154_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond17_uid1154_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign17_uid1155_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl17_uid1156_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl17_uid1156_i_unnamed_k0_zts6mmstv225_b;
    wire [46:0] r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_in;
    wire [46:0] r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_b;
    wire [16:0] cstZ17_uid1158_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst17_uid1159_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r17_uid1160_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r17_uid1160_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q17_uid1161_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q17_uid1161_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1163_i_unnamed_k0_zts6mmstv225_q;
    wire [47:0] dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_in;
    wire [47:0] dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_b;
    wire [47:0] nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_in;
    wire [47:0] nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_b;
    wire [48:0] r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_a;
    wire [48:0] r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_b;
    logic [48:0] r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_o;
    wire [48:0] r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_q;
    wire [15:0] topBitsDOR16_uid1167_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1168_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond16_uid1169_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond16_uid1169_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign16_uid1170_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl16_uid1171_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl16_uid1171_i_unnamed_k0_zts6mmstv225_b;
    wire [47:0] r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_in;
    wire [47:0] r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_b;
    wire [15:0] cstZ16_uid1173_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst16_uid1174_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r16_uid1175_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r16_uid1175_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q16_uid1176_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q16_uid1176_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1178_i_unnamed_k0_zts6mmstv225_q;
    wire [48:0] dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_in;
    wire [48:0] dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_b;
    wire [48:0] nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_in;
    wire [48:0] nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_b;
    wire [49:0] r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_a;
    wire [49:0] r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_b;
    logic [49:0] r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_o;
    wire [49:0] r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_q;
    wire [14:0] topBitsDOR15_uid1182_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1183_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond15_uid1184_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond15_uid1184_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign15_uid1185_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl15_uid1186_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl15_uid1186_i_unnamed_k0_zts6mmstv225_b;
    wire [48:0] r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_in;
    wire [48:0] r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_b;
    wire [14:0] cstZ15_uid1188_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst15_uid1189_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r15_uid1190_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r15_uid1190_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q15_uid1191_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q15_uid1191_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1193_i_unnamed_k0_zts6mmstv225_q;
    wire [49:0] dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_in;
    wire [49:0] dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_b;
    wire [49:0] nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_in;
    wire [49:0] nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_b;
    wire [50:0] r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_a;
    wire [50:0] r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_b;
    logic [50:0] r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_o;
    wire [50:0] r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_q;
    wire [13:0] topBitsDOR14_uid1197_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1198_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond14_uid1199_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond14_uid1199_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign14_uid1200_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl14_uid1201_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl14_uid1201_i_unnamed_k0_zts6mmstv225_b;
    wire [49:0] r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_in;
    wire [49:0] r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_b;
    wire [13:0] cstZ14_uid1203_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst14_uid1204_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r14_uid1205_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r14_uid1205_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q14_uid1206_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q14_uid1206_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1208_i_unnamed_k0_zts6mmstv225_q;
    wire [50:0] dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_in;
    wire [50:0] dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_b;
    wire [50:0] nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_in;
    wire [50:0] nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_b;
    wire [51:0] r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_a;
    wire [51:0] r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_b;
    logic [51:0] r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_o;
    wire [51:0] r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_q;
    wire [12:0] topBitsDOR13_uid1212_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1213_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond13_uid1214_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond13_uid1214_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign13_uid1215_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl13_uid1216_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl13_uid1216_i_unnamed_k0_zts6mmstv225_b;
    wire [50:0] r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_in;
    wire [50:0] r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_b;
    wire [12:0] cstZ13_uid1218_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst13_uid1219_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r13_uid1220_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r13_uid1220_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q13_uid1221_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q13_uid1221_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1223_i_unnamed_k0_zts6mmstv225_q;
    wire [51:0] dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_in;
    wire [51:0] dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_b;
    wire [51:0] nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_in;
    wire [51:0] nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_b;
    wire [52:0] r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_a;
    wire [52:0] r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_b;
    logic [52:0] r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_o;
    wire [52:0] r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_q;
    wire [11:0] topBitsDOR12_uid1227_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1228_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond12_uid1229_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond12_uid1229_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign12_uid1230_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl12_uid1231_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl12_uid1231_i_unnamed_k0_zts6mmstv225_b;
    wire [51:0] r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_in;
    wire [51:0] r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_b;
    wire [11:0] cstZ12_uid1233_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst12_uid1234_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r12_uid1235_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r12_uid1235_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q12_uid1236_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q12_uid1236_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1238_i_unnamed_k0_zts6mmstv225_q;
    wire [52:0] dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_in;
    wire [52:0] dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_b;
    wire [52:0] nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_in;
    wire [52:0] nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_b;
    wire [53:0] r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_a;
    wire [53:0] r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_b;
    logic [53:0] r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_o;
    wire [53:0] r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_q;
    wire [10:0] topBitsDOR11_uid1242_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1243_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond11_uid1244_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond11_uid1244_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign11_uid1245_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl11_uid1246_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl11_uid1246_i_unnamed_k0_zts6mmstv225_b;
    wire [52:0] r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_in;
    wire [52:0] r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_b;
    wire [10:0] cstZ11_uid1248_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst11_uid1249_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r11_uid1250_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r11_uid1250_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q11_uid1251_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q11_uid1251_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1253_i_unnamed_k0_zts6mmstv225_q;
    wire [53:0] dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_in;
    wire [53:0] dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_b;
    wire [53:0] nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_in;
    wire [53:0] nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_b;
    wire [54:0] r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_a;
    wire [54:0] r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_b;
    logic [54:0] r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_o;
    wire [54:0] r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_q;
    wire [9:0] topBitsDOR10_uid1257_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1258_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond10_uid1259_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond10_uid1259_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign10_uid1260_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl10_uid1261_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl10_uid1261_i_unnamed_k0_zts6mmstv225_b;
    wire [53:0] r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_in;
    wire [53:0] r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_b;
    wire [63:0] rIteriMuxFirst10_uid1264_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r10_uid1265_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r10_uid1265_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q10_uid1266_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q10_uid1266_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1268_i_unnamed_k0_zts6mmstv225_q;
    wire [54:0] dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_in;
    wire [54:0] dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_b;
    wire [54:0] nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_in;
    wire [54:0] nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_b;
    wire [55:0] r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_a;
    wire [55:0] r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_b;
    logic [55:0] r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_o;
    wire [55:0] r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_q;
    wire [8:0] topBitsDOR9_uid1272_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1273_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond9_uid1274_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond9_uid1274_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign9_uid1275_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl9_uid1276_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl9_uid1276_i_unnamed_k0_zts6mmstv225_b;
    wire [54:0] r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_in;
    wire [54:0] r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_b;
    wire [8:0] cstZ9_uid1278_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst9_uid1279_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r9_uid1280_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r9_uid1280_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q9_uid1281_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q9_uid1281_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1283_i_unnamed_k0_zts6mmstv225_q;
    wire [55:0] dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_in;
    wire [55:0] dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_b;
    wire [55:0] nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_in;
    wire [55:0] nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_b;
    wire [56:0] r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_a;
    wire [56:0] r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_b;
    logic [56:0] r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_o;
    wire [56:0] r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_q;
    wire [7:0] topBitsDOR8_uid1287_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1288_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond8_uid1289_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond8_uid1289_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign8_uid1290_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl8_uid1291_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl8_uid1291_i_unnamed_k0_zts6mmstv225_b;
    wire [55:0] r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_in;
    wire [55:0] r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_b;
    wire [7:0] cstZ8_uid1293_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst8_uid1294_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r8_uid1295_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r8_uid1295_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q8_uid1296_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q8_uid1296_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1298_i_unnamed_k0_zts6mmstv225_q;
    wire [56:0] dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_in;
    wire [56:0] dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_b;
    wire [56:0] nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_in;
    wire [56:0] nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_b;
    wire [57:0] r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_a;
    wire [57:0] r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_b;
    logic [57:0] r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_o;
    wire [57:0] r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_q;
    wire [6:0] topBitsDOR7_uid1302_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1303_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond7_uid1304_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond7_uid1304_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign7_uid1305_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl7_uid1306_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl7_uid1306_i_unnamed_k0_zts6mmstv225_b;
    wire [56:0] r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_in;
    wire [56:0] r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_b;
    wire [6:0] cstZ7_uid1308_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst7_uid1309_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r7_uid1310_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r7_uid1310_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q7_uid1311_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q7_uid1311_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1313_i_unnamed_k0_zts6mmstv225_q;
    wire [57:0] dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_in;
    wire [57:0] dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_b;
    wire [57:0] nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_in;
    wire [57:0] nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_b;
    wire [58:0] r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_a;
    wire [58:0] r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_b;
    logic [58:0] r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_o;
    wire [58:0] r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_q;
    wire [5:0] topBitsDOR6_uid1317_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1318_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond6_uid1319_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond6_uid1319_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign6_uid1320_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl6_uid1321_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl6_uid1321_i_unnamed_k0_zts6mmstv225_b;
    wire [57:0] r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_in;
    wire [57:0] r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_b;
    wire [5:0] cstZ6_uid1323_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst6_uid1324_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r6_uid1325_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r6_uid1325_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q6_uid1326_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q6_uid1326_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1328_i_unnamed_k0_zts6mmstv225_q;
    wire [58:0] dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_in;
    wire [58:0] dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_b;
    wire [58:0] nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_in;
    wire [58:0] nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_b;
    wire [59:0] r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_a;
    wire [59:0] r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_b;
    logic [59:0] r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_o;
    wire [59:0] r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_q;
    wire [4:0] topBitsDOR5_uid1332_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1333_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond5_uid1334_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond5_uid1334_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign5_uid1335_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl5_uid1336_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl5_uid1336_i_unnamed_k0_zts6mmstv225_b;
    wire [58:0] r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_in;
    wire [58:0] r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_b;
    wire [4:0] cstZ5_uid1338_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst5_uid1339_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r5_uid1340_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r5_uid1340_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q5_uid1341_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q5_uid1341_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1343_i_unnamed_k0_zts6mmstv225_q;
    wire [59:0] dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_in;
    wire [59:0] dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_b;
    wire [59:0] nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_in;
    wire [59:0] nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_b;
    wire [60:0] r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_a;
    wire [60:0] r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_b;
    logic [60:0] r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_o;
    wire [60:0] r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_q;
    wire [3:0] topBitsDOR4_uid1347_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1348_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond4_uid1349_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond4_uid1349_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign4_uid1350_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl4_uid1351_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl4_uid1351_i_unnamed_k0_zts6mmstv225_b;
    wire [59:0] r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_in;
    wire [59:0] r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_b;
    wire [3:0] cstZ4_uid1353_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst4_uid1354_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r4_uid1355_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r4_uid1355_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q4_uid1356_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q4_uid1356_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1358_i_unnamed_k0_zts6mmstv225_q;
    wire [60:0] dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_in;
    wire [60:0] dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_b;
    wire [60:0] nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_in;
    wire [60:0] nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_b;
    wire [61:0] r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_a;
    wire [61:0] r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_b;
    logic [61:0] r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_o;
    wire [61:0] r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_q;
    wire [2:0] topBitsDOR3_uid1362_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1363_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond3_uid1364_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond3_uid1364_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign3_uid1365_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl3_uid1366_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl3_uid1366_i_unnamed_k0_zts6mmstv225_b;
    wire [60:0] r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_in;
    wire [60:0] r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_b;
    wire [2:0] cstZ3_uid1368_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] rIteriMuxFirst3_uid1369_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r3_uid1370_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r3_uid1370_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q3_uid1371_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q3_uid1371_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1373_i_unnamed_k0_zts6mmstv225_q;
    wire [61:0] dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_in;
    wire [61:0] dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_b;
    wire [61:0] nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_in;
    wire [61:0] nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_b;
    wire [62:0] r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_a;
    wire [62:0] r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_b;
    logic [62:0] r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_o;
    wire [62:0] r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_q;
    wire [1:0] topBitsDOR2_uid1377_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1378_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond2_uid1379_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond2_uid1379_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign2_uid1380_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl2_uid1381_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl2_uid1381_i_unnamed_k0_zts6mmstv225_b;
    wire [61:0] r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_in;
    wire [61:0] r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_b;
    wire [63:0] rIteriMuxFirst2_uid1384_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r2_uid1385_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r2_uid1385_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q2_uid1386_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q2_uid1386_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1388_i_unnamed_k0_zts6mmstv225_q;
    wire [62:0] dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_in;
    wire [62:0] dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_b;
    wire [62:0] nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_in;
    wire [62:0] nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_b;
    wire [63:0] r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_a;
    wire [63:0] r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_b;
    logic [63:0] r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_o;
    wire [63:0] r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] topBitsDOR1_uid1392_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] topBitsDOR_uid1393_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] cond1_uid1394_i_unnamed_k0_zts6mmstv225_in;
    wire [0:0] cond1_uid1394_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] opSign1_uid1395_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] lshl1_uid1396_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] lshl1_uid1396_i_unnamed_k0_zts6mmstv225_b;
    wire [62:0] r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_in;
    wire [62:0] r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_b;
    wire [63:0] rIteriMuxFirst1_uid1399_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] r1_uid1400_i_unnamed_k0_zts6mmstv225_s;
    reg [63:0] r1_uid1400_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] q1_uid1401_i_unnamed_k0_zts6mmstv225_qi;
    reg [0:0] q1_uid1401_i_unnamed_k0_zts6mmstv225_q;
    wire [64:0] lshl1_uid1403_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_in;
    wire [63:0] nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_b;
    wire [64:0] r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_a;
    wire [64:0] r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_b;
    logic [64:0] r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_o;
    wire [64:0] r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_q;
    wire [0:0] cond0_uid1407_i_unnamed_k0_zts6mmstv225_b;
    wire [0:0] q0_uid1411_i_unnamed_k0_zts6mmstv225_q;
    wire [63:0] resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg36_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg37_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg38_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg39_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg40_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg41_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg42_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg43_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg44_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg45_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg46_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg47_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg48_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg49_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg50_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg51_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg52_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg53_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg54_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg55_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg56_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg57_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg58_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg59_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg60_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg61_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg62_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg63_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg64_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg65_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg66_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg67_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg68_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg69_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg70_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg71_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg72_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg73_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg74_q;
    wire [0:0] x1_uid1387_i_unnamed_k0_zts6mmstv225_b_const_q;
    wire [0:0] i_exitcond_k0_zts6mmstv2108_cmp_nsign_q;
    wire [45:0] i_unnamed_k0_zts6mmstv228_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv228_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv228_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv228_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv228_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv228_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv228_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv228_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv228_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv228_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv228_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv228_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv228_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv228_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv228_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv235_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv235_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv235_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv235_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv235_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv235_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv235_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv235_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv235_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv235_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv235_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv235_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv235_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv235_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv235_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv254_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv254_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv254_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv254_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv254_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv254_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv254_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv254_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv254_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv254_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv254_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv254_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv254_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv254_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv254_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv262_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv262_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv262_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv262_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv262_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv262_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv262_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv262_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv262_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv262_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv262_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv262_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv262_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv262_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv262_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_q;
    wire [2:0] i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_q;
    wire [2:0] i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_qint;
    wire [0:0] i_next_initerations_k0_zts6mmstv20_shift_x_fs_q;
    wire [1:0] i_next_initerations_k0_zts6mmstv20_shift_x_fs_qint;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv235_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv235_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv235_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv235_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv235_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv235_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv235_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv235_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv235_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv235_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv235_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv235_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv235_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv235_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv254_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv254_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv254_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv254_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv254_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv254_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv254_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv254_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv254_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv254_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv254_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv254_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv254_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv254_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv262_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv262_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv262_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv262_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv262_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv262_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv262_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv262_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv262_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv262_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv262_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv262_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv262_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv262_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv228_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv228_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv235_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv235_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv235_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv235_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv235_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv235_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv235_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv235_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv235_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv235_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv235_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv235_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv235_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv235_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv235_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv235_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv235_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv235_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv235_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv254_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv254_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv254_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv254_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv254_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv254_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv254_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv254_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv254_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv254_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv254_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv254_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv254_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv254_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv254_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv254_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv254_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv254_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv254_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv262_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv262_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv262_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv262_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv262_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv262_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv262_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv262_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv262_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv262_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv262_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv262_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv262_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv262_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv262_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv262_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv262_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv262_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv262_ma33_cma_ena2;
    wire [9:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_b;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0;
    wire [0:0] x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61;
    wire [9:0] i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    reg [0:0] redist0_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c_1_q;
    reg [0:0] redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_q;
    reg [0:0] redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_delay_0;
    reg [0:0] redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_q;
    reg [0:0] redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_0;
    reg [0:0] redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_1;
    reg [0:0] redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_q;
    reg [0:0] redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_0;
    reg [0:0] redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_1;
    reg [0:0] redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_2;
    reg [0:0] redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_q;
    reg [0:0] redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_0;
    reg [0:0] redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_1;
    reg [0:0] redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_2;
    reg [0:0] redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_3;
    reg [0:0] redist5_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h_6_q;
    reg [0:0] redist6_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i_7_q;
    reg [0:0] redist7_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j_8_q;
    reg [0:0] redist8_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k_9_q;
    reg [0:0] redist9_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l_10_q;
    reg [0:0] redist10_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m_11_q;
    reg [0:0] redist11_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n_12_q;
    reg [0:0] redist12_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o_13_q;
    reg [0:0] redist13_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p_14_q;
    reg [0:0] redist14_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q_15_q;
    reg [0:0] redist15_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r_16_q;
    reg [0:0] redist16_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s_17_q;
    reg [0:0] redist17_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t_18_q;
    reg [0:0] redist18_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u_19_q;
    reg [0:0] redist19_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v_20_q;
    reg [0:0] redist20_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w_21_q;
    reg [0:0] redist21_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x_22_q;
    reg [0:0] redist22_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y_23_q;
    reg [0:0] redist23_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z_24_q;
    reg [0:0] redist24_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa_25_q;
    reg [0:0] redist25_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb_26_q;
    reg [0:0] redist26_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc_27_q;
    reg [0:0] redist27_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd_28_q;
    reg [0:0] redist28_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee_29_q;
    reg [0:0] redist29_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff_30_q;
    reg [0:0] redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_q;
    reg [0:0] redist33_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj_34_q;
    reg [0:0] redist34_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk_35_q;
    reg [0:0] redist35_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll_36_q;
    reg [0:0] redist36_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm_37_q;
    reg [0:0] redist37_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn_38_q;
    reg [0:0] redist38_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo_39_q;
    reg [0:0] redist39_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp_40_q;
    reg [0:0] redist40_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq_41_q;
    reg [0:0] redist41_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr_42_q;
    reg [0:0] redist42_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss_43_q;
    reg [0:0] redist43_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt_44_q;
    reg [0:0] redist44_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu_45_q;
    reg [0:0] redist45_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv_46_q;
    reg [0:0] redist46_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww_47_q;
    reg [0:0] redist47_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx_48_q;
    reg [0:0] redist48_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy_49_q;
    reg [0:0] redist49_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz_50_q;
    reg [0:0] redist50_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1_51_q;
    reg [0:0] redist51_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2_52_q;
    reg [0:0] redist52_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3_53_q;
    reg [0:0] redist53_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4_54_q;
    reg [0:0] redist54_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5_55_q;
    reg [0:0] redist55_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6_56_q;
    reg [0:0] redist56_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7_57_q;
    reg [0:0] redist57_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8_58_q;
    reg [0:0] redist58_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9_59_q;
    reg [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_q;
    reg [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_q;
    reg [63:0] redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1_q;
    reg [0:0] redist63_q2_uid1386_i_unnamed_k0_zts6mmstv225_q_2_q;
    reg [0:0] redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_q;
    reg [0:0] redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_delay_0;
    reg [0:0] redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_q;
    reg [0:0] redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_0;
    reg [0:0] redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_1;
    reg [0:0] redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_q;
    reg [0:0] redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_0;
    reg [0:0] redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_1;
    reg [0:0] redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_2;
    reg [0:0] redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_q;
    reg [0:0] redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_0;
    reg [0:0] redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_1;
    reg [0:0] redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_2;
    reg [0:0] redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_3;
    reg [0:0] redist68_q7_uid1311_i_unnamed_k0_zts6mmstv225_q_7_q;
    reg [0:0] redist69_q8_uid1296_i_unnamed_k0_zts6mmstv225_q_8_q;
    reg [0:0] redist70_q9_uid1281_i_unnamed_k0_zts6mmstv225_q_9_q;
    reg [0:0] redist71_q10_uid1266_i_unnamed_k0_zts6mmstv225_q_10_q;
    reg [0:0] redist72_q11_uid1251_i_unnamed_k0_zts6mmstv225_q_11_q;
    reg [0:0] redist73_q12_uid1236_i_unnamed_k0_zts6mmstv225_q_12_q;
    reg [0:0] redist74_q13_uid1221_i_unnamed_k0_zts6mmstv225_q_13_q;
    reg [0:0] redist75_q14_uid1206_i_unnamed_k0_zts6mmstv225_q_14_q;
    reg [0:0] redist76_q15_uid1191_i_unnamed_k0_zts6mmstv225_q_15_q;
    reg [0:0] redist77_q16_uid1176_i_unnamed_k0_zts6mmstv225_q_16_q;
    reg [0:0] redist78_q17_uid1161_i_unnamed_k0_zts6mmstv225_q_17_q;
    reg [0:0] redist79_q18_uid1146_i_unnamed_k0_zts6mmstv225_q_18_q;
    reg [0:0] redist80_q19_uid1131_i_unnamed_k0_zts6mmstv225_q_19_q;
    reg [0:0] redist81_q20_uid1116_i_unnamed_k0_zts6mmstv225_q_20_q;
    reg [0:0] redist82_q21_uid1101_i_unnamed_k0_zts6mmstv225_q_21_q;
    reg [0:0] redist83_q22_uid1086_i_unnamed_k0_zts6mmstv225_q_22_q;
    reg [0:0] redist84_q23_uid1071_i_unnamed_k0_zts6mmstv225_q_23_q;
    reg [0:0] redist85_q24_uid1056_i_unnamed_k0_zts6mmstv225_q_24_q;
    reg [0:0] redist86_q25_uid1041_i_unnamed_k0_zts6mmstv225_q_25_q;
    reg [0:0] redist87_q26_uid1026_i_unnamed_k0_zts6mmstv225_q_26_q;
    reg [0:0] redist88_q27_uid1011_i_unnamed_k0_zts6mmstv225_q_27_q;
    reg [0:0] redist89_q28_uid996_i_unnamed_k0_zts6mmstv225_q_28_q;
    reg [0:0] redist90_q29_uid981_i_unnamed_k0_zts6mmstv225_q_29_q;
    reg [0:0] redist91_q30_uid966_i_unnamed_k0_zts6mmstv225_q_30_q;
    reg [0:0] redist92_q31_uid951_i_unnamed_k0_zts6mmstv225_q_31_q;
    reg [0:0] redist96_q35_uid891_i_unnamed_k0_zts6mmstv225_q_35_q;
    reg [0:0] redist97_q36_uid876_i_unnamed_k0_zts6mmstv225_q_36_q;
    reg [0:0] redist98_q37_uid861_i_unnamed_k0_zts6mmstv225_q_37_q;
    reg [0:0] redist99_q38_uid846_i_unnamed_k0_zts6mmstv225_q_38_q;
    reg [0:0] redist100_q39_uid831_i_unnamed_k0_zts6mmstv225_q_39_q;
    reg [0:0] redist101_q40_uid816_i_unnamed_k0_zts6mmstv225_q_40_q;
    reg [0:0] redist102_q41_uid801_i_unnamed_k0_zts6mmstv225_q_41_q;
    reg [0:0] redist103_q42_uid786_i_unnamed_k0_zts6mmstv225_q_42_q;
    reg [0:0] redist104_q43_uid771_i_unnamed_k0_zts6mmstv225_q_43_q;
    reg [0:0] redist105_q44_uid756_i_unnamed_k0_zts6mmstv225_q_44_q;
    reg [0:0] redist106_q45_uid741_i_unnamed_k0_zts6mmstv225_q_45_q;
    reg [0:0] redist107_q46_uid726_i_unnamed_k0_zts6mmstv225_q_46_q;
    reg [0:0] redist108_q47_uid711_i_unnamed_k0_zts6mmstv225_q_47_q;
    reg [0:0] redist109_q48_uid696_i_unnamed_k0_zts6mmstv225_q_48_q;
    reg [0:0] redist110_q49_uid681_i_unnamed_k0_zts6mmstv225_q_49_q;
    reg [0:0] redist111_q50_uid666_i_unnamed_k0_zts6mmstv225_q_50_q;
    reg [0:0] redist112_q51_uid651_i_unnamed_k0_zts6mmstv225_q_51_q;
    reg [0:0] redist113_q52_uid636_i_unnamed_k0_zts6mmstv225_q_52_q;
    reg [0:0] redist114_q53_uid621_i_unnamed_k0_zts6mmstv225_q_53_q;
    reg [0:0] redist115_q54_uid606_i_unnamed_k0_zts6mmstv225_q_54_q;
    reg [0:0] redist116_q55_uid591_i_unnamed_k0_zts6mmstv225_q_55_q;
    reg [0:0] redist117_q56_uid576_i_unnamed_k0_zts6mmstv225_q_56_q;
    reg [0:0] redist118_q57_uid561_i_unnamed_k0_zts6mmstv225_q_57_q;
    reg [0:0] redist119_q58_uid546_i_unnamed_k0_zts6mmstv225_q_58_q;
    reg [0:0] redist120_q59_uid531_i_unnamed_k0_zts6mmstv225_q_59_q;
    reg [0:0] redist121_q60_uid516_i_unnamed_k0_zts6mmstv225_q_60_q;
    reg [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_q;
    reg [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_q;
    reg [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_q;
    reg [61:0] redist125_dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [0:0] redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27_q;
    reg [0:0] redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41_q;
    reg [0:0] redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q;
    reg [0:0] redist132_sync_together311_aunroll_x_in_c0_eni28_1_tpl_71_q;
    reg [63:0] redist133_sync_together311_aunroll_x_in_c0_eni28_2_tpl_1_q;
    reg [63:0] redist134_sync_together311_aunroll_x_in_c0_eni28_3_tpl_1_q;
    reg [63:0] redist135_sync_together311_aunroll_x_in_c0_eni28_4_tpl_1_q;
    reg [63:0] redist136_sync_together311_aunroll_x_in_c0_eni28_5_tpl_1_q;
    reg [63:0] redist137_sync_together311_aunroll_x_in_c0_eni28_6_tpl_1_q;
    reg [63:0] redist138_sync_together311_aunroll_x_in_c0_eni28_7_tpl_1_q;
    reg [63:0] redist139_sync_together311_aunroll_x_in_c0_eni28_8_tpl_1_q;
    reg [63:0] redist140_sync_together311_aunroll_x_in_c0_eni28_9_tpl_1_q;
    reg [63:0] redist141_sync_together311_aunroll_x_in_c0_eni28_10_tpl_1_q;
    reg [63:0] redist142_sync_together311_aunroll_x_in_c0_eni28_11_tpl_1_q;
    reg [63:0] redist143_sync_together311_aunroll_x_in_c0_eni28_12_tpl_1_q;
    reg [63:0] redist144_sync_together311_aunroll_x_in_c0_eni28_13_tpl_1_q;
    reg [31:0] redist152_sync_together311_aunroll_x_in_c0_eni28_21_tpl_1_q;
    reg [63:0] redist153_sync_together311_aunroll_x_in_c0_eni28_22_tpl_1_q;
    reg [31:0] redist154_sync_together311_aunroll_x_in_c0_eni28_23_tpl_1_q;
    reg [63:0] redist155_sync_together311_aunroll_x_in_c0_eni28_24_tpl_1_q;
    reg [31:0] redist156_sync_together311_aunroll_x_in_c0_eni28_25_tpl_1_q;
    reg [63:0] redist157_sync_together311_aunroll_x_in_c0_eni28_26_tpl_1_q;
    reg [0:0] redist158_sync_together311_aunroll_x_in_c0_eni28_27_tpl_1_q;
    reg [0:0] redist159_sync_together311_aunroll_x_in_c0_eni28_28_tpl_1_q;
    reg [0:0] redist160_sync_together311_aunroll_x_in_i_valid_27_q;
    reg [0:0] redist161_sync_together311_aunroll_x_in_i_valid_28_q;
    reg [0:0] redist162_sync_together311_aunroll_x_in_i_valid_41_q;
    reg [0:0] redist163_sync_together311_aunroll_x_in_i_valid_54_q;
    reg [0:0] redist164_sync_together311_aunroll_x_in_i_valid_55_q;
    reg [0:0] redist165_sync_together311_aunroll_x_in_i_valid_64_q;
    reg [0:0] redist166_sync_together311_aunroll_x_in_i_valid_69_q;
    reg [0:0] redist166_sync_together311_aunroll_x_in_i_valid_69_delay_0;
    reg [0:0] redist166_sync_together311_aunroll_x_in_i_valid_69_delay_1;
    reg [0:0] redist166_sync_together311_aunroll_x_in_i_valid_69_delay_2;
    reg [0:0] redist166_sync_together311_aunroll_x_in_i_valid_69_delay_3;
    reg [0:0] redist167_sync_together311_aunroll_x_in_i_valid_70_q;
    reg [63:0] redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q;
    reg [63:0] redist169_bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b_1_q;
    reg [63:0] redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q;
    reg [63:0] redist171_bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b_1_q;
    reg [63:0] redist172_bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b_1_q;
    reg [63:0] redist173_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q;
    reg [63:0] redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q;
    reg [63:0] redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_delay_0;
    reg [0:0] redist176_i_masked_k0_zts6mmstv2117_q_16_q;
    reg [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_q;
    reg [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_delay_0;
    reg [63:0] redist197_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_29_q;
    reg [63:0] redist202_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_29_q;
    reg [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_q;
    reg [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_delay_0;
    reg [63:0] redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q;
    reg [63:0] redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q;
    reg [63:0] redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q;
    reg [63:0] redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q;
    reg [63:0] redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q;
    reg [63:0] redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q;
    reg [63:0] redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q;
    reg [63:0] redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q;
    reg [63:0] redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q;
    reg [63:0] redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q;
    reg [63:0] redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q;
    reg [63:0] redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q;
    reg [63:0] redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q;
    reg [63:0] redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q;
    reg [63:0] redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q;
    reg [63:0] redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q;
    reg [63:0] redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q;
    reg [63:0] redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q;
    reg [63:0] redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q;
    reg [63:0] redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q;
    reg [63:0] redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q;
    reg [63:0] redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q;
    reg [63:0] redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q;
    reg [63:0] redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q;
    reg [63:0] redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q;
    reg [63:0] redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q;
    reg [63:0] redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q;
    reg [63:0] redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q;
    reg [63:0] redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q;
    reg [63:0] redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q;
    reg [63:0] redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q;
    reg [63:0] redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q;
    reg [63:0] redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q;
    reg [63:0] redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q;
    reg [63:0] redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q;
    reg [63:0] redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q;
    reg [63:0] redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q;
    reg [63:0] redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q;
    reg [63:0] redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q;
    reg [63:0] redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q;
    reg [63:0] redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q;
    reg [63:0] redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q;
    reg [63:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q;
    reg [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q;
    reg [63:0] redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q;
    reg [63:0] redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q;
    reg [63:0] redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q;
    reg [63:0] redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q;
    reg [63:0] redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q;
    reg [63:0] redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q;
    reg [63:0] redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q;
    reg [63:0] redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q;
    reg [63:0] redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q;
    reg [63:0] redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q;
    reg [63:0] redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q;
    reg [63:0] redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q;
    reg [63:0] redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q;
    reg [63:0] redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q;
    reg [63:0] redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q;
    reg [63:0] redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q;
    reg [63:0] redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q;
    reg [63:0] redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q;
    reg [63:0] redist271_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_63_q;
    reg [63:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q;
    reg [63:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_delay_0;
    reg [0:0] redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28_q;
    reg [0:0] redist277_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_70_q;
    reg [0:0] redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_q;
    reg [0:0] redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_0;
    reg [0:0] redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_1;
    reg [0:0] redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_2;
    reg [0:0] redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_3;
    reg [0:0] redist279_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_6_q;
    reg [0:0] redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28_q;
    reg [0:0] redist281_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_70_q;
    reg [0:0] redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q;
    reg [0:0] redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q;
    reg [0:0] redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42_q;
    reg [0:0] redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_q;
    reg [0:0] redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_delay_0;
    reg [0:0] redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q;
    reg [0:0] redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23_q;
    reg [0:0] redist294_i_first_cleanup_xor_k0_zts6mmstv28_q_16_q;
    reg [0:0] redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_outputreg0_q;
    reg [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_outputreg0_q;
    wire redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_reset0;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ia;
    wire [4:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_aa;
    wire [4:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ab;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_iq;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_q;
    wire [4:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_q;
    (* preserve *) reg [4:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i;
    (* preserve *) reg redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_eq;
    reg [4:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_wraddr_q;
    wire [5:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_last_q;
    wire [5:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_b;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmpReg_q;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_notEnable_q;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_nor_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena_q;
    wire [0:0] redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_enaAnd_q;
    reg [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_outputreg0_q;
    wire redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_reset0;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ia;
    wire [4:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_aa;
    wire [4:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ab;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_iq;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_q;
    wire [4:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_q;
    (* preserve *) reg [4:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i;
    (* preserve *) reg redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_eq;
    reg [4:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_wraddr_q;
    wire [5:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_last_q;
    wire [5:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_b;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmpReg_q;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_notEnable_q;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_nor_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena_q;
    wire [0:0] redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_enaAnd_q;
    wire redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_reset0;
    wire [63:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ia;
    wire [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_aa;
    wire [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ab;
    wire [63:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_iq;
    wire [63:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_q;
    wire [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_q;
    (* preserve *) reg [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i;
    (* preserve *) reg redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_eq;
    reg [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_wraddr_q;
    wire [2:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_last_q;
    wire [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmp_q;
    (* dont_merge *) reg [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmpReg_q;
    wire [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_notEnable_q;
    wire [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_nor_q;
    (* dont_merge *) reg [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena_q;
    wire [0:0] redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_enaAnd_q;
    wire redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_reset0;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ia;
    wire [4:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_aa;
    wire [4:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ab;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_iq;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_q;
    wire [4:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_q;
    (* preserve *) reg [4:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i;
    (* preserve *) reg redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_eq;
    reg [4:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_wraddr_q;
    wire [5:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_last_q;
    wire [5:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_b;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_q;
    (* dont_merge *) reg [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmpReg_q;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_notEnable_q;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_nor_q;
    (* dont_merge *) reg [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena_q;
    wire [0:0] redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_enaAnd_q;
    wire redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_reset0;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ia;
    wire [4:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_aa;
    wire [4:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ab;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_iq;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_q;
    wire [4:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_q;
    (* preserve *) reg [4:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i;
    (* preserve *) reg redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_eq;
    reg [4:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_wraddr_q;
    wire [5:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_last_q;
    wire [5:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_b;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_q;
    (* dont_merge *) reg [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmpReg_q;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_notEnable_q;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_nor_q;
    (* dont_merge *) reg [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena_q;
    wire [0:0] redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_enaAnd_q;
    wire redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_reset0;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ia;
    wire [4:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_aa;
    wire [4:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ab;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_iq;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_q;
    wire [4:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_q;
    (* preserve *) reg [4:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_i;
    reg [4:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_wraddr_q;
    wire [5:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_last_q;
    wire [5:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_b;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_q;
    (* dont_merge *) reg [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmpReg_q;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_notEnable_q;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_nor_q;
    (* dont_merge *) reg [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena_q;
    wire [0:0] redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_enaAnd_q;
    reg [61:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q;
    reg [61:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q;
    wire redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0;
    wire [61:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia;
    wire [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa;
    wire [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab;
    wire [61:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq;
    wire [61:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q;
    wire [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    (* preserve *) reg [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i;
    (* preserve *) reg redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq;
    reg [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    wire [1:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q;
    wire [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q;
    (* dont_merge *) reg [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q;
    wire [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q;
    wire [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q;
    (* dont_merge *) reg [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q;
    wire [0:0] redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q;
    reg [61:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q;
    reg [61:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q;
    wire redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0;
    wire [61:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia;
    wire [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa;
    wire [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab;
    wire [61:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq;
    wire [61:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q;
    wire [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    (* preserve *) reg [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i;
    (* preserve *) reg redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq;
    reg [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    wire [1:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q;
    wire [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q;
    (* dont_merge *) reg [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q;
    wire [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q;
    wire [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q;
    (* dont_merge *) reg [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q;
    wire [0:0] redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q;
    reg [61:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q;
    reg [61:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q;
    wire redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0;
    wire [61:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia;
    wire [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa;
    wire [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab;
    wire [61:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq;
    wire [61:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q;
    wire [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    (* preserve *) reg [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i;
    (* preserve *) reg redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq;
    reg [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    wire [1:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q;
    wire [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q;
    (* dont_merge *) reg [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q;
    wire [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q;
    wire [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q;
    (* dont_merge *) reg [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q;
    wire [0:0] redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q;
    wire redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_reset0;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ia;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_aa;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ab;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_iq;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_q;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_q;
    (* preserve *) reg [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i;
    (* preserve *) reg redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_eq;
    reg [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_wraddr_q;
    wire [5:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_last_q;
    wire [5:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_b;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_q;
    (* dont_merge *) reg [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmpReg_q;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_notEnable_q;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_nor_q;
    (* dont_merge *) reg [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena_q;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_enaAnd_q;
    wire redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_reset0;
    wire [63:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ia;
    wire [5:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_aa;
    wire [5:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ab;
    wire [63:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_iq;
    wire [63:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_q;
    wire [5:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i;
    (* preserve *) reg redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_eq;
    reg [5:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_wraddr_q;
    wire [6:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_last_q;
    wire [6:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_b;
    wire [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_q;
    reg [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmpReg_q;
    wire [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_notEnable_q;
    wire [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_nor_q;
    reg [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena_q;
    wire [0:0] redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_enaAnd_q;
    wire redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_reset0;
    wire [63:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ia;
    wire [5:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_aa;
    wire [5:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ab;
    wire [63:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_iq;
    wire [63:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_q;
    wire [5:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i;
    (* preserve *) reg redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_eq;
    reg [5:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_wraddr_q;
    wire [6:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_last_q;
    wire [6:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_b;
    wire [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_q;
    reg [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmpReg_q;
    wire [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_notEnable_q;
    wire [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_nor_q;
    reg [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena_q;
    wire [0:0] redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_enaAnd_q;
    wire redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_reset0;
    wire [63:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ia;
    wire [5:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_aa;
    wire [5:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ab;
    wire [63:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_iq;
    wire [63:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_q;
    wire [5:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i;
    (* preserve *) reg redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_eq;
    reg [5:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_wraddr_q;
    wire [6:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_last_q;
    wire [6:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_b;
    wire [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_q;
    reg [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmpReg_q;
    wire [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_notEnable_q;
    wire [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_nor_q;
    reg [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena_q;
    wire [0:0] redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_enaAnd_q;
    wire redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_reset0;
    wire [63:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ia;
    wire [5:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_aa;
    wire [5:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ab;
    wire [63:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_iq;
    wire [63:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_q;
    wire [5:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i;
    (* preserve *) reg redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_eq;
    reg [5:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_wraddr_q;
    wire [6:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_last_q;
    wire [6:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_b;
    wire [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_q;
    reg [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmpReg_q;
    wire [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_notEnable_q;
    wire [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_nor_q;
    reg [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena_q;
    wire [0:0] redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_enaAnd_q;
    wire redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_reset0;
    wire [63:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ia;
    wire [5:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_aa;
    wire [5:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ab;
    wire [63:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_iq;
    wire [63:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_q;
    wire [5:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i;
    (* preserve *) reg redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_eq;
    reg [5:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_wraddr_q;
    wire [6:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_last_q;
    wire [6:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_b;
    wire [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_q;
    reg [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmpReg_q;
    wire [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_notEnable_q;
    wire [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_nor_q;
    reg [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena_q;
    wire [0:0] redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_enaAnd_q;
    wire redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_reset0;
    wire [63:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ia;
    wire [5:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_aa;
    wire [5:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ab;
    wire [63:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_iq;
    wire [63:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_q;
    wire [5:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i;
    (* preserve *) reg redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_eq;
    reg [5:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_wraddr_q;
    wire [6:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_last_q;
    wire [6:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_b;
    wire [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_q;
    reg [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmpReg_q;
    wire [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_notEnable_q;
    wire [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_nor_q;
    reg [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena_q;
    wire [0:0] redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_enaAnd_q;
    reg [63:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_outputreg0_q;
    wire redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_reset0;
    wire [63:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ia;
    wire [6:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_aa;
    wire [6:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ab;
    wire [63:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_iq;
    wire [63:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_q;
    wire [6:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_q;
    (* preserve *) reg [6:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i;
    (* preserve *) reg redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_eq;
    reg [6:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_wraddr_q;
    wire [7:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_last_q;
    wire [7:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_b;
    wire [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_q;
    reg [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmpReg_q;
    wire [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_notEnable_q;
    wire [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_nor_q;
    reg [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena_q;
    wire [0:0] redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_enaAnd_q;
    wire redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_reset0;
    wire [63:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ia;
    wire [4:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_aa;
    wire [4:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ab;
    wire [63:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_iq;
    wire [63:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_q;
    wire [4:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_eq;
    reg [4:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_wraddr_q;
    wire [5:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_last_q;
    wire [5:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_b;
    wire [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmpReg_q;
    wire [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_notEnable_q;
    wire [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena_q;
    wire [0:0] redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_enaAnd_q;
    wire redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_reset0;
    wire [63:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ia;
    wire [5:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_aa;
    wire [5:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ab;
    wire [63:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_iq;
    wire [63:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_q;
    wire [5:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_eq;
    reg [5:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_wraddr_q;
    wire [6:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_last_q;
    wire [6:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_b;
    wire [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_q;
    reg [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmpReg_q;
    wire [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_notEnable_q;
    wire [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_nor_q;
    reg [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena_q;
    wire [0:0] redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_enaAnd_q;
    wire redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_reset0;
    wire [63:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ia;
    wire [4:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_aa;
    wire [4:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ab;
    wire [63:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_iq;
    wire [63:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_q;
    wire [4:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_eq;
    reg [4:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_wraddr_q;
    wire [5:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_last_q;
    wire [5:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_b;
    wire [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmpReg_q;
    wire [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_notEnable_q;
    wire [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena_q;
    wire [0:0] redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_enaAnd_q;
    wire redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_reset0;
    wire [63:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ia;
    wire [5:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_aa;
    wire [5:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ab;
    wire [63:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_iq;
    wire [63:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_q;
    wire [5:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_eq;
    reg [5:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_wraddr_q;
    wire [6:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_last_q;
    wire [6:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_b;
    wire [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_q;
    reg [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmpReg_q;
    wire [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_notEnable_q;
    wire [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_nor_q;
    reg [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena_q;
    wire [0:0] redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_enaAnd_q;
    wire redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_reset0;
    wire [63:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ia;
    wire [4:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_aa;
    wire [4:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ab;
    wire [63:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_iq;
    wire [63:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_q;
    wire [4:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_eq;
    reg [4:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_wraddr_q;
    wire [5:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_last_q;
    wire [5:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_b;
    wire [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmpReg_q;
    wire [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_notEnable_q;
    wire [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena_q;
    wire [0:0] redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_enaAnd_q;
    wire redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_reset0;
    wire [63:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ia;
    wire [5:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_aa;
    wire [5:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ab;
    wire [63:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_iq;
    wire [63:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_q;
    wire [5:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_eq;
    reg [5:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_wraddr_q;
    wire [6:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_last_q;
    wire [6:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_b;
    wire [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_q;
    reg [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmpReg_q;
    wire [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_notEnable_q;
    wire [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_nor_q;
    reg [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena_q;
    wire [0:0] redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_enaAnd_q;
    wire redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_reset0;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ia;
    wire [4:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_aa;
    wire [4:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ab;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_iq;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_q;
    wire [4:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_eq;
    reg [4:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_wraddr_q;
    wire [5:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_last_q;
    wire [5:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_b;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmpReg_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_notEnable_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_enaAnd_q;
    reg [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_outputreg0_q;
    wire redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_reset0;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ia;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_aa;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ab;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_iq;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_q;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_eq;
    reg [4:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_wraddr_q;
    wire [5:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_last_q;
    wire [5:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_b;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmpReg_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_notEnable_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_enaAnd_q;
    reg [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_outputreg0_q;
    wire redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_reset0;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ia;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_aa;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ab;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_iq;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_q;
    (* preserve *) reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_i;
    reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_wraddr_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_cmpReg_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_notEnable_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_nor_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_enaAnd_q;
    wire redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_reset0;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ia;
    wire [4:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_aa;
    wire [4:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ab;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_iq;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_q;
    wire [4:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_eq;
    reg [4:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_wraddr_q;
    wire [5:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_last_q;
    wire [5:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_b;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmpReg_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_notEnable_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_enaAnd_q;
    reg [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_outputreg0_q;
    wire redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_reset0;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ia;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_aa;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ab;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_iq;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_q;
    (* preserve *) reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_i;
    reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_wraddr_q;
    (* dont_merge *) reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_cmpReg_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_notEnable_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_nor_q;
    (* dont_merge *) reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_enaAnd_q;
    wire redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_reset0;
    wire [63:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ia;
    wire [4:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_aa;
    wire [4:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ab;
    wire [63:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_iq;
    wire [63:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_q;
    wire [4:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_eq;
    reg [4:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_wraddr_q;
    wire [5:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_last_q;
    wire [5:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_b;
    wire [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmpReg_q;
    wire [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_notEnable_q;
    wire [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena_q;
    wire [0:0] redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_enaAnd_q;
    reg [63:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0_q;
    wire redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_reset0;
    wire [63:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ia;
    wire [5:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_aa;
    wire [5:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ab;
    wire [63:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_iq;
    wire [63:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_q;
    wire [5:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_eq;
    reg [5:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_wraddr_q;
    wire [6:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_last_q;
    wire [6:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_b;
    wire [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_q;
    reg [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmpReg_q;
    wire [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_notEnable_q;
    wire [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_nor_q;
    reg [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena_q;
    wire [0:0] redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_enaAnd_q;
    wire redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_reset0;
    wire [63:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ia;
    wire [4:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_aa;
    wire [4:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ab;
    wire [63:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_iq;
    wire [63:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_q;
    wire [4:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_eq;
    reg [4:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_wraddr_q;
    wire [5:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_last_q;
    wire [5:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_b;
    wire [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmpReg_q;
    wire [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_notEnable_q;
    wire [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena_q;
    wire [0:0] redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_enaAnd_q;
    reg [63:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0_q;
    wire redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_reset0;
    wire [63:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ia;
    wire [5:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_aa;
    wire [5:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ab;
    wire [63:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_iq;
    wire [63:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_q;
    wire [5:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_eq;
    reg [5:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_wraddr_q;
    wire [6:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_last_q;
    wire [6:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_b;
    wire [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_q;
    reg [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmpReg_q;
    wire [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_notEnable_q;
    wire [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_nor_q;
    reg [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena_q;
    wire [0:0] redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_enaAnd_q;
    wire redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_reset0;
    wire [63:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ia;
    wire [4:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_aa;
    wire [4:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ab;
    wire [63:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_iq;
    wire [63:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_q;
    wire [4:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_eq;
    reg [4:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_wraddr_q;
    wire [5:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_last_q;
    wire [5:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_b;
    wire [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmpReg_q;
    wire [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_notEnable_q;
    wire [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena_q;
    wire [0:0] redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_enaAnd_q;
    reg [63:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0_q;
    wire redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_reset0;
    wire [63:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ia;
    wire [5:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_aa;
    wire [5:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ab;
    wire [63:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_iq;
    wire [63:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_q;
    wire [5:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_eq;
    reg [5:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_wraddr_q;
    wire [6:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_last_q;
    wire [6:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_b;
    wire [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_q;
    reg [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmpReg_q;
    wire [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_notEnable_q;
    wire [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_nor_q;
    reg [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena_q;
    wire [0:0] redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_enaAnd_q;
    wire redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_reset0;
    wire [63:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ia;
    wire [4:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_aa;
    wire [4:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ab;
    wire [63:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_iq;
    wire [63:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_q;
    wire [4:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_q;
    (* preserve *) reg [4:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i;
    (* preserve *) reg redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_eq;
    reg [4:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_wraddr_q;
    wire [5:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_last_q;
    wire [5:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_b;
    wire [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_q;
    (* dont_merge *) reg [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmpReg_q;
    wire [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_notEnable_q;
    wire [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_nor_q;
    (* dont_merge *) reg [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena_q;
    wire [0:0] redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_enaAnd_q;
    wire redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_reset0;
    wire [63:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ia;
    wire [4:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_aa;
    wire [4:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ab;
    wire [63:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_iq;
    wire [63:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_q;
    wire [4:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_eq;
    reg [4:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_wraddr_q;
    wire [5:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_last_q;
    wire [5:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_b;
    wire [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmpReg_q;
    wire [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_notEnable_q;
    wire [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena_q;
    wire [0:0] redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_enaAnd_q;
    wire redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_reset0;
    wire [63:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ia;
    wire [4:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_aa;
    wire [4:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ab;
    wire [63:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_iq;
    wire [63:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_q;
    wire [4:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_eq;
    reg [4:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_wraddr_q;
    wire [5:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_last_q;
    wire [5:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_b;
    wire [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmpReg_q;
    wire [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_notEnable_q;
    wire [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena_q;
    wire [0:0] redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_enaAnd_q;
    reg [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_outputreg0_q;
    wire redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_reset0;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ia;
    wire [2:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_aa;
    wire [2:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ab;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_iq;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_q;
    wire [2:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_q;
    (* preserve *) reg [2:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i;
    (* preserve *) reg redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_eq;
    reg [2:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_wraddr_q;
    wire [3:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_last_q;
    wire [3:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_b;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmpReg_q;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_notEnable_q;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_nor_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena_q;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_enaAnd_q;
    wire redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_reset0;
    wire [63:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ia;
    wire [4:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_aa;
    wire [4:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ab;
    wire [63:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_iq;
    wire [63:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_q;
    wire [4:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_q;
    (* preserve *) reg [4:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i;
    (* preserve *) reg redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_eq;
    reg [4:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_wraddr_q;
    wire [5:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_last_q;
    wire [5:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_b;
    wire [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_q;
    (* dont_merge *) reg [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmpReg_q;
    wire [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_notEnable_q;
    wire [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_nor_q;
    (* dont_merge *) reg [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena_q;
    wire [0:0] redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_enaAnd_q;
    wire redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_reset0;
    wire [63:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ia;
    wire [4:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_aa;
    wire [4:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ab;
    wire [63:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_iq;
    wire [63:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_q;
    wire [4:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_eq;
    reg [4:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_wraddr_q;
    wire [5:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_last_q;
    wire [5:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_b;
    wire [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmpReg_q;
    wire [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_notEnable_q;
    wire [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena_q;
    wire [0:0] redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_enaAnd_q;
    wire redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_reset0;
    wire [63:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ia;
    wire [4:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_aa;
    wire [4:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ab;
    wire [63:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_iq;
    wire [63:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_q;
    wire [4:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_eq;
    reg [4:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_wraddr_q;
    wire [5:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_last_q;
    wire [5:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_b;
    wire [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmpReg_q;
    wire [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_notEnable_q;
    wire [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena_q;
    wire [0:0] redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_enaAnd_q;
    reg [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_outputreg0_q;
    wire redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_reset0;
    wire [63:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ia;
    wire [4:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_aa;
    wire [4:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ab;
    wire [63:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_iq;
    wire [63:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_q;
    wire [4:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_q;
    (* preserve *) reg [4:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i;
    (* preserve *) reg redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_eq;
    reg [4:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_wraddr_q;
    wire [5:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_last_q;
    wire [5:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_b;
    wire [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_q;
    (* dont_merge *) reg [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmpReg_q;
    wire [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_notEnable_q;
    wire [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_nor_q;
    (* dont_merge *) reg [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena_q;
    wire [0:0] redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_enaAnd_q;
    wire redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_reset0;
    wire [63:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ia;
    wire [4:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_aa;
    wire [4:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ab;
    wire [63:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_iq;
    wire [63:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_q;
    wire [4:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_q;
    (* preserve *) reg [4:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i;
    (* preserve *) reg redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_eq;
    reg [4:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_wraddr_q;
    wire [5:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_last_q;
    wire [5:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_b;
    wire [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_q;
    (* dont_merge *) reg [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmpReg_q;
    wire [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_notEnable_q;
    wire [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_nor_q;
    (* dont_merge *) reg [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena_q;
    wire [0:0] redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_enaAnd_q;
    wire redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_reset0;
    wire [63:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ia;
    wire [4:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_aa;
    wire [4:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ab;
    wire [63:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_iq;
    wire [63:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_q;
    wire [4:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_eq;
    reg [4:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_wraddr_q;
    wire [5:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_last_q;
    wire [5:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_b;
    wire [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmpReg_q;
    wire [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_notEnable_q;
    wire [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena_q;
    wire [0:0] redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_enaAnd_q;
    wire redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_reset0;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ia;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_aa;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ab;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_iq;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_q;
    (* preserve *) reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_i;
    reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_wraddr_q;
    (* dont_merge *) reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_cmpReg_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_notEnable_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_nor_q;
    (* dont_merge *) reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_enaAnd_q;
    wire redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_reset0;
    wire [63:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ia;
    wire [4:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_aa;
    wire [4:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ab;
    wire [63:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_iq;
    wire [63:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_q;
    wire [4:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_eq;
    reg [4:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_wraddr_q;
    wire [5:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_last_q;
    wire [5:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_b;
    wire [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmpReg_q;
    wire [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_notEnable_q;
    wire [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena_q;
    wire [0:0] redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_enaAnd_q;
    reg [63:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0_q;
    wire redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_reset0;
    wire [63:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ia;
    wire [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_aa;
    wire [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ab;
    wire [63:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_iq;
    wire [63:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_q;
    wire [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_q;
    (* preserve *) reg [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i;
    (* preserve *) reg redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_eq;
    reg [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_wraddr_q;
    wire [1:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_last_q;
    wire [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmp_q;
    (* dont_merge *) reg [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmpReg_q;
    wire [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_notEnable_q;
    wire [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_nor_q;
    (* dont_merge *) reg [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena_q;
    wire [0:0] redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_enaAnd_q;
    wire redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_reset0;
    wire [63:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ia;
    wire [4:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_aa;
    wire [4:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ab;
    wire [63:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_iq;
    wire [63:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_q;
    wire [4:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_eq;
    reg [4:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_wraddr_q;
    wire [5:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_last_q;
    wire [5:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_b;
    wire [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmpReg_q;
    wire [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_notEnable_q;
    wire [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena_q;
    wire [0:0] redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_enaAnd_q;
    wire redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_reset0;
    wire [31:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ia;
    wire [4:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_aa;
    wire [4:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ab;
    wire [31:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_iq;
    wire [31:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_q;
    wire [4:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_eq;
    reg [4:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_wraddr_q;
    wire [5:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_last_q;
    wire [5:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_b;
    wire [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmpReg_q;
    wire [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_notEnable_q;
    wire [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena_q;
    wire [0:0] redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_enaAnd_q;
    wire redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_reset0;
    wire [31:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ia;
    wire [5:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_aa;
    wire [5:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ab;
    wire [31:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_iq;
    wire [31:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_q;
    wire [5:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_eq;
    reg [5:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_wraddr_q;
    wire [6:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_last_q;
    wire [6:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_b;
    wire [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_q;
    reg [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmpReg_q;
    wire [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_notEnable_q;
    wire [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_nor_q;
    reg [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena_q;
    wire [0:0] redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_enaAnd_q;
    wire redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_reset0;
    wire [31:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ia;
    wire [4:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_aa;
    wire [4:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ab;
    wire [31:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_iq;
    wire [31:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_q;
    wire [4:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_eq;
    reg [4:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_wraddr_q;
    wire [5:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_last_q;
    wire [5:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_b;
    wire [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmpReg_q;
    wire [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_notEnable_q;
    wire [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena_q;
    wire [0:0] redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_enaAnd_q;
    wire redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_reset0;
    wire [31:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ia;
    wire [5:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_aa;
    wire [5:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ab;
    wire [31:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_iq;
    wire [31:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_q;
    wire [5:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_eq;
    reg [5:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_wraddr_q;
    wire [6:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_last_q;
    wire [6:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_b;
    wire [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_q;
    reg [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmpReg_q;
    wire [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_notEnable_q;
    wire [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_nor_q;
    reg [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena_q;
    wire [0:0] redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_enaAnd_q;
    wire redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_reset0;
    wire [31:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ia;
    wire [4:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_aa;
    wire [4:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ab;
    wire [31:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_iq;
    wire [31:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_q;
    wire [4:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_q;
    (* preserve *) reg [4:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i;
    (* preserve *) reg redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_eq;
    reg [4:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_wraddr_q;
    wire [5:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_last_q;
    wire [5:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_b;
    wire [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_q;
    (* dont_merge *) reg [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmpReg_q;
    wire [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_notEnable_q;
    wire [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_nor_q;
    (* dont_merge *) reg [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena_q;
    wire [0:0] redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_enaAnd_q;
    wire redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_reset0;
    wire [31:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ia;
    wire [5:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_aa;
    wire [5:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ab;
    wire [31:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_iq;
    wire [31:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_q;
    wire [5:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_eq;
    reg [5:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_wraddr_q;
    wire [6:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_last_q;
    wire [6:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_b;
    wire [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_q;
    reg [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmpReg_q;
    wire [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_notEnable_q;
    wire [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_nor_q;
    reg [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena_q;
    wire [0:0] redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_enaAnd_q;
    wire redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_reset0;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ia;
    wire [4:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_aa;
    wire [4:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ab;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_iq;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_q;
    wire [4:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_i;
    reg [4:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_wraddr_q;
    wire [5:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_last_q;
    wire [5:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_b;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmpReg_q;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_notEnable_q;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena_q;
    wire [0:0] redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_enaAnd_q;
    wire redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_reset0;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ia;
    wire [4:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_aa;
    wire [4:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ab;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_iq;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_q;
    wire [4:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_i;
    reg [4:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_wraddr_q;
    wire [5:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_last_q;
    wire [5:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_b;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmpReg_q;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_notEnable_q;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena_q;
    wire [0:0] redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_enaAnd_q;
    wire redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_reset0;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ia;
    wire [4:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_aa;
    wire [4:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ab;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_iq;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_q;
    wire [4:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_i;
    reg [4:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_wraddr_q;
    wire [5:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_last_q;
    wire [5:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_b;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmpReg_q;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_notEnable_q;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena_q;
    wire [0:0] redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_enaAnd_q;
    wire redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_reset0;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ia;
    wire [4:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_aa;
    wire [4:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ab;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_iq;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_q;
    wire [4:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_i;
    reg [4:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_wraddr_q;
    wire [5:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_last_q;
    wire [5:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_b;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmpReg_q;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_notEnable_q;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena_q;
    wire [0:0] redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_enaAnd_q;
    reg [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_inputreg0_q;
    wire redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_reset0;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ia;
    wire [4:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_aa;
    wire [4:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ab;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_iq;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_q;
    wire [4:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i;
    (* preserve *) reg redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_eq;
    reg [4:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_wraddr_q;
    wire [5:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_last_q;
    wire [5:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_b;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmpReg_q;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_notEnable_q;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena_q;
    wire [0:0] redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_enaAnd_q;
    wire redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_reset0;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ia;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_aa;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ab;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_iq;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_q;
    wire [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_i;
    reg [4:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_wraddr_q;
    wire [5:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_last_q;
    wire [5:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_b;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmpReg_q;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena_q;
    wire [0:0] redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_enaAnd_q;
    wire redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_reset0;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ia;
    wire [4:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_aa;
    wire [4:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ab;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_iq;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_q;
    wire [4:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_i;
    reg [4:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_wraddr_q;
    wire [5:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_last_q;
    wire [5:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_b;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmpReg_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_notEnable_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_enaAnd_q;
    wire redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_reset0;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ia;
    wire [4:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_aa;
    wire [4:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ab;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_iq;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_q;
    wire [4:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_i;
    reg [4:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_wraddr_q;
    wire [5:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_last_q;
    wire [5:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_b;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmpReg_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_enaAnd_q;
    wire redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_reset0;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ia;
    wire [4:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_aa;
    wire [4:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ab;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_iq;
    wire [63:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_q;
    wire [4:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_i;
    reg [4:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_wraddr_q;
    wire [5:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_last_q;
    wire [5:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_b;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmpReg_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena_q;
    wire [0:0] redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_enaAnd_q;
    wire redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_reset0;
    wire [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ia;
    wire [4:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_aa;
    wire [4:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ab;
    wire [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_iq;
    wire [63:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_q;
    wire [4:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_i;
    reg [4:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_wraddr_q;
    wire [5:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_last_q;
    wire [5:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_b;
    wire [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmpReg_q;
    wire [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_notEnable_q;
    wire [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena_q;
    wire [0:0] redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_enaAnd_q;
    wire redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_reset0;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ia;
    wire [4:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_aa;
    wire [4:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ab;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_iq;
    wire [63:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_q;
    wire [4:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_i;
    reg [4:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_wraddr_q;
    wire [5:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_last_q;
    wire [5:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_b;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmpReg_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena_q;
    wire [0:0] redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_enaAnd_q;
    wire redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_reset0;
    wire [63:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ia;
    wire [4:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_aa;
    wire [4:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ab;
    wire [63:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_iq;
    wire [63:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_q;
    wire [4:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_i;
    reg [4:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_wraddr_q;
    wire [5:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_last_q;
    wire [5:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_b;
    wire [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmpReg_q;
    wire [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_notEnable_q;
    wire [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena_q;
    wire [0:0] redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_enaAnd_q;
    wire redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_reset0;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ia;
    wire [4:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_aa;
    wire [4:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ab;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_iq;
    wire [63:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_q;
    wire [4:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_i;
    reg [4:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_wraddr_q;
    wire [5:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_last_q;
    wire [5:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_b;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmpReg_q;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena_q;
    wire [0:0] redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist160_sync_together311_aunroll_x_in_i_valid_27(DELAY,1945)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist160_sync_together311_aunroll_x_in_i_valid_27 ( .xin(in_i_valid), .xout(redist160_sync_together311_aunroll_x_in_i_valid_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist161_sync_together311_aunroll_x_in_i_valid_28(DELAY,1946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together311_aunroll_x_in_i_valid_28_q <= '0;
        end
        else
        begin
            redist161_sync_together311_aunroll_x_in_i_valid_28_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // redist162_sync_together311_aunroll_x_in_i_valid_41(DELAY,1947)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist162_sync_together311_aunroll_x_in_i_valid_41 ( .xin(redist161_sync_together311_aunroll_x_in_i_valid_28_q), .xout(redist162_sync_together311_aunroll_x_in_i_valid_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist163_sync_together311_aunroll_x_in_i_valid_54(DELAY,1948)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist163_sync_together311_aunroll_x_in_i_valid_54 ( .xin(redist162_sync_together311_aunroll_x_in_i_valid_41_q), .xout(redist163_sync_together311_aunroll_x_in_i_valid_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist164_sync_together311_aunroll_x_in_i_valid_55(DELAY,1949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together311_aunroll_x_in_i_valid_55_q <= '0;
        end
        else
        begin
            redist164_sync_together311_aunroll_x_in_i_valid_55_q <= $unsigned(redist163_sync_together311_aunroll_x_in_i_valid_54_q);
        end
    end

    // redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1(DELAY,2073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q <= '0;
        end
        else
        begin
            redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q <= $unsigned(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out);
        end
    end

    // redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28(DELAY,2074)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28 ( .xin(redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q), .xout(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_cleanups_shl_k0_zts6mmstv20_shift_x_fs(BITSHIFT,1739)@56
    assign i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_qint = { i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out, 1'b0 };
    assign i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_q = i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_qint[2:0];

    // i_cleanups_shl_k0_zts6mmstv29_vt_select_1(BITSELECT,118)@56
    assign i_cleanups_shl_k0_zts6mmstv29_vt_select_1_in = i_cleanups_shl_k0_zts6mmstv20_shift_x_fs_q[1:0];
    assign i_cleanups_shl_k0_zts6mmstv29_vt_select_1_b = i_cleanups_shl_k0_zts6mmstv29_vt_select_1_in[1:1];

    // i_cleanups_shl_k0_zts6mmstv29_vt_join(BITJOIN,117)@56
    assign i_cleanups_shl_k0_zts6mmstv29_vt_join_q = {i_cleanups_shl_k0_zts6mmstv29_vt_select_1_b, GND_q};

    // i_first_cleanup_xor_k0_zts6mmstv28(LOGICAL,122)@56
    assign i_first_cleanup_xor_k0_zts6mmstv28_q = i_first_cleanup_k0_zts6mmstv27_sel_x_b ^ VCC_q;

    // i_notcmp_k0_zts6mmstv2110(LOGICAL,263)@56
    assign i_notcmp_k0_zts6mmstv2110_q = i_exitcond_k0_zts6mmstv2108_cmp_nsign_q ^ VCC_q;

    // i_or_k0_zts6mmstv2112(LOGICAL,264)@56
    assign i_or_k0_zts6mmstv2112_q = i_notcmp_k0_zts6mmstv2110_q | i_first_cleanup_xor_k0_zts6mmstv28_q;

    // i_next_cleanups_k0_zts6mmstv2113(MUX,259)@56
    assign i_next_cleanups_k0_zts6mmstv2113_s = i_or_k0_zts6mmstv2112_q;
    always @(i_next_cleanups_k0_zts6mmstv2113_s or i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out or i_cleanups_shl_k0_zts6mmstv29_vt_join_q)
    begin
        unique case (i_next_cleanups_k0_zts6mmstv2113_s)
            1'b0 : i_next_cleanups_k0_zts6mmstv2113_q = i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out;
            1'b1 : i_next_cleanups_k0_zts6mmstv2113_q = i_cleanups_shl_k0_zts6mmstv29_vt_join_q;
            default : i_next_cleanups_k0_zts6mmstv2113_q = 2'b0;
        endcase
    end

    // i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114(BLACKBOX,174)@56
    // out out_feedback_out_18@20000000
    // out out_feedback_valid_out_18@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv20 thei_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114 (
        .in_data_in(i_next_cleanups_k0_zts6mmstv2113_q),
        .in_feedback_stall_in_18(i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_feedback_stall_out_18),
        .in_keep_going(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist164_sync_together311_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_18(i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_out_18),
        .out_feedback_valid_out_18(i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_valid_out_18),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41(DELAY,1915)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41 ( .xin(redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27_q), .xout(redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55(DELAY,1916)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55 ( .xin(redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41_q), .xout(redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i2_1229(CONSTANT,110)
    assign c_i2_1229_q = $unsigned(2'b01);

    // i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26(BLACKBOX,141)@56
    // out out_feedback_stall_out_18@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv20 thei_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26 (
        .in_data_in(c_i2_1229_q),
        .in_dir(redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q),
        .in_feedback_in_18(i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_out_18),
        .in_feedback_valid_in_18(i_llvm_fpga_push_i2_cleanups_push18_k0_zts6mmstv2114_out_feedback_valid_out_18),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist164_sync_together311_aunroll_x_in_i_valid_55_q),
        .out_data_out(i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out),
        .out_feedback_stall_out_18(i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_feedback_stall_out_18),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_first_cleanup_k0_zts6mmstv27_sel_x(BITSELECT,369)@56
    assign i_first_cleanup_k0_zts6mmstv27_sel_x_b = i_llvm_fpga_pop_i2_cleanups_pop18_k0_zts6mmstv26_out_data_out[0:0];

    // c_i11_1237(CONSTANT,27)
    assign c_i11_1237_q = $unsigned(11'b11111111111);

    // i_fpga_indvars_iv_next_k0_zts6mmstv2115(ADD,123)@56
    assign i_fpga_indvars_iv_next_k0_zts6mmstv2115_a = {1'b0, i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_data_out};
    assign i_fpga_indvars_iv_next_k0_zts6mmstv2115_b = {1'b0, c_i11_1237_q};
    assign i_fpga_indvars_iv_next_k0_zts6mmstv2115_o = $unsigned(i_fpga_indvars_iv_next_k0_zts6mmstv2115_a) + $unsigned(i_fpga_indvars_iv_next_k0_zts6mmstv2115_b);
    assign i_fpga_indvars_iv_next_k0_zts6mmstv2115_q = i_fpga_indvars_iv_next_k0_zts6mmstv2115_o[11:0];

    // bgTrunc_i_fpga_indvars_iv_next_k0_zts6mmstv2115_sel_x(BITSELECT,340)@56
    assign bgTrunc_i_fpga_indvars_iv_next_k0_zts6mmstv2115_sel_x_b = i_fpga_indvars_iv_next_k0_zts6mmstv2115_q[10:0];

    // i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116(BLACKBOX,168)@56
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i11_fpga_0000ush11_k0_zts6mmstv20 thei_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next_k0_zts6mmstv2115_sel_x_b),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_feedback_stall_out_11),
        .in_keep_going(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist164_sync_together311_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_valid_out_11),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i11_798235(CONSTANT,28)
    assign c_i11_798235_q = $unsigned(11'b01100011110);

    // i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107(BLACKBOX,137)@56
    // out out_feedback_stall_out_11@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i11_fpga_i0000pop11_k0_zts6mmstv20 thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107 (
        .in_data_in(c_i11_798235_q),
        .in_dir(redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q),
        .in_feedback_in_11(i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i11_fpga_indvars_iv_push11_k0_zts6mmstv2116_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist164_sync_together311_aunroll_x_in_i_valid_55_q),
        .out_data_out(i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_feedback_stall_out_11),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_exitcond_k0_zts6mmstv2108_cmp_nsign(LOGICAL,1522)@56
    assign i_exitcond_k0_zts6mmstv2108_cmp_nsign_q = $unsigned(~ (i_llvm_fpga_pop_i11_fpga_indvars_iv_pop11_k0_zts6mmstv2107_out_data_out[10:10]));

    // i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111(BLACKBOX,173)@56
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv20 thei_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111 (
        .in_data_in(i_exitcond_k0_zts6mmstv2108_cmp_nsign_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_not_exitcond_stall_out),
        .in_first_cleanup(i_first_cleanup_k0_zts6mmstv27_sel_x_b),
        .in_stall_in(GND_q),
        .in_valid_in(redist164_sync_together311_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_valid_out_2),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg3(REG,1416)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist163_sync_together311_aunroll_x_in_i_valid_54_q);
        end
    end

    // valid_fanout_reg1(REG,1414)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist163_sync_together311_aunroll_x_in_i_valid_54_q);
        end
    end

    // valid_fanout_reg2(REG,1415)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist163_sync_together311_aunroll_x_in_i_valid_54_q);
        end
    end

    // i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217(BLACKBOX,175)@56
    // out out_feedback_out_17@20000000
    // out out_feedback_valid_out_17@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i2_initer0000ush17_k0_zts6mmstv20 thei_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217 (
        .in_data_in(i_next_initerations_k0_zts6mmstv216_vt_join_q),
        .in_feedback_stall_in_17(i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_feedback_stall_out_17),
        .in_keep_going(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(),
        .out_feedback_out_17(i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_out_17),
        .out_feedback_valid_out_17(i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_valid_out_17),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215(BLACKBOX,142)@56
    // out out_feedback_stall_out_17@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i2_initera0000pop17_k0_zts6mmstv20 thei_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215 (
        .in_data_in(c_i2_1229_q),
        .in_dir(redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q),
        .in_feedback_in_17(i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_out_17),
        .in_feedback_valid_in_17(i_llvm_fpga_push_i2_initerations_push17_k0_zts6mmstv217_out_feedback_valid_out_17),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_data_out),
        .out_feedback_stall_out_17(i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_feedback_stall_out_17),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_next_initerations_k0_zts6mmstv20_shift_x_fs(BITSHIFT,1740)@56
    assign i_next_initerations_k0_zts6mmstv20_shift_x_fs_qint = i_llvm_fpga_pop_i2_initerations_pop17_k0_zts6mmstv215_out_data_out;
    assign i_next_initerations_k0_zts6mmstv20_shift_x_fs_q = i_next_initerations_k0_zts6mmstv20_shift_x_fs_qint[1:1];

    // i_next_initerations_k0_zts6mmstv216_vt_select_0(BITSELECT,262)@56
    assign i_next_initerations_k0_zts6mmstv216_vt_select_0_in = {1'b0, i_next_initerations_k0_zts6mmstv20_shift_x_fs_q};
    assign i_next_initerations_k0_zts6mmstv216_vt_select_0_b = i_next_initerations_k0_zts6mmstv216_vt_select_0_in[0:0];

    // i_next_initerations_k0_zts6mmstv216_vt_join(BITJOIN,261)@56
    assign i_next_initerations_k0_zts6mmstv216_vt_join_q = {GND_q, i_next_initerations_k0_zts6mmstv216_vt_select_0_b};

    // i_last_initeration_k0_zts6mmstv218_sel_x(BITSELECT,370)@56
    assign i_last_initeration_k0_zts6mmstv218_sel_x_b = i_next_initerations_k0_zts6mmstv216_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219(BLACKBOX,171)@56
    // out out_feedback_out_1@20000000
    // out out_feedback_valid_out_1@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv20 thei_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219 (
        .in_data_in(i_last_initeration_k0_zts6mmstv218_sel_x_b),
        .in_feedback_stall_in_1(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_initeration_stall_out),
        .in_keep_going(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_data_out(),
        .out_feedback_out_1(i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_out_1),
        .out_feedback_valid_out_1(i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_valid_out_1),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27(DELAY,1914)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27 ( .xin(in_c0_eni28_1_tpl), .xout(redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210(BLACKBOX,133)@28
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv20 thei_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210 (
        .in_data_in(redist129_sync_together311_aunroll_x_in_c0_eni28_1_tpl_27_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_out_1),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_k0_zts6mmstv219_out_feedback_valid_out_1),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_out_2),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_k0_zts6mmstv2111_out_feedback_valid_out_2),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(redist160_sync_together311_aunroll_x_in_i_valid_27_q),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,115)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,335)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_pipeline_valid_out;

    // redist165_sync_together311_aunroll_x_in_i_valid_64(DELAY,1950)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist165_sync_together311_aunroll_x_in_i_valid_64 ( .xin(redist164_sync_together311_aunroll_x_in_i_valid_55_q), .xout(redist165_sync_together311_aunroll_x_in_i_valid_64_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist166_sync_together311_aunroll_x_in_i_valid_69(DELAY,1951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_0 <= '0;
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_1 <= '0;
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_2 <= '0;
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_3 <= '0;
            redist166_sync_together311_aunroll_x_in_i_valid_69_q <= '0;
        end
        else
        begin
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_0 <= $unsigned(redist165_sync_together311_aunroll_x_in_i_valid_64_q);
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_1 <= redist166_sync_together311_aunroll_x_in_i_valid_69_delay_0;
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_2 <= redist166_sync_together311_aunroll_x_in_i_valid_69_delay_1;
            redist166_sync_together311_aunroll_x_in_i_valid_69_delay_3 <= redist166_sync_together311_aunroll_x_in_i_valid_69_delay_2;
            redist166_sync_together311_aunroll_x_in_i_valid_69_q <= redist166_sync_together311_aunroll_x_in_i_valid_69_delay_3;
        end
    end

    // redist167_sync_together311_aunroll_x_in_i_valid_70(DELAY,1952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist167_sync_together311_aunroll_x_in_i_valid_70_q <= '0;
        end
        else
        begin
            redist167_sync_together311_aunroll_x_in_i_valid_70_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // valid_fanout_reg0(REG,1413)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // redist132_sync_together311_aunroll_x_in_c0_eni28_1_tpl_71(DELAY,1917)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist132_sync_together311_aunroll_x_in_c0_eni28_1_tpl_71 ( .xin(redist131_sync_together311_aunroll_x_in_c0_eni28_1_tpl_55_q), .xout(redist132_sync_together311_aunroll_x_in_c0_eni28_1_tpl_71_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg73(REG,1486)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg73_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg73_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg74(REG,1487)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg74_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg74_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214(REG,132)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q <= redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q;
        end
    end

    // i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147(BLACKBOX,172)@30
    // out out_feedback_out_45@20000000
    // out out_feedback_valid_out_45@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_notcmp0000ush45_k0_zts6mmstv20 thei_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147 (
        .in_data_in(redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28_q),
        .in_feedback_stall_in_45(i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_feedback_stall_out_45),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg74_q),
        .out_data_out(),
        .out_feedback_out_45(i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_out_45),
        .out_feedback_valid_out_45(i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_valid_out_45),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22(REG,127)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q <= in_c0_eni28_1_tpl;
        end
    end

    // redist159_sync_together311_aunroll_x_in_c0_eni28_28_tpl_1(DELAY,1944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together311_aunroll_x_in_c0_eni28_28_tpl_1_q <= '0;
        end
        else
        begin
            redist159_sync_together311_aunroll_x_in_c0_eni28_28_tpl_1_q <= $unsigned(in_c0_eni28_28_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146(BLACKBOX,140)@2
    // out out_feedback_stall_out_45@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146 (
        .in_data_in(redist159_sync_together311_aunroll_x_in_c0_eni28_28_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_45(i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_out_45),
        .in_feedback_valid_in_45(i_llvm_fpga_push_i1_notcmp4366_push45_k0_zts6mmstv2147_out_feedback_valid_out_45),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg73_q),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out),
        .out_feedback_stall_out_45(i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_feedback_stall_out_45),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28(DELAY,2061)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28 ( .xin(i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out), .xout(redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist277_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_70(DELAY,2062)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist277_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_70 ( .xin(redist276_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_28_q), .xout(redist277_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_70_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg71(REG,1484)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg71_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg71_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg72(REG,1485)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg72_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg72_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145(BLACKBOX,169)@30
    // out out_feedback_out_44@20000000
    // out out_feedback_valid_out_44@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_exitco0000ush44_k0_zts6mmstv20 thei_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145 (
        .in_data_in(redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28_q),
        .in_feedback_stall_in_44(i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_feedback_stall_out_44),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg72_q),
        .out_data_out(),
        .out_feedback_out_44(i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_out_44),
        .out_feedback_valid_out_44(i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_valid_out_44),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist158_sync_together311_aunroll_x_in_c0_eni28_27_tpl_1(DELAY,1943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together311_aunroll_x_in_c0_eni28_27_tpl_1_q <= '0;
        end
        else
        begin
            redist158_sync_together311_aunroll_x_in_c0_eni28_27_tpl_1_q <= $unsigned(in_c0_eni28_27_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144(BLACKBOX,138)@2
    // out out_feedback_stall_out_44@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_exitcon0000pop44_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144 (
        .in_data_in(redist158_sync_together311_aunroll_x_in_c0_eni28_27_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_44(i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_out_44),
        .in_feedback_valid_in_44(i_llvm_fpga_push_i1_exitcond365_push44_k0_zts6mmstv2145_out_feedback_valid_out_44),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg71_q),
        .out_data_out(i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out),
        .out_feedback_stall_out_44(i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_feedback_stall_out_44),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28(DELAY,2065)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28 ( .xin(i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out), .xout(redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist281_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_70(DELAY,2066)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist281_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_70 ( .xin(redist280_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_28_q), .xout(redist281_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_70_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_notEnable(LOGICAL,2288)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_nor(LOGICAL,2289)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_nor_q = ~ (redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_notEnable_q | redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena_q);

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_last(CONSTANT,2285)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp(LOGICAL,2286)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_b = {1'b0, redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_q};
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_q = $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_last_q == redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmpReg(REG,2287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmpReg_q <= $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmp_q);
        end
    end

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena(REG,2290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_nor_q == 1'b1)
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena_q <= $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_cmpReg_q);
        end
    end

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_enaAnd(LOGICAL,2291)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_enaAnd_q = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_sticky_ena_q & VCC_q;

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt(COUNTER,2283)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i <= 6'd0;
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i <= $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i <= $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_q = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_i[5:0];

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_notEnable(LOGICAL,2278)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_nor(LOGICAL,2279)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_nor_q = ~ (redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_notEnable_q | redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena_q);

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_last(CONSTANT,2275)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp(LOGICAL,2276)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_b = {1'b0, redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_q};
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_q = $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_last_q == redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmpReg(REG,2277)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmpReg_q <= $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmp_q);
        end
    end

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena(REG,2280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_nor_q == 1'b1)
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena_q <= $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_cmpReg_q);
        end
    end

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_enaAnd(LOGICAL,2281)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_enaAnd_q = redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_sticky_ena_q & VCC_q;

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt(COUNTER,2273)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i <= 5'd0;
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i <= $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i <= $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_q = redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg69(REG,1482)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg69_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg69_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg70(REG,1483)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg70_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg70_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143(BLACKBOX,197)@30
    // out out_feedback_out_41@20000000
    // out out_feedback_valid_out_41@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv20 thei_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143 (
        .in_data_in(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_q),
        .in_feedback_stall_in_41(i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_feedback_stall_out_41),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg70_q),
        .out_data_out(),
        .out_feedback_out_41(i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_out_41),
        .out_feedback_valid_out_41(i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_valid_out_41),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist157_sync_together311_aunroll_x_in_c0_eni28_26_tpl_1(DELAY,1942)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together311_aunroll_x_in_c0_eni28_26_tpl_1_q <= '0;
        end
        else
        begin
            redist157_sync_together311_aunroll_x_in_c0_eni28_26_tpl_1_q <= $unsigned(in_c0_eni28_26_tpl);
        end
    end

    // i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142(BLACKBOX,164)@2
    // out out_feedback_stall_out_41@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv20 thei_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142 (
        .in_data_in(redist157_sync_together311_aunroll_x_in_c0_eni28_26_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_41(i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_out_41),
        .in_feedback_valid_in_41(i_llvm_fpga_push_p1024f32_push41_k0_zts6mmstv2143_out_feedback_valid_out_41),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg69_q),
        .out_data_out(i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out),
        .out_feedback_stall_out_41(i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_feedback_stall_out_41),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_wraddr(REG,2274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_wraddr_q <= $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_q);
        end
    end

    // redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem(DUALMEM,2272)
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out);
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_aa = redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_wraddr_q;
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ab = redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_rdcnt_q;
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_dmem (
        .clocken1(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_aa),
        .data_a(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_ab),
        .q_b(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_q = redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_iq[63:0];

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_wraddr(REG,2284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_wraddr_q <= $unsigned(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_q);
        end
    end

    // redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem(DUALMEM,2282)
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ia = $unsigned(redist177_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_28_mem_q);
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_aa = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_wraddr_q;
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ab = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_rdcnt_q;
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_dmem (
        .clocken1(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_aa),
        .data_a(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_ab),
        .q_b(redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_q = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_iq[63:0];

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_notEnable(LOGICAL,2602)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_nor(LOGICAL,2603)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_nor_q = ~ (redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_notEnable_q | redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena_q);

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_last(CONSTANT,2599)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp(LOGICAL,2600)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_b = {1'b0, redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_q};
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_q = $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_last_q == redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmpReg(REG,2601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmpReg_q <= $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmp_q);
        end
    end

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena(REG,2604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_nor_q == 1'b1)
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena_q <= $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_cmpReg_q);
        end
    end

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_enaAnd(LOGICAL,2605)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_enaAnd_q = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_sticky_ena_q & VCC_q;

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt(COUNTER,2597)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i <= 6'd0;
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i <= $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i <= $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_q = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_i[5:0];

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_notEnable(LOGICAL,2592)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_nor(LOGICAL,2593)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_nor_q = ~ (redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_notEnable_q | redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena_q);

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_last(CONSTANT,2589)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp(LOGICAL,2590)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_b = {1'b0, redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_q};
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_q = $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_last_q == redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmpReg(REG,2591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmpReg_q <= $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmp_q);
        end
    end

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena(REG,2594)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_nor_q == 1'b1)
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena_q <= $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_cmpReg_q);
        end
    end

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_enaAnd(LOGICAL,2595)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_enaAnd_q = redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_sticky_ena_q & VCC_q;

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt(COUNTER,2587)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i <= 5'd0;
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i <= $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i <= $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_q = redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg67(REG,1480)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg67_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg67_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg68(REG,1481)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg68_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg68_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141(BLACKBOX,167)@30
    // out out_feedback_out_40@20000000
    // out out_feedback_valid_out_40@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_f32_push40_k0_zts6mmstv20 thei_llvm_fpga_push_f32_push40_k0_zts6mmstv2141 (
        .in_data_in(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_q),
        .in_feedback_stall_in_40(i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_feedback_stall_out_40),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg68_q),
        .out_data_out(),
        .out_feedback_out_40(i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_out_40),
        .out_feedback_valid_out_40(i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_valid_out_40),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist156_sync_together311_aunroll_x_in_c0_eni28_25_tpl_1(DELAY,1941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_sync_together311_aunroll_x_in_c0_eni28_25_tpl_1_q <= '0;
        end
        else
        begin
            redist156_sync_together311_aunroll_x_in_c0_eni28_25_tpl_1_q <= $unsigned(in_c0_eni28_25_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140(BLACKBOX,136)@2
    // out out_feedback_stall_out_40@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv20 thei_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140 (
        .in_data_in(redist156_sync_together311_aunroll_x_in_c0_eni28_25_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_40(i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_out_40),
        .in_feedback_valid_in_40(i_llvm_fpga_push_f32_push40_k0_zts6mmstv2141_out_feedback_valid_out_40),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg67_q),
        .out_data_out(i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out),
        .out_feedback_stall_out_40(i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_feedback_stall_out_40),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_wraddr(REG,2588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_wraddr_q <= $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_q);
        end
    end

    // redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem(DUALMEM,2586)
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out);
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_aa = redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_wraddr_q;
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ab = redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_rdcnt_q;
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_dmem (
        .clocken1(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_aa),
        .data_a(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_ab),
        .q_b(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_q = redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_iq[31:0];

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_wraddr(REG,2598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_wraddr_q <= $unsigned(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_q);
        end
    end

    // redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem(DUALMEM,2596)
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ia = $unsigned(redist282_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_28_mem_q);
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_aa = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_wraddr_q;
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ab = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_rdcnt_q;
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_dmem (
        .clocken1(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_aa),
        .data_a(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_ab),
        .q_b(redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_q = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_iq[31:0];

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_notEnable(LOGICAL,2308)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_nor(LOGICAL,2309)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_nor_q = ~ (redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_notEnable_q | redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena_q);

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_last(CONSTANT,2305)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp(LOGICAL,2306)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_b = {1'b0, redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_q};
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_q = $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_last_q == redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmpReg(REG,2307)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmpReg_q <= $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmp_q);
        end
    end

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena(REG,2310)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_nor_q == 1'b1)
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena_q <= $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_cmpReg_q);
        end
    end

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_enaAnd(LOGICAL,2311)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_enaAnd_q = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_sticky_ena_q & VCC_q;

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt(COUNTER,2303)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i <= 6'd0;
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i <= $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i <= $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_q = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_i[5:0];

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_notEnable(LOGICAL,2298)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_nor(LOGICAL,2299)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_nor_q = ~ (redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_notEnable_q | redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena_q);

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_last(CONSTANT,2295)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp(LOGICAL,2296)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_b = {1'b0, redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_q};
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_q = $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_last_q == redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmpReg(REG,2297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmpReg_q <= $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmp_q);
        end
    end

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena(REG,2300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_nor_q == 1'b1)
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena_q <= $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_cmpReg_q);
        end
    end

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_enaAnd(LOGICAL,2301)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_enaAnd_q = redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_sticky_ena_q & VCC_q;

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt(COUNTER,2293)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i <= 5'd0;
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i <= $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i <= $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_q = redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg65(REG,1478)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg65_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg65_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg66(REG,1479)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg66_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg66_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139(BLACKBOX,196)@30
    // out out_feedback_out_37@20000000
    // out out_feedback_valid_out_37@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv20 thei_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139 (
        .in_data_in(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_q),
        .in_feedback_stall_in_37(i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_feedback_stall_out_37),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg66_q),
        .out_data_out(),
        .out_feedback_out_37(i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_out_37),
        .out_feedback_valid_out_37(i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_valid_out_37),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23(REG,126)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q <= in_c0_eni28_1_tpl;
        end
    end

    // redist155_sync_together311_aunroll_x_in_c0_eni28_24_tpl_1(DELAY,1940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together311_aunroll_x_in_c0_eni28_24_tpl_1_q <= '0;
        end
        else
        begin
            redist155_sync_together311_aunroll_x_in_c0_eni28_24_tpl_1_q <= $unsigned(in_c0_eni28_24_tpl);
        end
    end

    // i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138(BLACKBOX,163)@2
    // out out_feedback_stall_out_37@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv20 thei_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138 (
        .in_data_in(redist155_sync_together311_aunroll_x_in_c0_eni28_24_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_37(i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_out_37),
        .in_feedback_valid_in_37(i_llvm_fpga_push_p1024f32_push37_k0_zts6mmstv2139_out_feedback_valid_out_37),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg65_q),
        .out_data_out(i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out),
        .out_feedback_stall_out_37(i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_feedback_stall_out_37),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_wraddr(REG,2294)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_wraddr_q <= $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_q);
        end
    end

    // redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem(DUALMEM,2292)
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out);
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_aa = redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_wraddr_q;
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ab = redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_rdcnt_q;
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_dmem (
        .clocken1(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_aa),
        .data_a(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_ab),
        .q_b(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_q = redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_iq[63:0];

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_wraddr(REG,2304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_wraddr_q <= $unsigned(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_q);
        end
    end

    // redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem(DUALMEM,2302)
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ia = $unsigned(redist179_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_28_mem_q);
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_aa = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_wraddr_q;
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ab = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_rdcnt_q;
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_dmem (
        .clocken1(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_aa),
        .data_a(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_ab),
        .q_b(redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_q = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_iq[63:0];

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_notEnable(LOGICAL,2622)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_nor(LOGICAL,2623)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_nor_q = ~ (redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_notEnable_q | redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena_q);

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_last(CONSTANT,2619)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_last_q = $unsigned(7'b0101000);

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp(LOGICAL,2620)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_b = {1'b0, redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_q};
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_q = $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_last_q == redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmpReg(REG,2621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmpReg_q <= $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmp_q);
        end
    end

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena(REG,2624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_nor_q == 1'b1)
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena_q <= $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_cmpReg_q);
        end
    end

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_enaAnd(LOGICAL,2625)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_enaAnd_q = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_sticky_ena_q & VCC_q;

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt(COUNTER,2617)
    // low=0, high=41, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i <= 6'd0;
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i == 6'd40)
            begin
                redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i <= $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i) + $unsigned(6'd23);
            end
            else
            begin
                redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i <= $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_q = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_i[5:0];

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_notEnable(LOGICAL,2612)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_nor(LOGICAL,2613)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_nor_q = ~ (redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_notEnable_q | redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena_q);

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_last(CONSTANT,2609)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp(LOGICAL,2610)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_b = {1'b0, redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_q};
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_q = $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_last_q == redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmpReg(REG,2611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmpReg_q <= $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmp_q);
        end
    end

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena(REG,2614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_nor_q == 1'b1)
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena_q <= $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_cmpReg_q);
        end
    end

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_enaAnd(LOGICAL,2615)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_enaAnd_q = redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_sticky_ena_q & VCC_q;

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt(COUNTER,2607)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i <= 5'd0;
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i <= $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i <= $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_q = redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg63(REG,1476)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg63_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg63_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg64(REG,1477)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg64_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg64_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213(REG,129)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q <= i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out;
        end
    end

    // i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137(BLACKBOX,166)@29
    // out out_feedback_out_36@20000000
    // out out_feedback_valid_out_36@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_f32_push36_k0_zts6mmstv20 thei_llvm_fpga_push_f32_push36_k0_zts6mmstv2137 (
        .in_data_in(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_q),
        .in_feedback_stall_in_36(i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_feedback_stall_out_36),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg64_q),
        .out_data_out(),
        .out_feedback_out_36(i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_out_36),
        .out_feedback_valid_out_36(i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_valid_out_36),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist154_sync_together311_aunroll_x_in_c0_eni28_23_tpl_1(DELAY,1939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_sync_together311_aunroll_x_in_c0_eni28_23_tpl_1_q <= '0;
        end
        else
        begin
            redist154_sync_together311_aunroll_x_in_c0_eni28_23_tpl_1_q <= $unsigned(in_c0_eni28_23_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136(BLACKBOX,135)@2
    // out out_feedback_stall_out_36@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv20 thei_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136 (
        .in_data_in(redist154_sync_together311_aunroll_x_in_c0_eni28_23_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_36(i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_out_36),
        .in_feedback_valid_in_36(i_llvm_fpga_push_f32_push36_k0_zts6mmstv2137_out_feedback_valid_out_36),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg63_q),
        .out_data_out(i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out),
        .out_feedback_stall_out_36(i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_feedback_stall_out_36),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_wraddr(REG,2608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_wraddr_q <= $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_q);
        end
    end

    // redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem(DUALMEM,2606)
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out);
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_aa = redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_wraddr_q;
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ab = redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_rdcnt_q;
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_dmem (
        .clocken1(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_aa),
        .data_a(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_ab),
        .q_b(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_q = redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_iq[31:0];

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_wraddr(REG,2618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_wraddr_q <= $unsigned(6'b101001);
        end
        else
        begin
            redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_wraddr_q <= $unsigned(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_q);
        end
    end

    // redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem(DUALMEM,2616)
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ia = $unsigned(redist284_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_27_mem_q);
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_aa = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_wraddr_q;
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ab = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_rdcnt_q;
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(42),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(42),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_dmem (
        .clocken1(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_aa),
        .data_a(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_ab),
        .q_b(redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_q = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_iq[31:0];

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_notEnable(LOGICAL,2328)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_nor(LOGICAL,2329)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_nor_q = ~ (redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_notEnable_q | redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena_q);

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_last(CONSTANT,2325)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_last_q = $unsigned(7'b0101000);

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp(LOGICAL,2326)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_b = {1'b0, redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_q};
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_q = $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_last_q == redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmpReg(REG,2327)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmpReg_q <= $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmp_q);
        end
    end

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena(REG,2330)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_nor_q == 1'b1)
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena_q <= $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_cmpReg_q);
        end
    end

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_enaAnd(LOGICAL,2331)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_enaAnd_q = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_sticky_ena_q & VCC_q;

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt(COUNTER,2323)
    // low=0, high=41, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i <= 6'd0;
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i == 6'd40)
            begin
                redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i <= $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i) + $unsigned(6'd23);
            end
            else
            begin
                redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i <= $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_q = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_i[5:0];

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_notEnable(LOGICAL,2318)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_nor(LOGICAL,2319)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_nor_q = ~ (redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_notEnable_q | redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena_q);

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_last(CONSTANT,2315)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp(LOGICAL,2316)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_b = {1'b0, redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_q};
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_q = $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_last_q == redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmpReg(REG,2317)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmpReg_q <= $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmp_q);
        end
    end

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena(REG,2320)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_nor_q == 1'b1)
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena_q <= $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_cmpReg_q);
        end
    end

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_enaAnd(LOGICAL,2321)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_enaAnd_q = redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_sticky_ena_q & VCC_q;

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt(COUNTER,2313)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i <= 5'd0;
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i <= $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i <= $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_q = redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg61(REG,1474)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg61_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg61_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg62(REG,1475)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg62_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg62_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135(BLACKBOX,195)@29
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv20 thei_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135 (
        .in_data_in(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_q),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_feedback_stall_out_33),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg62_q),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_valid_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist153_sync_together311_aunroll_x_in_c0_eni28_22_tpl_1(DELAY,1938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together311_aunroll_x_in_c0_eni28_22_tpl_1_q <= '0;
        end
        else
        begin
            redist153_sync_together311_aunroll_x_in_c0_eni28_22_tpl_1_q <= $unsigned(in_c0_eni28_22_tpl);
        end
    end

    // i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134(BLACKBOX,162)@2
    // out out_feedback_stall_out_33@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv20 thei_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134 (
        .in_data_in(redist153_sync_together311_aunroll_x_in_c0_eni28_22_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_33(i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_p1024f32_push33_k0_zts6mmstv2135_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg61_q),
        .out_data_out(i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_feedback_stall_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_wraddr(REG,2314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_wraddr_q <= $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_q);
        end
    end

    // redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem(DUALMEM,2312)
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out);
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_aa = redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_wraddr_q;
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ab = redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_rdcnt_q;
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_dmem (
        .clocken1(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_aa),
        .data_a(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_ab),
        .q_b(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_q = redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_iq[63:0];

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_wraddr(REG,2324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_wraddr_q <= $unsigned(6'b101001);
        end
        else
        begin
            redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_wraddr_q <= $unsigned(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_q);
        end
    end

    // redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem(DUALMEM,2322)
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ia = $unsigned(redist181_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_27_mem_q);
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_aa = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_wraddr_q;
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ab = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_rdcnt_q;
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(42),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(42),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_dmem (
        .clocken1(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_aa),
        .data_a(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_ab),
        .q_b(redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_q = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_iq[63:0];

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_notEnable(LOGICAL,2642)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_nor(LOGICAL,2643)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_nor_q = ~ (redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_notEnable_q | redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena_q);

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_last(CONSTANT,2639)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_last_q = $unsigned(7'b0101000);

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp(LOGICAL,2640)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_b = {1'b0, redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_q};
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_q = $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_last_q == redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmpReg(REG,2641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmpReg_q <= $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmp_q);
        end
    end

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena(REG,2644)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_nor_q == 1'b1)
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena_q <= $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_cmpReg_q);
        end
    end

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_enaAnd(LOGICAL,2645)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_enaAnd_q = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_sticky_ena_q & VCC_q;

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt(COUNTER,2637)
    // low=0, high=41, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i <= 6'd0;
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i == 6'd40)
            begin
                redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i <= $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i) + $unsigned(6'd23);
            end
            else
            begin
                redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i <= $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_q = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_i[5:0];

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_notEnable(LOGICAL,2632)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_nor(LOGICAL,2633)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_nor_q = ~ (redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_notEnable_q | redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena_q);

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_last(CONSTANT,2629)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp(LOGICAL,2630)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_b = {1'b0, redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_q};
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_q = $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_last_q == redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmpReg(REG,2631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmpReg_q <= $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmp_q);
        end
    end

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena(REG,2634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_nor_q == 1'b1)
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena_q <= $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_cmpReg_q);
        end
    end

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_enaAnd(LOGICAL,2635)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_enaAnd_q = redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_sticky_ena_q & VCC_q;

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt(COUNTER,2627)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i <= 5'd0;
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i <= $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i <= $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_q = redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg59(REG,1472)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg59_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg59_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg60(REG,1473)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg60_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg60_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133(BLACKBOX,165)@29
    // out out_feedback_out_32@20000000
    // out out_feedback_valid_out_32@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_f32_push32_k0_zts6mmstv20 thei_llvm_fpga_push_f32_push32_k0_zts6mmstv2133 (
        .in_data_in(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_q),
        .in_feedback_stall_in_32(i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_feedback_stall_out_32),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg60_q),
        .out_data_out(),
        .out_feedback_out_32(i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_out_32),
        .out_feedback_valid_out_32(i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_valid_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24(REG,125)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q <= in_c0_eni28_1_tpl;
        end
    end

    // redist152_sync_together311_aunroll_x_in_c0_eni28_21_tpl_1(DELAY,1937)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist152_sync_together311_aunroll_x_in_c0_eni28_21_tpl_1_q <= '0;
        end
        else
        begin
            redist152_sync_together311_aunroll_x_in_c0_eni28_21_tpl_1_q <= $unsigned(in_c0_eni28_21_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132(BLACKBOX,134)@2
    // out out_feedback_stall_out_32@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv20 thei_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132 (
        .in_data_in(redist152_sync_together311_aunroll_x_in_c0_eni28_21_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_32(i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_out_32),
        .in_feedback_valid_in_32(i_llvm_fpga_push_f32_push32_k0_zts6mmstv2133_out_feedback_valid_out_32),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg59_q),
        .out_data_out(i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out),
        .out_feedback_stall_out_32(i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_feedback_stall_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_wraddr(REG,2628)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_wraddr_q <= $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_q);
        end
    end

    // redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem(DUALMEM,2626)
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out);
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_aa = redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_wraddr_q;
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ab = redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_rdcnt_q;
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_dmem (
        .clocken1(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_aa),
        .data_a(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_ab),
        .q_b(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_q = redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_iq[31:0];

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_wraddr(REG,2638)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_wraddr_q <= $unsigned(6'b101001);
        end
        else
        begin
            redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_wraddr_q <= $unsigned(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_q);
        end
    end

    // redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem(DUALMEM,2636)
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ia = $unsigned(redist286_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_27_mem_q);
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_aa = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_wraddr_q;
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ab = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_rdcnt_q;
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(42),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(42),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_dmem (
        .clocken1(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_aa),
        .data_a(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_ab),
        .q_b(redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_q = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_iq[31:0];

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_notEnable(LOGICAL,2523)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_nor(LOGICAL,2524)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_nor_q = ~ (redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_notEnable_q | redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena_q);

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_last(CONSTANT,2520)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_last_q = $unsigned(6'b011010);

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp(LOGICAL,2521)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_b = {1'b0, redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_q};
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_q = $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_last_q == redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_b ? 1'b1 : 1'b0);

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmpReg(REG,2522)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmpReg_q <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmp_q);
        end
    end

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena(REG,2525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_nor_q == 1'b1)
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena_q <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_cmpReg_q);
        end
    end

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_enaAnd(LOGICAL,2526)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_enaAnd_q = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_sticky_ena_q & VCC_q;

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt(COUNTER,2518)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i <= 5'd0;
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i == 5'd26)
            begin
                redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_eq <= 1'b0;
            end
            if (redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_eq == 1'b1)
            begin
                redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_q = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_i[4:0];

    // valid_fanout_reg57(REG,1470)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg57_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg57_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg58(REG,1471)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg58_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg58_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212(REG,130)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q <= redist288_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_1_q;
        end
    end

    // redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13(DELAY,2077)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13 ( .xin(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q), .xout(redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131(BLACKBOX,182)@43
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush25_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131 (
        .in_data_in(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_feedback_stall_out_25),
        .in_keep_going_fanout_adaptor190(redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg58_q),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_valid_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25(REG,128)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q <= redist130_sync_together311_aunroll_x_in_c0_eni28_1_tpl_41_q;
        end
    end

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_notEnable(LOGICAL,2257)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_nor(LOGICAL,2258)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_nor_q = ~ (redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_notEnable_q | redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena_q);

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_last(CONSTANT,2254)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp(LOGICAL,2255)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_b = {1'b0, redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_q};
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_q = $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_last_q == redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmpReg(REG,2256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmpReg_q <= $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmp_q);
        end
    end

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena(REG,2259)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_nor_q == 1'b1)
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena_q <= $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_cmpReg_q);
        end
    end

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_enaAnd(LOGICAL,2260)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_enaAnd_q = redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_sticky_ena_q & VCC_q;

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt(COUNTER,2252)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i <= 6'd0;
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i == 6'd39)
            begin
                redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i <= $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i <= $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_q = redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_i[5:0];

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_wraddr(REG,2253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_wraddr_q <= $unsigned(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_q);
        end
    end

    // redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem(DUALMEM,2251)
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ia = $unsigned(in_c0_eni28_20_tpl);
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_aa = redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_wraddr_q;
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ab = redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_rdcnt_q;
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_dmem (
        .clocken1(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_aa),
        .data_a(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_ab),
        .q_b(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_q = redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130(BLACKBOX,149)@43
    // out out_feedback_stall_out_25@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop25_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130 (
        .in_data_in(redist151_sync_together311_aunroll_x_in_c0_eni28_20_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_25(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i7155_push25_k0_zts6mmstv2131_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg57_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_feedback_stall_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_wraddr(REG,2519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_wraddr_q <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_q);
        end
    end

    // redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem(DUALMEM,2517)
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out);
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_aa = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_wraddr_q;
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ab = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_rdcnt_q;
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_dmem (
        .clocken1(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_reset0),
        .clock1(clock),
        .address_a(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_aa),
        .data_a(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_ab),
        .q_b(redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_q = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_iq[63:0];

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_notEnable(LOGICAL,2492)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_nor(LOGICAL,2493)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_nor_q = ~ (redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_notEnable_q | redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena_q);

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_last(CONSTANT,2489)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_last_q = $unsigned(6'b011010);

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp(LOGICAL,2490)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_b = {1'b0, redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_q};
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_q = $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_last_q == redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_b ? 1'b1 : 1'b0);

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmpReg(REG,2491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmpReg_q <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmp_q);
        end
    end

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena(REG,2494)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_nor_q == 1'b1)
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena_q <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_cmpReg_q);
        end
    end

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_enaAnd(LOGICAL,2495)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_enaAnd_q = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_sticky_ena_q & VCC_q;

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt(COUNTER,2487)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i <= 5'd0;
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i == 5'd26)
            begin
                redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_eq <= 1'b0;
            end
            if (redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_eq == 1'b1)
            begin
                redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_q = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_i[4:0];

    // valid_fanout_reg55(REG,1468)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg55_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg55_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg56(REG,1469)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg56_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg56_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129(BLACKBOX,185)@43
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush24_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_feedback_stall_out_24),
        .in_keep_going_fanout_adaptor190(redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg56_q),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_valid_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_notEnable(LOGICAL,2247)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_nor(LOGICAL,2248)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_nor_q = ~ (redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_notEnable_q | redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena_q);

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_last(CONSTANT,2244)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp(LOGICAL,2245)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_b = {1'b0, redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_q};
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_q = $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_last_q == redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmpReg(REG,2246)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmpReg_q <= $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmp_q);
        end
    end

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena(REG,2249)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_nor_q == 1'b1)
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena_q <= $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_cmpReg_q);
        end
    end

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_enaAnd(LOGICAL,2250)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_enaAnd_q = redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_sticky_ena_q & VCC_q;

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt(COUNTER,2242)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i <= 6'd0;
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i == 6'd39)
            begin
                redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i <= $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i <= $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_q = redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_i[5:0];

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_wraddr(REG,2243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_wraddr_q <= $unsigned(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_q);
        end
    end

    // redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem(DUALMEM,2241)
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ia = $unsigned(in_c0_eni28_19_tpl);
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_aa = redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_wraddr_q;
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ab = redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_rdcnt_q;
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_dmem (
        .clocken1(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_aa),
        .data_a(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_ab),
        .q_b(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_q = redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128(BLACKBOX,152)@43
    // out out_feedback_stall_out_24@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop24_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128 (
        .in_data_in(redist150_sync_together311_aunroll_x_in_c0_eni28_19_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_24(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i7454_push24_k0_zts6mmstv2129_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg55_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_feedback_stall_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_wraddr(REG,2488)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_wraddr_q <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_q);
        end
    end

    // redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem(DUALMEM,2486)
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out);
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_aa = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_wraddr_q;
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ab = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_rdcnt_q;
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_dmem (
        .clocken1(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_reset0),
        .clock1(clock),
        .address_a(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_aa),
        .data_a(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_ab),
        .q_b(redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_q = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_iq[63:0];

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_notEnable(LOGICAL,2450)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_nor(LOGICAL,2451)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_nor_q = ~ (redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_notEnable_q | redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena_q);

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_last(CONSTANT,2447)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_last_q = $unsigned(6'b011010);

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp(LOGICAL,2448)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_b = {1'b0, redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_q};
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_q = $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_last_q == redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_b ? 1'b1 : 1'b0);

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmpReg(REG,2449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmpReg_q <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmp_q);
        end
    end

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena(REG,2452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_nor_q == 1'b1)
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena_q <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_cmpReg_q);
        end
    end

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_enaAnd(LOGICAL,2453)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_enaAnd_q = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_sticky_ena_q & VCC_q;

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt(COUNTER,2445)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i <= 5'd0;
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i == 5'd26)
            begin
                redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_eq <= 1'b0;
            end
            if (redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_eq == 1'b1)
            begin
                redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_q = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_i[4:0];

    // valid_fanout_reg53(REG,1466)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg53_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg53_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg54(REG,1467)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg54_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg54_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127(BLACKBOX,188)@43
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush23_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_feedback_stall_out_23),
        .in_keep_going_fanout_adaptor190(redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg54_q),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_valid_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_notEnable(LOGICAL,2237)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_nor(LOGICAL,2238)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_nor_q = ~ (redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_notEnable_q | redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena_q);

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_last(CONSTANT,2234)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp(LOGICAL,2235)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_b = {1'b0, redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_q};
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_q = $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_last_q == redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmpReg(REG,2236)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmpReg_q <= $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmp_q);
        end
    end

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena(REG,2239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_nor_q == 1'b1)
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena_q <= $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_cmpReg_q);
        end
    end

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_enaAnd(LOGICAL,2240)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_enaAnd_q = redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_sticky_ena_q & VCC_q;

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt(COUNTER,2232)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i <= 6'd0;
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i == 6'd39)
            begin
                redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i <= $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i <= $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_q = redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_i[5:0];

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_wraddr(REG,2233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_wraddr_q <= $unsigned(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_q);
        end
    end

    // redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem(DUALMEM,2231)
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ia = $unsigned(in_c0_eni28_18_tpl);
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_aa = redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_wraddr_q;
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ab = redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_rdcnt_q;
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_dmem (
        .clocken1(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_aa),
        .data_a(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_ab),
        .q_b(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_q = redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126(BLACKBOX,155)@43
    // out out_feedback_stall_out_23@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop23_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126 (
        .in_data_in(redist149_sync_together311_aunroll_x_in_c0_eni28_18_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_23(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i7653_push23_k0_zts6mmstv2127_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg53_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_feedback_stall_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_wraddr(REG,2446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_wraddr_q <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_q);
        end
    end

    // redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem(DUALMEM,2444)
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out);
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_aa = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_wraddr_q;
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ab = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_rdcnt_q;
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_dmem (
        .clocken1(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_reset0),
        .clock1(clock),
        .address_a(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_aa),
        .data_a(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_ab),
        .q_b(redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_q = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_iq[63:0];

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_notEnable(LOGICAL,2533)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_nor(LOGICAL,2534)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_nor_q = ~ (redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_notEnable_q | redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena_q);

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_last(CONSTANT,2530)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_last_q = $unsigned(6'b011010);

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp(LOGICAL,2531)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_b = {1'b0, redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_q};
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_q = $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_last_q == redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_b ? 1'b1 : 1'b0);

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmpReg(REG,2532)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmpReg_q <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmp_q);
        end
    end

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena(REG,2535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_nor_q == 1'b1)
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena_q <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_cmpReg_q);
        end
    end

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_enaAnd(LOGICAL,2536)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_enaAnd_q = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_sticky_ena_q & VCC_q;

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt(COUNTER,2528)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i <= 5'd0;
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i == 5'd26)
            begin
                redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_eq <= 1'b0;
            end
            if (redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_eq == 1'b1)
            begin
                redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_q = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_i[4:0];

    // valid_fanout_reg51(REG,1464)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg51_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg51_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg52(REG,1465)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg52_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg52_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125(BLACKBOX,181)@43
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush22_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125 (
        .in_data_in(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_feedback_stall_out_22),
        .in_keep_going_fanout_adaptor190(redist292_i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q_13_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg52_q),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_valid_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_notEnable(LOGICAL,2227)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_nor(LOGICAL,2228)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_nor_q = ~ (redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_notEnable_q | redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena_q);

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_last(CONSTANT,2224)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp(LOGICAL,2225)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_b = {1'b0, redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_q};
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_q = $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_last_q == redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmpReg(REG,2226)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmpReg_q <= $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmp_q);
        end
    end

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena(REG,2229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_nor_q == 1'b1)
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena_q <= $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_cmpReg_q);
        end
    end

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_enaAnd(LOGICAL,2230)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_enaAnd_q = redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_sticky_ena_q & VCC_q;

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt(COUNTER,2222)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i <= 6'd0;
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i == 6'd39)
            begin
                redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i <= $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i <= $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_q = redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_i[5:0];

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_wraddr(REG,2223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_wraddr_q <= $unsigned(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_q);
        end
    end

    // redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem(DUALMEM,2221)
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ia = $unsigned(in_c0_eni28_17_tpl);
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_aa = redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_wraddr_q;
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ab = redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_rdcnt_q;
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_dmem (
        .clocken1(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_aa),
        .data_a(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_ab),
        .q_b(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_q = redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124(BLACKBOX,148)@43
    // out out_feedback_stall_out_22@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop22_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124 (
        .in_data_in(redist148_sync_together311_aunroll_x_in_c0_eni28_17_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_22(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i52_push22_k0_zts6mmstv2125_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg51_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_feedback_stall_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_wraddr(REG,2529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_wraddr_q <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_q);
        end
    end

    // redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem(DUALMEM,2527)
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out);
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_aa = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_wraddr_q;
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ab = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_rdcnt_q;
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_dmem (
        .clocken1(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_reset0),
        .clock1(clock),
        .address_a(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_aa),
        .data_a(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_ab),
        .q_b(redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_q = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_iq[63:0];

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_notEnable(LOGICAL,2502)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_nor(LOGICAL,2503)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_nor_q = ~ (redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_notEnable_q | redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena_q);

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_last(CONSTANT,2499)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp(LOGICAL,2500)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_b = {1'b0, redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_q};
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_q = $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_last_q == redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmpReg(REG,2501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmpReg_q <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmp_q);
        end
    end

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena(REG,2504)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_nor_q == 1'b1)
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena_q <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_cmpReg_q);
        end
    end

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_enaAnd(LOGICAL,2505)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_enaAnd_q = redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_sticky_ena_q & VCC_q;

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt(COUNTER,2497)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i <= 5'd0;
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_q = redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg49(REG,1462)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg49_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg49_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg50(REG,1463)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg50_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg50_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42(DELAY,2075)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42 ( .xin(redist289_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_28_q), .xout(redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211(REG,131)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q <= redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42_q;
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123(BLACKBOX,184)@71
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush21_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123 (
        .in_data_in(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_q),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_feedback_stall_out_21),
        .in_keep_going_fanout_adaptor191(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg50_q),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_valid_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_notEnable(LOGICAL,2217)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_nor(LOGICAL,2218)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_nor_q = ~ (redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_notEnable_q | redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena_q);

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_last(CONSTANT,2214)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp(LOGICAL,2215)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_b = {1'b0, redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_q};
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_q = $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_last_q == redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmpReg(REG,2216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmpReg_q <= $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmp_q);
        end
    end

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena(REG,2219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_nor_q == 1'b1)
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena_q <= $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_cmpReg_q);
        end
    end

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_enaAnd(LOGICAL,2220)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_enaAnd_q = redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_sticky_ena_q & VCC_q;

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt(COUNTER,2212)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i <= 6'd0;
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i == 6'd39)
            begin
                redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i <= $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i <= $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_q = redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_i[5:0];

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_wraddr(REG,2213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_wraddr_q <= $unsigned(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_q);
        end
    end

    // redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem(DUALMEM,2211)
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ia = $unsigned(in_c0_eni28_16_tpl);
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_aa = redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_wraddr_q;
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ab = redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_rdcnt_q;
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_dmem (
        .clocken1(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_aa),
        .data_a(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_ab),
        .q_b(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_q = redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122(BLACKBOX,151)@43
    // out out_feedback_stall_out_21@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop21_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122 (
        .in_data_in(redist147_sync_together311_aunroll_x_in_c0_eni28_16_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_21(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i51_push21_k0_zts6mmstv2123_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg49_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_feedback_stall_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_wraddr(REG,2498)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_wraddr_q <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_q);
        end
    end

    // redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem(DUALMEM,2496)
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out);
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_aa = redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_wraddr_q;
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ab = redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_rdcnt_q;
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_dmem (
        .clocken1(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_aa),
        .data_a(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_ab),
        .q_b(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_q = redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_iq[63:0];

    // redist202_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_29(DELAY,1987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_29_q <= '0;
        end
        else
        begin
            redist202_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_29_q <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_28_mem_q);
        end
    end

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_notEnable(LOGICAL,2460)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_nor(LOGICAL,2461)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_nor_q = ~ (redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_notEnable_q | redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena_q);

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_last(CONSTANT,2457)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp(LOGICAL,2458)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_b = {1'b0, redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_q};
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_q = $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_last_q == redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmpReg(REG,2459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmpReg_q <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmp_q);
        end
    end

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena(REG,2462)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_nor_q == 1'b1)
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena_q <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_cmpReg_q);
        end
    end

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_enaAnd(LOGICAL,2463)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_enaAnd_q = redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_sticky_ena_q & VCC_q;

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt(COUNTER,2455)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i <= 5'd0;
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_q = redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg47(REG,1460)@42 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg47_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg47_q <= $unsigned(redist162_sync_together311_aunroll_x_in_i_valid_41_q);
        end
    end

    // valid_fanout_reg48(REG,1461)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg48_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg48_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121(BLACKBOX,187)@71
    // out out_feedback_out_20@20000000
    // out out_feedback_valid_out_20@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush20_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121 (
        .in_data_in(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_q),
        .in_feedback_stall_in_20(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_feedback_stall_out_20),
        .in_keep_going_fanout_adaptor191(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg48_q),
        .out_data_out(),
        .out_feedback_out_20(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_out_20),
        .out_feedback_valid_out_20(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_valid_out_20),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_notEnable(LOGICAL,2207)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_nor(LOGICAL,2208)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_nor_q = ~ (redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_notEnable_q | redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena_q);

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_last(CONSTANT,2204)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_last_q = $unsigned(7'b0100111);

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp(LOGICAL,2205)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_b = {1'b0, redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_q};
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_q = $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_last_q == redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmpReg(REG,2206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmpReg_q <= $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmp_q);
        end
    end

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena(REG,2209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_nor_q == 1'b1)
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena_q <= $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_cmpReg_q);
        end
    end

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_enaAnd(LOGICAL,2210)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_enaAnd_q = redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_sticky_ena_q & VCC_q;

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt(COUNTER,2202)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i <= 6'd0;
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i == 6'd39)
            begin
                redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i <= $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i <= $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_q = redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_i[5:0];

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_wraddr(REG,2203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_wraddr_q <= $unsigned(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_q);
        end
    end

    // redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem(DUALMEM,2201)
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ia = $unsigned(in_c0_eni28_15_tpl);
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_aa = redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_wraddr_q;
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ab = redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_rdcnt_q;
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_dmem (
        .clocken1(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_aa),
        .data_a(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_ab),
        .q_b(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_q = redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120(BLACKBOX,154)@43
    // out out_feedback_stall_out_20@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop20_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120 (
        .in_data_in(redist146_sync_together311_aunroll_x_in_c0_eni28_15_tpl_42_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q),
        .in_feedback_in_20(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_out_20),
        .in_feedback_valid_in_20(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i50_push20_k0_zts6mmstv2121_out_feedback_valid_out_20),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg47_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out),
        .out_feedback_stall_out_20(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_feedback_stall_out_20),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_wraddr(REG,2456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_wraddr_q <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_q);
        end
    end

    // redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem(DUALMEM,2454)
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out);
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_aa = redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_wraddr_q;
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ab = redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_rdcnt_q;
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_dmem (
        .clocken1(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_aa),
        .data_a(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_ab),
        .q_b(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_q = redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_iq[63:0];

    // redist197_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_29(DELAY,1982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_29_q <= '0;
        end
        else
        begin
            redist197_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_29_q <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_28_mem_q);
        end
    end

    // valid_fanout_reg45(REG,1458)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg45_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg45_q <= $unsigned(redist165_sync_together311_aunroll_x_in_i_valid_64_q);
        end
    end

    // valid_fanout_reg46(REG,1459)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg46_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg46_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119(BLACKBOX,170)@71
    // out out_feedback_out_19@20000000
    // out out_feedback_valid_out_19@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_forked0000ush19_k0_zts6mmstv20 thei_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119 (
        .in_data_in(redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_q),
        .in_feedback_stall_in_19(i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_feedback_stall_out_19),
        .in_keep_going_fanout_adaptor191(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg46_q),
        .out_data_out(),
        .out_feedback_out_19(i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_out_19),
        .out_feedback_valid_out_19(i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_valid_out_19),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23(DELAY,2078)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23 ( .xin(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q), .xout(redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_notEnable(LOGICAL,2197)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_notEnable_q = $unsigned(~ (VCC_q));

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_nor(LOGICAL,2198)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_nor_q = ~ (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_notEnable_q | redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena_q);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_last(CONSTANT,2194)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_last_q = $unsigned(6'b011101);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp(LOGICAL,2195)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_b = {1'b0, redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_q};
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_q = $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_last_q == redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_b ? 1'b1 : 1'b0);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmpReg(REG,2196)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmpReg_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmp_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena(REG,2199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_nor_q == 1'b1)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_cmpReg_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_enaAnd(LOGICAL,2200)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_enaAnd_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_sticky_ena_q & VCC_q;

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt(COUNTER,2192)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i <= 5'd0;
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i == 5'd29)
            begin
                redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_eq <= 1'b0;
            end
            if (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_eq == 1'b1)
            begin
                redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_i[4:0];

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_nor(LOGICAL,2704)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_nor_q = ~ (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_notEnable_q | redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena_q);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_last(CONSTANT,2700)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_last_q = $unsigned(6'b011110);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp(LOGICAL,2701)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_b = {1'b0, redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_q};
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_q = $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_last_q == redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmpReg(REG,2702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmpReg_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmp_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena(REG,2705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_nor_q == 1'b1)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_cmpReg_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_enaAnd(LOGICAL,2706)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_enaAnd_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_sticky_ena_q & VCC_q;

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt(COUNTER,2698)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_i <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_i[4:0];

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_wraddr(REG,2699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_wraddr_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem(DUALMEM,2697)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ia = $unsigned(in_c0_eni28_14_tpl);
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_aa = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_wraddr_q;
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ab = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_rdcnt_q;
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_dmem (
        .clocken1(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_aa),
        .data_a(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_ab),
        .q_b(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_iq[0:0];

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_wraddr(REG,2193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_wraddr_q <= $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_q);
        end
    end

    // redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem(DUALMEM,2191)
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ia = $unsigned(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_split_0_mem_q);
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_aa = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_wraddr_q;
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ab = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_rdcnt_q;
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_dmem (
        .clocken1(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_reset0),
        .clock1(clock),
        .address_a(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_aa),
        .data_a(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_ab),
        .q_b(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_q = redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_iq[0:0];

    // i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118(BLACKBOX,139)@66
    // out out_feedback_stall_out_19@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118 (
        .in_data_in(redist145_sync_together311_aunroll_x_in_c0_eni28_14_tpl_65_mem_q),
        .in_dir(redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23_q),
        .in_feedback_in_19(i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_out_19),
        .in_feedback_valid_in_19(i_llvm_fpga_push_i1_forked4849_push19_k0_zts6mmstv2119_out_feedback_valid_out_19),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg45_q),
        .out_data_out(i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out),
        .out_feedback_stall_out_19(i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_feedback_stall_out_19),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5(DELAY,2063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_0 <= '0;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_1 <= '0;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_2 <= '0;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_3 <= '0;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_q <= '0;
        end
        else
        begin
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out);
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_1 <= redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_0;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_2 <= redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_1;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_3 <= redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_2;
            redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_q <= redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_delay_3;
        end
    end

    // redist279_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_6(DELAY,2064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist279_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_6_q <= '0;
        end
        else
        begin
            redist279_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_6_q <= $unsigned(redist278_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_5_q);
        end
    end

    // i_masked_k0_zts6mmstv2117(LOGICAL,246)@56 + 1
    assign i_masked_k0_zts6mmstv2117_qi = i_notcmp_k0_zts6mmstv2110_q & i_first_cleanup_k0_zts6mmstv27_sel_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_k0_zts6mmstv2117_delay ( .xin(i_masked_k0_zts6mmstv2117_qi), .xout(i_masked_k0_zts6mmstv2117_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist176_i_masked_k0_zts6mmstv2117_q_16(DELAY,1961)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist176_i_masked_k0_zts6mmstv2117_q_16 ( .xin(i_masked_k0_zts6mmstv2117_q), .xout(redist176_i_masked_k0_zts6mmstv2117_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg16(REG,1429)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x(BLACKBOX,373)@71
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer36_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .in_intel_reserved_ffwd_5_0_0_tpl(in_intel_reserved_ffwd_5_0_0_tpl),
        .in_intel_reserved_ffwd_5_0_1_tpl(in_intel_reserved_ffwd_5_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_5_0_0_tpl(),
        .out_dest_data_out_5_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x_out_dest_data_out_5_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_1233(CONSTANT,112)
    assign c_i64_1233_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // valid_fanout_reg19(REG,1432)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist165_sync_together311_aunroll_x_in_i_valid_64_q);
        end
    end

    // valid_fanout_reg27(REG,1440)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(redist166_sync_together311_aunroll_x_in_i_valid_69_q);
        end
    end

    // c_i64_2234(CONSTANT,113)
    assign c_i64_2234_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000010);

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_notEnable(LOGICAL,2572)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_nor(LOGICAL,2573)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_nor_q = ~ (redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_notEnable_q | redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena_q);

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_last(CONSTANT,2569)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_last_q = $unsigned(2'b01);

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmp(LOGICAL,2570)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmp_q = $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_last_q == redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_q ? 1'b1 : 1'b0);

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmpReg(REG,2571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmpReg_q <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmp_q);
        end
    end

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena(REG,2574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_nor_q == 1'b1)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena_q <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_cmpReg_q);
        end
    end

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_enaAnd(LOGICAL,2575)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_enaAnd_q = redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_sticky_ena_q & VCC_q;

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt(COUNTER,2567)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i <= 2'd0;
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i == 2'd1)
            begin
                redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_eq <= 1'b0;
            end
            if (redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_eq == 1'b1)
            begin
                redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_q = redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_i[1:0];

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_wraddr(REG,2568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_wraddr_q <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_q);
        end
    end

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem(DUALMEM,2566)
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ia = $unsigned(i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out);
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_aa = redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_wraddr_q;
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ab = redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_rdcnt_q;
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_dmem (
        .clocken1(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_reset0),
        .clock1(clock),
        .address_a(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_aa),
        .data_a(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_ab),
        .q_b(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_q = redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_iq[63:0];

    // redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0(DELAY,2565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0_q <= '0;
        end
        else
        begin
            redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0_q <= $unsigned(redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv267(ADD,304)@71
    assign i_unnamed_k0_zts6mmstv267_a = {1'b0, redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv267_b = {1'b0, c_i64_2234_q};
    assign i_unnamed_k0_zts6mmstv267_o = $unsigned(i_unnamed_k0_zts6mmstv267_a) + $unsigned(i_unnamed_k0_zts6mmstv267_b);
    assign i_unnamed_k0_zts6mmstv267_q = i_unnamed_k0_zts6mmstv267_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x(BITSELECT,356)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b = i_unnamed_k0_zts6mmstv267_q[63:0];

    // i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268(BLACKBOX,177)@71
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_acl_00000ush12_k0_zts6mmstv20 thei_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268 (
        .in_data_in(bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_feedback_stall_out_12),
        .in_keep_going_fanout_adaptor191(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor191_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg27_q),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_valid_out_12),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_0232(CONSTANT,111)
    assign c_i64_0232_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);

    // i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245(BLACKBOX,144)@66
    // out out_feedback_stall_out_12@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_acl_0_0000pop12_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245 (
        .in_data_in(c_i64_0232_q),
        .in_dir(redist293_i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor_k0_zts6mmstv25_q_23_q),
        .in_feedback_in_12(i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i64_acl_0_i280_push12_k0_zts6mmstv268_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_data_out(i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_feedback_stall_out_12),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv251(LOGICAL,286)@66
    assign i_unnamed_k0_zts6mmstv251_q = i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out | c_i64_1233_q;

    // i_unnamed_k0_zts6mmstv251_vt_select_63(BITSELECT,289)@66
    assign i_unnamed_k0_zts6mmstv251_vt_select_63_b = i_unnamed_k0_zts6mmstv251_q[63:1];

    // i_unnamed_k0_zts6mmstv251_vt_join(BITJOIN,288)@66
    assign i_unnamed_k0_zts6mmstv251_vt_join_q = {i_unnamed_k0_zts6mmstv251_vt_select_63_b, VCC_q};

    // valid_fanout_reg17(REG,1430)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist165_sync_together311_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x(BLACKBOX,372)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000r2235_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .in_intel_reserved_ffwd_4_0_0_tpl(in_intel_reserved_ffwd_4_0_0_tpl),
        .in_intel_reserved_ffwd_4_0_1_tpl(in_intel_reserved_ffwd_4_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_4_0_0_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x_out_dest_data_out_4_0_0_tpl),
        .out_dest_data_out_4_0_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv261(ADD,297)@66
    assign i_unnamed_k0_zts6mmstv261_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x_out_dest_data_out_4_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv261_b = {1'b0, i_unnamed_k0_zts6mmstv251_vt_join_q};
    assign i_unnamed_k0_zts6mmstv261_o = $unsigned(i_unnamed_k0_zts6mmstv261_a) + $unsigned(i_unnamed_k0_zts6mmstv261_b);
    assign i_unnamed_k0_zts6mmstv261_q = i_unnamed_k0_zts6mmstv261_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x(BITSELECT,352)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b = i_unnamed_k0_zts6mmstv261_q[63:0];

    // i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select(BITSELECT,1782)@66
    assign i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b[17:0];

    // valid_fanout_reg18(REG,1431)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist165_sync_together311_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x(BLACKBOX,371)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer34_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg18_q),
        .in_intel_reserved_ffwd_3_0_0_tpl(in_intel_reserved_ffwd_3_0_0_tpl),
        .in_intel_reserved_ffwd_3_0_1_tpl(in_intel_reserved_ffwd_3_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_3_0_0_tpl(),
        .out_dest_data_out_3_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select(BITSELECT,1783)@66
    assign i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl[63:54];
    assign i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl[53:36];
    assign i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl[35:18];
    assign i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg7_sync_buffer34_k0_zts6mmstv243_aunroll_x_out_dest_data_out_3_0_1_tpl[17:0];

    // i_unnamed_k0_zts6mmstv262_ma16_cma(CHAINMULTADD,1774)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv262_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv262_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_c0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_a2 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_c2 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_a3 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_c3 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv262_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma16_cma_ena2, i_unnamed_k0_zts6mmstv262_ma16_cma_ena1, i_unnamed_k0_zts6mmstv262_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma16_cma_reset, i_unnamed_k0_zts6mmstv262_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv262_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv262_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv262_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv262_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv262_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma16_cma_ena2, i_unnamed_k0_zts6mmstv262_ma16_cma_ena1, i_unnamed_k0_zts6mmstv262_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma16_cma_reset, i_unnamed_k0_zts6mmstv262_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv262_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv262_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv262_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv262_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_8(BITSHIFT,1734)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_8_qint = { i_unnamed_k0_zts6mmstv262_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_8_q = i_unnamed_k0_zts6mmstv262_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv262_im0_cma(CHAINMULTADD,1753)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_im0_cma_ena1 = i_unnamed_k0_zts6mmstv262_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_im0_cma_ena2 = i_unnamed_k0_zts6mmstv262_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_im0_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv262_im0_cma_c0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv262_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_im0_cma_ena2, i_unnamed_k0_zts6mmstv262_im0_cma_ena1, i_unnamed_k0_zts6mmstv262_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_im0_cma_reset, i_unnamed_k0_zts6mmstv262_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_6(BITSHIFT,1732)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_6_qint = { i_unnamed_k0_zts6mmstv262_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_6_q = i_unnamed_k0_zts6mmstv262_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv262_im13_cma(CHAINMULTADD,1754)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_im13_cma_ena1 = i_unnamed_k0_zts6mmstv262_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_im13_cma_ena2 = i_unnamed_k0_zts6mmstv262_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_im13_cma_a0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_im13_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv262_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_im13_cma_ena2, i_unnamed_k0_zts6mmstv262_im13_cma_ena1, i_unnamed_k0_zts6mmstv262_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_im13_cma_reset, i_unnamed_k0_zts6mmstv262_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv262_im30_cma(CHAINMULTADD,1755)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_im30_cma_ena1 = i_unnamed_k0_zts6mmstv262_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_im30_cma_ena2 = i_unnamed_k0_zts6mmstv262_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_im30_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_im30_cma_c0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv262_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_im30_cma_ena2, i_unnamed_k0_zts6mmstv262_im30_cma_ena1, i_unnamed_k0_zts6mmstv262_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_im30_cma_reset, i_unnamed_k0_zts6mmstv262_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_5(BITSHIFT,1731)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_5_qint = { i_unnamed_k0_zts6mmstv262_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_5_q = i_unnamed_k0_zts6mmstv262_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv262_sums_join_7(BITJOIN,1733)@69
    assign i_unnamed_k0_zts6mmstv262_sums_join_7_q = {i_unnamed_k0_zts6mmstv262_sums_align_6_q, i_unnamed_k0_zts6mmstv262_im13_cma_q, i_unnamed_k0_zts6mmstv262_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv262_sums_result_add_0_1(ADD,1737)@69 + 1
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv262_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv262_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv262_ma8_cma(CHAINMULTADD,1773)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv262_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv262_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_a1 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv262_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma8_cma_ena2, i_unnamed_k0_zts6mmstv262_ma8_cma_ena1, i_unnamed_k0_zts6mmstv262_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma8_cma_reset, i_unnamed_k0_zts6mmstv262_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv262_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv262_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_3(BITSHIFT,1729)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_3_qint = { i_unnamed_k0_zts6mmstv262_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_3_q = i_unnamed_k0_zts6mmstv262_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv262_ma33_cma(CHAINMULTADD,1776)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv262_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv262_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_ma33_cma_a0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_a1 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv262_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma33_cma_ena2, i_unnamed_k0_zts6mmstv262_ma33_cma_ena1, i_unnamed_k0_zts6mmstv262_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma33_cma_reset, i_unnamed_k0_zts6mmstv262_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv262_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv262_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_2(BITSHIFT,1728)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_2_qint = { i_unnamed_k0_zts6mmstv262_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_2_q = i_unnamed_k0_zts6mmstv262_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv262_sums_join_4(BITJOIN,1730)@69
    assign i_unnamed_k0_zts6mmstv262_sums_join_4_q = {i_unnamed_k0_zts6mmstv262_sums_align_3_q, i_unnamed_k0_zts6mmstv262_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv262_ma3_cma(CHAINMULTADD,1772)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv262_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv262_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_ma3_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_c0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_a1 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv262_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma3_cma_ena2, i_unnamed_k0_zts6mmstv262_ma3_cma_ena1, i_unnamed_k0_zts6mmstv262_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma3_cma_reset, i_unnamed_k0_zts6mmstv262_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv262_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv262_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv262_sums_align_0(BITSHIFT,1726)@69
    assign i_unnamed_k0_zts6mmstv262_sums_align_0_qint = { i_unnamed_k0_zts6mmstv262_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv262_sums_align_0_q = i_unnamed_k0_zts6mmstv262_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv262_ma25_cma(CHAINMULTADD,1775)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv262_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv262_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_ma25_cma_a0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_a1 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv262_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_ma25_cma_ena2, i_unnamed_k0_zts6mmstv262_ma25_cma_ena1, i_unnamed_k0_zts6mmstv262_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_ma25_cma_reset, i_unnamed_k0_zts6mmstv262_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv262_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv262_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv262_im38_cma(CHAINMULTADD,1756)@66 + 3
    assign i_unnamed_k0_zts6mmstv262_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv262_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv262_im38_cma_ena1 = i_unnamed_k0_zts6mmstv262_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv262_im38_cma_ena2 = i_unnamed_k0_zts6mmstv262_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv262_im38_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv262_im38_cma_c0 = i_unnamed_k0_zts6mmstv262_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv262_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv262_im38_cma_ena2, i_unnamed_k0_zts6mmstv262_im38_cma_ena1, i_unnamed_k0_zts6mmstv262_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv262_im38_cma_reset, i_unnamed_k0_zts6mmstv262_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv262_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv262_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv262_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv262_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv262_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv262_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv262_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv262_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv262_sums_join_1(BITJOIN,1727)@69
    assign i_unnamed_k0_zts6mmstv262_sums_join_1_q = {i_unnamed_k0_zts6mmstv262_sums_align_0_q, i_unnamed_k0_zts6mmstv262_ma25_cma_q, i_unnamed_k0_zts6mmstv262_im38_cma_q};

    // i_unnamed_k0_zts6mmstv262_sums_result_add_0_0(ADD,1736)@69 + 1
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv262_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv262_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv262_sums_result_add_1_0(ADD,1738)@70
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv262_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv262_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x(BITSELECT,353)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_in = i_unnamed_k0_zts6mmstv262_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_in[63:0];

    // redist169_bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b_1(DELAY,1954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist169_bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv263(ADD,299)@71
    assign i_unnamed_k0_zts6mmstv263_a = {1'b0, redist169_bgTrunc_i_unnamed_k0_zts6mmstv262_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv263_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x_out_dest_data_out_5_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv263_o = $unsigned(i_unnamed_k0_zts6mmstv263_a) + $unsigned(i_unnamed_k0_zts6mmstv263_b);
    assign i_unnamed_k0_zts6mmstv263_q = i_unnamed_k0_zts6mmstv263_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x(BITSELECT,354)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b = i_unnamed_k0_zts6mmstv263_q[63:0];

    // redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1(DELAY,1953)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv2104(ADD,269)@72
    assign i_unnamed_k0_zts6mmstv2104_a = {1'b0, redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv2104_b = {1'b0, redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q};
    assign i_unnamed_k0_zts6mmstv2104_o = $unsigned(i_unnamed_k0_zts6mmstv2104_a) + $unsigned(i_unnamed_k0_zts6mmstv2104_b);
    assign i_unnamed_k0_zts6mmstv2104_q = i_unnamed_k0_zts6mmstv2104_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv2104_sel_x(BITSELECT,342)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv2104_sel_x_b = i_unnamed_k0_zts6mmstv2104_q[63:0];

    // dupName_16_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,451)@72
    assign dupName_16_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv2104_sel_x_b[61:0];

    // dupName_16_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,452)@72
    assign dupName_16_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_16_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg44(REG,1457)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg44_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg44_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105(BLACKBOX,238)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer21_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg44_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_select_63(BITSELECT,241)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9(CONSTANT,199)
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_join(BITJOIN,240)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_16_i_unnamed_k0_zts6mmstv20_add_x(ADD,449)@72
    assign dupName_16_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer21_k0_zts6mmstv2105_vt_join_q};
    assign dupName_16_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_16_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_16_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_16_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_16_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_16_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_16_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_16_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,454)@72
    assign dupName_16_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_16_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv2106_vt_select_63(BITSELECT,272)@72
    assign i_unnamed_k0_zts6mmstv2106_vt_select_63_b = dupName_16_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1(CONSTANT,247)
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k0_zts6mmstv2106_vt_join(BITJOIN,271)@72
    assign i_unnamed_k0_zts6mmstv2106_vt_join_q = {i_unnamed_k0_zts6mmstv2106_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv253(ADD,290)@66
    assign i_unnamed_k0_zts6mmstv253_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer2235_k0_zts6mmstv241_aunroll_x_out_dest_data_out_4_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv253_b = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out};
    assign i_unnamed_k0_zts6mmstv253_o = $unsigned(i_unnamed_k0_zts6mmstv253_a) + $unsigned(i_unnamed_k0_zts6mmstv253_b);
    assign i_unnamed_k0_zts6mmstv253_q = i_unnamed_k0_zts6mmstv253_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x(BITSELECT,348)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b = i_unnamed_k0_zts6mmstv253_q[63:0];

    // i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select(BITSELECT,1781)@66
    assign i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv254_ma16_cma(CHAINMULTADD,1769)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv254_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv254_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_c0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_a2 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_c2 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_a3 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_c3 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv254_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma16_cma_ena2, i_unnamed_k0_zts6mmstv254_ma16_cma_ena1, i_unnamed_k0_zts6mmstv254_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma16_cma_reset, i_unnamed_k0_zts6mmstv254_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv254_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv254_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv254_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv254_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv254_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma16_cma_ena2, i_unnamed_k0_zts6mmstv254_ma16_cma_ena1, i_unnamed_k0_zts6mmstv254_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma16_cma_reset, i_unnamed_k0_zts6mmstv254_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv254_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv254_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv254_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv254_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_8(BITSHIFT,1680)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_8_qint = { i_unnamed_k0_zts6mmstv254_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_8_q = i_unnamed_k0_zts6mmstv254_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv254_im0_cma(CHAINMULTADD,1749)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_im0_cma_ena1 = i_unnamed_k0_zts6mmstv254_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_im0_cma_ena2 = i_unnamed_k0_zts6mmstv254_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_im0_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv254_im0_cma_c0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv254_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_im0_cma_ena2, i_unnamed_k0_zts6mmstv254_im0_cma_ena1, i_unnamed_k0_zts6mmstv254_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_im0_cma_reset, i_unnamed_k0_zts6mmstv254_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_6(BITSHIFT,1678)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_6_qint = { i_unnamed_k0_zts6mmstv254_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_6_q = i_unnamed_k0_zts6mmstv254_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv254_im13_cma(CHAINMULTADD,1750)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_im13_cma_ena1 = i_unnamed_k0_zts6mmstv254_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_im13_cma_ena2 = i_unnamed_k0_zts6mmstv254_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_im13_cma_a0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_im13_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv254_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_im13_cma_ena2, i_unnamed_k0_zts6mmstv254_im13_cma_ena1, i_unnamed_k0_zts6mmstv254_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_im13_cma_reset, i_unnamed_k0_zts6mmstv254_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv254_im30_cma(CHAINMULTADD,1751)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_im30_cma_ena1 = i_unnamed_k0_zts6mmstv254_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_im30_cma_ena2 = i_unnamed_k0_zts6mmstv254_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_im30_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_im30_cma_c0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv254_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_im30_cma_ena2, i_unnamed_k0_zts6mmstv254_im30_cma_ena1, i_unnamed_k0_zts6mmstv254_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_im30_cma_reset, i_unnamed_k0_zts6mmstv254_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_5(BITSHIFT,1677)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_5_qint = { i_unnamed_k0_zts6mmstv254_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_5_q = i_unnamed_k0_zts6mmstv254_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv254_sums_join_7(BITJOIN,1679)@69
    assign i_unnamed_k0_zts6mmstv254_sums_join_7_q = {i_unnamed_k0_zts6mmstv254_sums_align_6_q, i_unnamed_k0_zts6mmstv254_im13_cma_q, i_unnamed_k0_zts6mmstv254_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv254_sums_result_add_0_1(ADD,1683)@69 + 1
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv254_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv254_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv254_ma8_cma(CHAINMULTADD,1768)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv254_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv254_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_a1 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv254_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma8_cma_ena2, i_unnamed_k0_zts6mmstv254_ma8_cma_ena1, i_unnamed_k0_zts6mmstv254_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma8_cma_reset, i_unnamed_k0_zts6mmstv254_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv254_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv254_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_3(BITSHIFT,1675)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_3_qint = { i_unnamed_k0_zts6mmstv254_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_3_q = i_unnamed_k0_zts6mmstv254_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv254_ma33_cma(CHAINMULTADD,1771)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv254_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv254_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_ma33_cma_a0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_a1 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv254_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma33_cma_ena2, i_unnamed_k0_zts6mmstv254_ma33_cma_ena1, i_unnamed_k0_zts6mmstv254_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma33_cma_reset, i_unnamed_k0_zts6mmstv254_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv254_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv254_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_2(BITSHIFT,1674)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_2_qint = { i_unnamed_k0_zts6mmstv254_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_2_q = i_unnamed_k0_zts6mmstv254_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv254_sums_join_4(BITJOIN,1676)@69
    assign i_unnamed_k0_zts6mmstv254_sums_join_4_q = {i_unnamed_k0_zts6mmstv254_sums_align_3_q, i_unnamed_k0_zts6mmstv254_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv254_ma3_cma(CHAINMULTADD,1767)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv254_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv254_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_ma3_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_c0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_a1 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv254_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma3_cma_ena2, i_unnamed_k0_zts6mmstv254_ma3_cma_ena1, i_unnamed_k0_zts6mmstv254_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma3_cma_reset, i_unnamed_k0_zts6mmstv254_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv254_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv254_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv254_sums_align_0(BITSHIFT,1672)@69
    assign i_unnamed_k0_zts6mmstv254_sums_align_0_qint = { i_unnamed_k0_zts6mmstv254_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv254_sums_align_0_q = i_unnamed_k0_zts6mmstv254_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv254_ma25_cma(CHAINMULTADD,1770)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv254_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv254_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_ma25_cma_a0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_c0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_a1 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_c1 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv254_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_ma25_cma_ena2, i_unnamed_k0_zts6mmstv254_ma25_cma_ena1, i_unnamed_k0_zts6mmstv254_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_ma25_cma_reset, i_unnamed_k0_zts6mmstv254_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv254_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv254_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv254_im38_cma(CHAINMULTADD,1752)@66 + 3
    assign i_unnamed_k0_zts6mmstv254_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv254_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv254_im38_cma_ena1 = i_unnamed_k0_zts6mmstv254_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv254_im38_cma_ena2 = i_unnamed_k0_zts6mmstv254_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv254_im38_cma_a0 = i_unnamed_k0_zts6mmstv254_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv254_im38_cma_c0 = i_unnamed_k0_zts6mmstv254_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv254_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv254_im38_cma_ena2, i_unnamed_k0_zts6mmstv254_im38_cma_ena1, i_unnamed_k0_zts6mmstv254_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv254_im38_cma_reset, i_unnamed_k0_zts6mmstv254_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv254_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv254_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv254_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv254_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv254_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv254_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv254_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv254_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv254_sums_join_1(BITJOIN,1673)@69
    assign i_unnamed_k0_zts6mmstv254_sums_join_1_q = {i_unnamed_k0_zts6mmstv254_sums_align_0_q, i_unnamed_k0_zts6mmstv254_ma25_cma_q, i_unnamed_k0_zts6mmstv254_im38_cma_q};

    // i_unnamed_k0_zts6mmstv254_sums_result_add_0_0(ADD,1682)@69 + 1
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv254_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv254_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv254_sums_result_add_1_0(ADD,1684)@70
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv254_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv254_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x(BITSELECT,349)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_in = i_unnamed_k0_zts6mmstv254_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_in[63:0];

    // redist171_bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b_1(DELAY,1956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist171_bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv255(ADD,292)@71
    assign i_unnamed_k0_zts6mmstv255_a = {1'b0, redist171_bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv255_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg8_sync_buffer36_k0_zts6mmstv239_aunroll_x_out_dest_data_out_5_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv255_o = $unsigned(i_unnamed_k0_zts6mmstv255_a) + $unsigned(i_unnamed_k0_zts6mmstv255_b);
    assign i_unnamed_k0_zts6mmstv255_q = i_unnamed_k0_zts6mmstv255_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x(BITSELECT,350)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b = i_unnamed_k0_zts6mmstv255_q[63:0];

    // redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1(DELAY,1955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv2101(ADD,265)@72
    assign i_unnamed_k0_zts6mmstv2101_a = {1'b0, redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv2101_b = {1'b0, redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q};
    assign i_unnamed_k0_zts6mmstv2101_o = $unsigned(i_unnamed_k0_zts6mmstv2101_a) + $unsigned(i_unnamed_k0_zts6mmstv2101_b);
    assign i_unnamed_k0_zts6mmstv2101_q = i_unnamed_k0_zts6mmstv2101_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv2101_sel_x(BITSELECT,341)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv2101_sel_x_b = i_unnamed_k0_zts6mmstv2101_q[63:0];

    // dupName_15_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,445)@72
    assign dupName_15_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv2101_sel_x_b[61:0];

    // dupName_15_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,446)@72
    assign dupName_15_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_15_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg43(REG,1456)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg43_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg43_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102(BLACKBOX,234)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer20_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg43_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_select_63(BITSELECT,237)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_join(BITJOIN,236)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_15_i_unnamed_k0_zts6mmstv20_add_x(ADD,443)@72
    assign dupName_15_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer20_k0_zts6mmstv2102_vt_join_q};
    assign dupName_15_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_15_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_15_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_15_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_15_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_15_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_15_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_15_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,448)@72
    assign dupName_15_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_15_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv2103_vt_select_63(BITSELECT,268)@72
    assign i_unnamed_k0_zts6mmstv2103_vt_select_63_b = dupName_15_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv2103_vt_join(BITJOIN,267)@72
    assign i_unnamed_k0_zts6mmstv2103_vt_join_q = {i_unnamed_k0_zts6mmstv2103_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_notEnable(LOGICAL,2482)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_nor(LOGICAL,2483)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_nor_q = ~ (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_notEnable_q | redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena_q);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_last(CONSTANT,2479)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_last_q = $unsigned(4'b0100);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp(LOGICAL,2480)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_b = {1'b0, redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_q};
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_q = $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_last_q == redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_b ? 1'b1 : 1'b0);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmpReg(REG,2481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmpReg_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmp_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena(REG,2484)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_nor_q == 1'b1)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_cmpReg_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_enaAnd(LOGICAL,2485)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_enaAnd_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_sticky_ena_q & VCC_q;

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt(COUNTER,2477)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i <= 3'd0;
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i == 3'd4)
            begin
                redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_eq <= 1'b0;
            end
            if (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_eq == 1'b1)
            begin
                redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_i[2:0];

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_nor(LOGICAL,2774)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_nor_q = ~ (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_notEnable_q | redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena_q);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_last(CONSTANT,2770)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_last_q = $unsigned(6'b011110);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp(LOGICAL,2771)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_b = {1'b0, redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_q};
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_q = $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_last_q == redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmpReg(REG,2772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmpReg_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmp_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena(REG,2775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_nor_q == 1'b1)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_cmpReg_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_enaAnd(LOGICAL,2776)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_enaAnd_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_sticky_ena_q & VCC_q;

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt(COUNTER,2768)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_i <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_i[4:0];

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_notEnable(LOGICAL,2470)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_nor(LOGICAL,2471)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_nor_q = ~ (redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_notEnable_q | redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena_q);

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_last(CONSTANT,2467)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp(LOGICAL,2468)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_b = {1'b0, redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_q};
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_q = $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_last_q == redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmpReg(REG,2469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmpReg_q <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmp_q);
        end
    end

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena(REG,2472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_nor_q == 1'b1)
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena_q <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_cmpReg_q);
        end
    end

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_enaAnd(LOGICAL,2473)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_enaAnd_q = redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_sticky_ena_q & VCC_q;

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt(COUNTER,2465)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i <= 5'd0;
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_q = redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg14(REG,1427)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg15(REG,1428)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237(BLACKBOX,186)@30
    // out out_feedback_out_26@20000000
    // out out_feedback_valid_out_26@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush26_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237 (
        .in_data_in(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_q),
        .in_feedback_stall_in_26(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_feedback_stall_out_26),
        .in_keep_going_fanout_adaptor190(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_data_out(),
        .out_feedback_out_26(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_out_26),
        .out_feedback_valid_out_26(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_valid_out_26),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist138_sync_together311_aunroll_x_in_c0_eni28_7_tpl_1(DELAY,1923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together311_aunroll_x_in_c0_eni28_7_tpl_1_q <= '0;
        end
        else
        begin
            redist138_sync_together311_aunroll_x_in_c0_eni28_7_tpl_1_q <= $unsigned(in_c0_eni28_7_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236(BLACKBOX,153)@2
    // out out_feedback_stall_out_26@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop26_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236 (
        .in_data_in(redist138_sync_together311_aunroll_x_in_c0_eni28_7_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_26(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_out_26),
        .in_feedback_valid_in_26(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i10956_push26_k0_zts6mmstv237_out_feedback_valid_out_26),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out),
        .out_feedback_stall_out_26(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_feedback_stall_out_26),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_wraddr(REG,2466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_wraddr_q <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_q);
        end
    end

    // redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem(DUALMEM,2464)
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out);
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_aa = redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_wraddr_q;
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ab = redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_rdcnt_q;
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_dmem (
        .clocken1(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_aa),
        .data_a(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_ab),
        .q_b(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_q = redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_iq[63:0];

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_wraddr(REG,2769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_wraddr_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem(DUALMEM,2767)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ia = $unsigned(redist198_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_28_mem_q);
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_aa = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_wraddr_q;
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ab = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_rdcnt_q;
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_dmem (
        .clocken1(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_aa),
        .data_a(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_ab),
        .q_b(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_iq[63:0];

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_wraddr(REG,2478)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_wraddr_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem(DUALMEM,2476)
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ia = $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_split_0_mem_q);
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_aa = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_wraddr_q;
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ab = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_rdcnt_q;
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_dmem (
        .clocken1(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_reset0),
        .clock1(clock),
        .address_a(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_aa),
        .data_a(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_ab),
        .q_b(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_q = redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_iq[63:0];

    // redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_outputreg0(DELAY,2474)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_outputreg0_q <= '0;
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_outputreg0_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_mem_q);
        end
    end

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_notEnable(LOGICAL,2693)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_nor(LOGICAL,2694)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_nor_q = ~ (redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_notEnable_q | redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena_q);

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_last(CONSTANT,2690)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_last_q = $unsigned(6'b011101);

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp(LOGICAL,2691)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_b = {1'b0, redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_q};
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_q = $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_last_q == redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmpReg(REG,2692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmpReg_q <= $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmp_q);
        end
    end

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena(REG,2695)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_nor_q == 1'b1)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena_q <= $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_cmpReg_q);
        end
    end

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_enaAnd(LOGICAL,2696)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_enaAnd_q = redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_sticky_ena_q & VCC_q;

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt(COUNTER,2688)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i <= 5'd0;
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i == 5'd29)
            begin
                redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_eq == 1'b1)
            begin
                redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i <= $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i <= $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_q = redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_i[4:0];

    // valid_fanout_reg6(REG,1419)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg7(REG,1420)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1(DELAY,1994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q <= '0;
        end
        else
        begin
            redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out);
        end
    end

    // redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2(DELAY,1995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q <= '0;
        end
        else
        begin
            redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q <= $unsigned(redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q);
        end
    end

    // redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3(DELAY,1996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q <= '0;
        end
        else
        begin
            redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q <= $unsigned(redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q);
        end
    end

    // redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4(DELAY,1997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q <= '0;
        end
        else
        begin
            redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q <= $unsigned(redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q);
        end
    end

    // redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5(DELAY,1998)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q <= '0;
        end
        else
        begin
            redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q <= $unsigned(redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q);
        end
    end

    // redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6(DELAY,1999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q <= '0;
        end
        else
        begin
            redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q <= $unsigned(redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q);
        end
    end

    // redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7(DELAY,2000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q <= '0;
        end
        else
        begin
            redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q <= $unsigned(redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q);
        end
    end

    // redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8(DELAY,2001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q <= '0;
        end
        else
        begin
            redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q <= $unsigned(redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q);
        end
    end

    // redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9(DELAY,2002)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q <= '0;
        end
        else
        begin
            redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q <= $unsigned(redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q);
        end
    end

    // redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10(DELAY,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q <= '0;
        end
        else
        begin
            redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q <= $unsigned(redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q);
        end
    end

    // redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11(DELAY,2004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q <= '0;
        end
        else
        begin
            redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q <= $unsigned(redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q);
        end
    end

    // redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12(DELAY,2005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q <= '0;
        end
        else
        begin
            redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q <= $unsigned(redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q);
        end
    end

    // redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13(DELAY,2006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q <= '0;
        end
        else
        begin
            redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q <= $unsigned(redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q);
        end
    end

    // redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14(DELAY,2007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q <= '0;
        end
        else
        begin
            redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q <= $unsigned(redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q);
        end
    end

    // redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15(DELAY,2008)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q <= '0;
        end
        else
        begin
            redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q <= $unsigned(redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q);
        end
    end

    // redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16(DELAY,2009)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q <= '0;
        end
        else
        begin
            redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q <= $unsigned(redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q);
        end
    end

    // redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17(DELAY,2010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q <= '0;
        end
        else
        begin
            redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q <= $unsigned(redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q);
        end
    end

    // redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18(DELAY,2011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q <= '0;
        end
        else
        begin
            redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q <= $unsigned(redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q);
        end
    end

    // redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19(DELAY,2012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q <= '0;
        end
        else
        begin
            redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q <= $unsigned(redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q);
        end
    end

    // redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20(DELAY,2013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q <= '0;
        end
        else
        begin
            redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q <= $unsigned(redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q);
        end
    end

    // redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21(DELAY,2014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q <= '0;
        end
        else
        begin
            redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q <= $unsigned(redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q);
        end
    end

    // redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22(DELAY,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q <= '0;
        end
        else
        begin
            redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q <= $unsigned(redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q);
        end
    end

    // redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23(DELAY,2016)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q <= '0;
        end
        else
        begin
            redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q <= $unsigned(redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q);
        end
    end

    // redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24(DELAY,2017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q <= '0;
        end
        else
        begin
            redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q <= $unsigned(redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q);
        end
    end

    // redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25(DELAY,2018)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q <= '0;
        end
        else
        begin
            redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q <= $unsigned(redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q);
        end
    end

    // redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26(DELAY,2019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q <= '0;
        end
        else
        begin
            redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q <= $unsigned(redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q);
        end
    end

    // redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27(DELAY,2020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q <= '0;
        end
        else
        begin
            redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q <= $unsigned(redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q);
        end
    end

    // redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28(DELAY,2021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q <= '0;
        end
        else
        begin
            redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q <= $unsigned(redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q);
        end
    end

    // i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224(BLACKBOX,179)@30
    // out out_feedback_out_42@20000000
    // out out_feedback_valid_out_42@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg0_0000ush42_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224 (
        .in_data_in(redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q),
        .in_feedback_stall_in_42(i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_feedback_stall_out_42),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_data_out(),
        .out_feedback_out_42(i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_out_42),
        .out_feedback_valid_out_42(i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_valid_out_42),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist134_sync_together311_aunroll_x_in_c0_eni28_3_tpl_1(DELAY,1919)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together311_aunroll_x_in_c0_eni28_3_tpl_1_q <= '0;
        end
        else
        begin
            redist134_sync_together311_aunroll_x_in_c0_eni28_3_tpl_1_q <= $unsigned(in_c0_eni28_3_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223(BLACKBOX,146)@2
    // out out_feedback_stall_out_42@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg0_s0000pop42_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223 (
        .in_data_in(redist134_sync_together311_aunroll_x_in_c0_eni28_3_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_42(i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_out_42),
        .in_feedback_valid_in_42(i_llvm_fpga_push_i64_arg0_sync_buffer763_push42_k0_zts6mmstv224_out_feedback_valid_out_42),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out),
        .out_feedback_stall_out_42(i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_feedback_stall_out_42),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // topBitsDOR63_uid462_i_unnamed_k0_zts6mmstv225(BITSELECT,461)@2
    assign topBitsDOR63_uid462_i_unnamed_k0_zts6mmstv225_b = i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out[63:1];

    // topBitsDOR_uid463_i_unnamed_k0_zts6mmstv225(LOGICAL,462)@2
    assign topBitsDOR_uid463_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR63_uid462_i_unnamed_k0_zts6mmstv225_b != 63'b000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225(BITSELECT,458)@2
    assign dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_in = i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out[0:0];
    assign dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_in[0:0];

    // c_i64_3231(CONSTANT,114)
    assign c_i64_3231_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000011);

    // valid_fanout_reg4(REG,1417)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg5(REG,1418)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_notEnable(LOGICAL,2582)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_nor(LOGICAL,2583)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_nor_q = ~ (redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_notEnable_q | redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena_q);

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_last(CONSTANT,2579)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp(LOGICAL,2580)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_b = {1'b0, redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_q};
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_q = $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_last_q == redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmpReg(REG,2581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmpReg_q <= $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmp_q);
        end
    end

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena(REG,2584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_nor_q == 1'b1)
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena_q <= $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_cmpReg_q);
        end
    end

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_enaAnd(LOGICAL,2585)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_enaAnd_q = redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_sticky_ena_q & VCC_q;

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt(COUNTER,2577)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i <= 5'd0;
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i <= $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i <= $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_q = redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_i[4:0];

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_wraddr(REG,2578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_wraddr_q <= $unsigned(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_q);
        end
    end

    // redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem(DUALMEM,2576)
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out);
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_aa = redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_wraddr_q;
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ab = redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_rdcnt_q;
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_dmem (
        .clocken1(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_aa),
        .data_a(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_ab),
        .q_b(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_q = redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_iq[63:0];

    // i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221(BLACKBOX,176)@29
    // out out_feedback_out_29@20000000
    // out out_feedback_valid_out_29@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_acl_00000ush29_k0_zts6mmstv20 thei_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221 (
        .in_data_in(redist275_i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out_27_mem_q),
        .in_feedback_stall_in_29(i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_feedback_stall_out_29),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_data_out(),
        .out_feedback_out_29(i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_out_29),
        .out_feedback_valid_out_29(i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_valid_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist133_sync_together311_aunroll_x_in_c0_eni28_2_tpl_1(DELAY,1918)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together311_aunroll_x_in_c0_eni28_2_tpl_1_q <= '0;
        end
        else
        begin
            redist133_sync_together311_aunroll_x_in_c0_eni28_2_tpl_1_q <= $unsigned(in_c0_eni28_2_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220(BLACKBOX,143)@2
    // out out_feedback_stall_out_29@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_acl_080000pop29_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220 (
        .in_data_in(redist133_sync_together311_aunroll_x_in_c0_eni28_2_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_29(i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_out_29),
        .in_feedback_valid_in_29(i_llvm_fpga_push_i64_acl_080_i285_pop659_push29_k0_zts6mmstv221_out_feedback_valid_out_29),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_data_out(i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out),
        .out_feedback_stall_out_29(i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_feedback_stall_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv222(LOGICAL,273)@2
    assign i_unnamed_k0_zts6mmstv222_q = i_llvm_fpga_pop_i64_acl_080_i285_pop659_pop29_k0_zts6mmstv220_out_data_out | c_i64_3231_q;

    // i_unnamed_k0_zts6mmstv222_vt_select_63(BITSELECT,276)@2
    assign i_unnamed_k0_zts6mmstv222_vt_select_63_b = i_unnamed_k0_zts6mmstv222_q[63:2];

    // i_unnamed_k0_zts6mmstv222_vt_const_1(CONSTANT,274)
    assign i_unnamed_k0_zts6mmstv222_vt_const_1_q = $unsigned(2'b11);

    // i_unnamed_k0_zts6mmstv222_vt_join(BITJOIN,275)@2
    assign i_unnamed_k0_zts6mmstv222_vt_join_q = {i_unnamed_k0_zts6mmstv222_vt_select_63_b, i_unnamed_k0_zts6mmstv222_vt_const_1_q};

    // x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select(BITSELECT,1779)@2
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_b = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[63:63]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[62:62]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[61:61]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[60:60]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[59:59]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[58:58]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[57:57]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[56:56]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[55:55]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[54:54]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[53:53]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[52:52]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[51:51]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[50:50]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[49:49]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[48:48]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[47:47]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[46:46]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[45:45]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[44:44]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[43:43]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[42:42]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[41:41]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[40:40]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[39:39]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[38:38]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[37:37]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[36:36]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[35:35]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[34:34]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[33:33]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[32:32]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[31:31]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[30:30]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[29:29]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[28:28]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[27:27]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[26:26]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[25:25]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[24:24]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[23:23]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[22:22]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[21:21]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[20:20]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[19:19]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[18:18]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[17:17]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[16:16]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[15:15]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[14:14]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[13:13]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[12:12]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[11:11]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[10:10]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[9:9]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[8:8]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[7:7]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[6:6]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[5:5]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[4:4]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[3:3]);
    assign x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61 = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q[2:2]);

    // lshl1_uid458_i_unnamed_k0_zts6mmstv225(BITJOIN,457)@2
    assign lshl1_uid458_i_unnamed_k0_zts6mmstv225_q = {c_i64_0232_q, x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_b};

    // nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225(BITSELECT,459)@2
    assign nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_in = lshl1_uid458_i_unnamed_k0_zts6mmstv225_q[0:0];
    assign nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_in[0:0];

    // r0Sub63_uid461_i_unnamed_k0_zts6mmstv225(SUB,460)@2
    assign r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow63_uid460_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow63_uid459_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_q = r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_o[1:0];

    // cond63_uid464_i_unnamed_k0_zts6mmstv225(BITSELECT,463)@2
    assign cond63_uid464_i_unnamed_k0_zts6mmstv225_in = $unsigned({{63{r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_q[1]}}, r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_q});
    assign cond63_uid464_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond63_uid464_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign63_uid465_i_unnamed_k0_zts6mmstv225(LOGICAL,464)@2
    assign opSign63_uid465_i_unnamed_k0_zts6mmstv225_q = cond63_uid464_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid463_i_unnamed_k0_zts6mmstv225_q;

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_inputreg0(DELAY,2686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_inputreg0_q <= $unsigned(opSign63_uid465_i_unnamed_k0_zts6mmstv225_q);
        end
    end

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_wraddr(REG,2689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_wraddr_q <= $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_q);
        end
    end

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem(DUALMEM,2687)
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ia = $unsigned(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_inputreg0_q);
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_aa = redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_wraddr_q;
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ab = redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_rdcnt_q;
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_dmem (
        .clocken1(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_aa),
        .data_a(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_ab),
        .q_b(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_q = redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_iq[0:0];

    // redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63(DELAY,1909)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63 ( .xin(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_split_0_mem_q), .xout(redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q63_uid471_i_unnamed_k0_zts6mmstv225(LOGICAL,470)@65
    assign q63_uid471_i_unnamed_k0_zts6mmstv225_q = ~ (redist124_opSign63_uid465_i_unnamed_k0_zts6mmstv225_q_63_q);

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_notEnable(LOGICAL,2682)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_nor(LOGICAL,2683)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_nor_q = ~ (redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_notEnable_q | redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena_q);

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_last(CONSTANT,2679)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp(LOGICAL,2680)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_b = {1'b0, redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_q};
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_q = $unsigned(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_last_q == redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmpReg(REG,2681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmpReg_q <= $unsigned(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmp_q);
        end
    end

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena(REG,2684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_nor_q == 1'b1)
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena_q <= $unsigned(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_cmpReg_q);
        end
    end

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_enaAnd(LOGICAL,2685)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_enaAnd_q = redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_sticky_ena_q & VCC_q;

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt(COUNTER,2677)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_i <= $unsigned(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_q = redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_i[4:0];

    // topBitsDOR62_uid477_i_unnamed_k0_zts6mmstv225(BITSELECT,476)@3
    assign topBitsDOR62_uid477_i_unnamed_k0_zts6mmstv225_b = redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q[63:2];

    // topBitsDOR_uid478_i_unnamed_k0_zts6mmstv225(LOGICAL,477)@3
    assign topBitsDOR_uid478_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR62_uid477_i_unnamed_k0_zts6mmstv225_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225(BITSELECT,473)@3
    assign dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_in = redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_1_q[1:0];
    assign dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_in[1:0];

    // lshl63_uid466_i_unnamed_k0_zts6mmstv225(BITSELECT,465)@2
    assign lshl63_uid466_i_unnamed_k0_zts6mmstv225_in = lshl1_uid458_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl63_uid466_i_unnamed_k0_zts6mmstv225_b = lshl63_uid466_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ63_uid468_i_unnamed_k0_zts6mmstv225(CONSTANT,467)
    assign cstZ63_uid468_i_unnamed_k0_zts6mmstv225_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225(BITSELECT,466)@2
    assign r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_in = r0Sub63_uid461_i_unnamed_k0_zts6mmstv225_q[0:0];
    assign r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_in[0:0];

    // rIteriMuxFirst63_uid469_i_unnamed_k0_zts6mmstv225(BITJOIN,468)@2
    assign rIteriMuxFirst63_uid469_i_unnamed_k0_zts6mmstv225_q = {cstZ63_uid468_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft63_uid467_i_unnamed_k0_zts6mmstv225_b};

    // r63_uid470_i_unnamed_k0_zts6mmstv225(MUX,469)@2 + 1
    assign r63_uid470_i_unnamed_k0_zts6mmstv225_s = opSign63_uid465_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r63_uid470_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r63_uid470_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r63_uid470_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst63_uid469_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r63_uid470_i_unnamed_k0_zts6mmstv225_q <= lshl63_uid466_i_unnamed_k0_zts6mmstv225_b;
                default : r63_uid470_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist0_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c_1(DELAY,1785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist0_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c_1_q <= $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c);
        end
    end

    // lshl1_uid473_i_unnamed_k0_zts6mmstv225(BITJOIN,472)@3
    assign lshl1_uid473_i_unnamed_k0_zts6mmstv225_q = {r63_uid470_i_unnamed_k0_zts6mmstv225_q, redist0_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_c_1_q};

    // nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225(BITSELECT,474)@3
    assign nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_in = lshl1_uid473_i_unnamed_k0_zts6mmstv225_q[1:0];
    assign nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_in[1:0];

    // r0Sub62_uid476_i_unnamed_k0_zts6mmstv225(SUB,475)@3
    assign r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow62_uid475_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow62_uid474_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_q = r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_o[2:0];

    // cond62_uid479_i_unnamed_k0_zts6mmstv225(BITSELECT,478)@3
    assign cond62_uid479_i_unnamed_k0_zts6mmstv225_in = $unsigned({{62{r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_q[2]}}, r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_q});
    assign cond62_uid479_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond62_uid479_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign62_uid480_i_unnamed_k0_zts6mmstv225(LOGICAL,479)@3
    assign opSign62_uid480_i_unnamed_k0_zts6mmstv225_q = cond62_uid479_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid478_i_unnamed_k0_zts6mmstv225_q;

    // q62_uid486_i_unnamed_k0_zts6mmstv225(LOGICAL,485)@3 + 1
    assign q62_uid486_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign62_uid480_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q62_uid486_i_unnamed_k0_zts6mmstv225_delay ( .xin(q62_uid486_i_unnamed_k0_zts6mmstv225_qi), .xout(q62_uid486_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_wraddr(REG,2678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_wraddr_q <= $unsigned(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_q);
        end
    end

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem(DUALMEM,2676)
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ia = $unsigned(q62_uid486_i_unnamed_k0_zts6mmstv225_q);
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_aa = redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_wraddr_q;
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ab = redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_rdcnt_q;
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_dmem (
        .clocken1(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_aa),
        .data_a(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_ab),
        .q_b(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_q = redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_iq[0:0];

    // redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62(DELAY,1908)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62 ( .xin(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_split_0_mem_q), .xout(redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_notEnable(LOGICAL,2672)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_nor(LOGICAL,2673)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_nor_q = ~ (redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_notEnable_q | redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena_q);

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_last(CONSTANT,2669)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp(LOGICAL,2670)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_b = {1'b0, redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_q};
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_q = $unsigned(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_last_q == redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmpReg(REG,2671)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmpReg_q <= $unsigned(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmp_q);
        end
    end

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena(REG,2674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_nor_q == 1'b1)
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena_q <= $unsigned(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_cmpReg_q);
        end
    end

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_enaAnd(LOGICAL,2675)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_enaAnd_q = redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_sticky_ena_q & VCC_q;

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt(COUNTER,2667)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_i <= $unsigned(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_q = redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_i[4:0];

    // topBitsDOR61_uid492_i_unnamed_k0_zts6mmstv225(BITSELECT,491)@4
    assign topBitsDOR61_uid492_i_unnamed_k0_zts6mmstv225_b = redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q[63:3];

    // topBitsDOR_uid493_i_unnamed_k0_zts6mmstv225(LOGICAL,492)@4
    assign topBitsDOR_uid493_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR61_uid492_i_unnamed_k0_zts6mmstv225_b != 61'b0000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225(BITSELECT,488)@4
    assign dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_in = redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_2_q[2:0];
    assign dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_in[2:0];

    // lshl62_uid481_i_unnamed_k0_zts6mmstv225(BITSELECT,480)@3
    assign lshl62_uid481_i_unnamed_k0_zts6mmstv225_in = lshl1_uid473_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl62_uid481_i_unnamed_k0_zts6mmstv225_b = lshl62_uid481_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ62_uid483_i_unnamed_k0_zts6mmstv225(CONSTANT,482)
    assign cstZ62_uid483_i_unnamed_k0_zts6mmstv225_q = $unsigned(62'b00000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225(BITSELECT,481)@3
    assign r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_in = r0Sub62_uid476_i_unnamed_k0_zts6mmstv225_q[1:0];
    assign r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_in[1:0];

    // rIteriMuxFirst62_uid484_i_unnamed_k0_zts6mmstv225(BITJOIN,483)@3
    assign rIteriMuxFirst62_uid484_i_unnamed_k0_zts6mmstv225_q = {cstZ62_uid483_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft62_uid482_i_unnamed_k0_zts6mmstv225_b};

    // r62_uid485_i_unnamed_k0_zts6mmstv225(MUX,484)@3 + 1
    assign r62_uid485_i_unnamed_k0_zts6mmstv225_s = opSign62_uid480_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r62_uid485_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r62_uid485_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r62_uid485_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst62_uid484_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r62_uid485_i_unnamed_k0_zts6mmstv225_q <= lshl62_uid481_i_unnamed_k0_zts6mmstv225_b;
                default : r62_uid485_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2(DELAY,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_delay_0 <= '0;
            redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_q <= '0;
        end
        else
        begin
            redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_delay_0 <= $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d);
            redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_q <= redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_delay_0;
        end
    end

    // lshl1_uid488_i_unnamed_k0_zts6mmstv225(BITJOIN,487)@4
    assign lshl1_uid488_i_unnamed_k0_zts6mmstv225_q = {r62_uid485_i_unnamed_k0_zts6mmstv225_q, redist1_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_d_2_q};

    // nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225(BITSELECT,489)@4
    assign nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_in = lshl1_uid488_i_unnamed_k0_zts6mmstv225_q[2:0];
    assign nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_in[2:0];

    // r0Sub61_uid491_i_unnamed_k0_zts6mmstv225(SUB,490)@4
    assign r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow61_uid490_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow61_uid489_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_q = r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_o[3:0];

    // cond61_uid494_i_unnamed_k0_zts6mmstv225(BITSELECT,493)@4
    assign cond61_uid494_i_unnamed_k0_zts6mmstv225_in = $unsigned({{61{r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_q[3]}}, r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_q});
    assign cond61_uid494_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond61_uid494_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign61_uid495_i_unnamed_k0_zts6mmstv225(LOGICAL,494)@4
    assign opSign61_uid495_i_unnamed_k0_zts6mmstv225_q = cond61_uid494_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid493_i_unnamed_k0_zts6mmstv225_q;

    // q61_uid501_i_unnamed_k0_zts6mmstv225(LOGICAL,500)@4 + 1
    assign q61_uid501_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign61_uid495_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q61_uid501_i_unnamed_k0_zts6mmstv225_delay ( .xin(q61_uid501_i_unnamed_k0_zts6mmstv225_qi), .xout(q61_uid501_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_wraddr(REG,2668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_wraddr_q <= $unsigned(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_q);
        end
    end

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem(DUALMEM,2666)
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ia = $unsigned(q61_uid501_i_unnamed_k0_zts6mmstv225_q);
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_aa = redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_wraddr_q;
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ab = redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_rdcnt_q;
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_dmem (
        .clocken1(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_aa),
        .data_a(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_ab),
        .q_b(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_q = redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_iq[0:0];

    // redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61(DELAY,1907)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61 ( .xin(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_split_0_mem_q), .xout(redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR60_uid507_i_unnamed_k0_zts6mmstv225(BITSELECT,506)@5
    assign topBitsDOR60_uid507_i_unnamed_k0_zts6mmstv225_b = redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q[63:4];

    // topBitsDOR_uid508_i_unnamed_k0_zts6mmstv225(LOGICAL,507)@5
    assign topBitsDOR_uid508_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR60_uid507_i_unnamed_k0_zts6mmstv225_b != 60'b000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225(BITSELECT,503)@5
    assign dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_in = redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_3_q[3:0];
    assign dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_in[3:0];

    // lshl61_uid496_i_unnamed_k0_zts6mmstv225(BITSELECT,495)@4
    assign lshl61_uid496_i_unnamed_k0_zts6mmstv225_in = lshl1_uid488_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl61_uid496_i_unnamed_k0_zts6mmstv225_b = lshl61_uid496_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ61_uid498_i_unnamed_k0_zts6mmstv225(CONSTANT,497)
    assign cstZ61_uid498_i_unnamed_k0_zts6mmstv225_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225(BITSELECT,496)@4
    assign r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_in = r0Sub61_uid491_i_unnamed_k0_zts6mmstv225_q[2:0];
    assign r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_in[2:0];

    // rIteriMuxFirst61_uid499_i_unnamed_k0_zts6mmstv225(BITJOIN,498)@4
    assign rIteriMuxFirst61_uid499_i_unnamed_k0_zts6mmstv225_q = {cstZ61_uid498_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft61_uid497_i_unnamed_k0_zts6mmstv225_b};

    // r61_uid500_i_unnamed_k0_zts6mmstv225(MUX,499)@4 + 1
    assign r61_uid500_i_unnamed_k0_zts6mmstv225_s = opSign61_uid495_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r61_uid500_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r61_uid500_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r61_uid500_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst61_uid499_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r61_uid500_i_unnamed_k0_zts6mmstv225_q <= lshl61_uid496_i_unnamed_k0_zts6mmstv225_b;
                default : r61_uid500_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3(DELAY,1787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_0 <= '0;
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_1 <= '0;
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_q <= '0;
        end
        else
        begin
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_0 <= $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e);
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_1 <= redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_0;
            redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_q <= redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_delay_1;
        end
    end

    // lshl1_uid503_i_unnamed_k0_zts6mmstv225(BITJOIN,502)@5
    assign lshl1_uid503_i_unnamed_k0_zts6mmstv225_q = {r61_uid500_i_unnamed_k0_zts6mmstv225_q, redist2_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_e_3_q};

    // nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225(BITSELECT,504)@5
    assign nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_in = lshl1_uid503_i_unnamed_k0_zts6mmstv225_q[3:0];
    assign nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_in[3:0];

    // r0Sub60_uid506_i_unnamed_k0_zts6mmstv225(SUB,505)@5
    assign r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow60_uid505_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow60_uid504_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_q = r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_o[4:0];

    // cond60_uid509_i_unnamed_k0_zts6mmstv225(BITSELECT,508)@5
    assign cond60_uid509_i_unnamed_k0_zts6mmstv225_in = $unsigned({{60{r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_q[4]}}, r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_q});
    assign cond60_uid509_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond60_uid509_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign60_uid510_i_unnamed_k0_zts6mmstv225(LOGICAL,509)@5
    assign opSign60_uid510_i_unnamed_k0_zts6mmstv225_q = cond60_uid509_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid508_i_unnamed_k0_zts6mmstv225_q;

    // q60_uid516_i_unnamed_k0_zts6mmstv225(LOGICAL,515)@5 + 1
    assign q60_uid516_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign60_uid510_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q60_uid516_i_unnamed_k0_zts6mmstv225_delay ( .xin(q60_uid516_i_unnamed_k0_zts6mmstv225_qi), .xout(q60_uid516_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist121_q60_uid516_i_unnamed_k0_zts6mmstv225_q_60(DELAY,1906)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist121_q60_uid516_i_unnamed_k0_zts6mmstv225_q_60 ( .xin(q60_uid516_i_unnamed_k0_zts6mmstv225_q), .xout(redist121_q60_uid516_i_unnamed_k0_zts6mmstv225_q_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR59_uid522_i_unnamed_k0_zts6mmstv225(BITSELECT,521)@6
    assign topBitsDOR59_uid522_i_unnamed_k0_zts6mmstv225_b = redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q[63:5];

    // topBitsDOR_uid523_i_unnamed_k0_zts6mmstv225(LOGICAL,522)@6
    assign topBitsDOR_uid523_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR59_uid522_i_unnamed_k0_zts6mmstv225_b != 59'b00000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225(BITSELECT,518)@6
    assign dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_in = redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_4_q[4:0];
    assign dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_in[4:0];

    // lshl60_uid511_i_unnamed_k0_zts6mmstv225(BITSELECT,510)@5
    assign lshl60_uid511_i_unnamed_k0_zts6mmstv225_in = lshl1_uid503_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl60_uid511_i_unnamed_k0_zts6mmstv225_b = lshl60_uid511_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ60_uid513_i_unnamed_k0_zts6mmstv225(CONSTANT,512)
    assign cstZ60_uid513_i_unnamed_k0_zts6mmstv225_q = $unsigned(60'b000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225(BITSELECT,511)@5
    assign r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_in = r0Sub60_uid506_i_unnamed_k0_zts6mmstv225_q[3:0];
    assign r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_in[3:0];

    // rIteriMuxFirst60_uid514_i_unnamed_k0_zts6mmstv225(BITJOIN,513)@5
    assign rIteriMuxFirst60_uid514_i_unnamed_k0_zts6mmstv225_q = {cstZ60_uid513_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft60_uid512_i_unnamed_k0_zts6mmstv225_b};

    // r60_uid515_i_unnamed_k0_zts6mmstv225(MUX,514)@5 + 1
    assign r60_uid515_i_unnamed_k0_zts6mmstv225_s = opSign60_uid510_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r60_uid515_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r60_uid515_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r60_uid515_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst60_uid514_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r60_uid515_i_unnamed_k0_zts6mmstv225_q <= lshl60_uid511_i_unnamed_k0_zts6mmstv225_b;
                default : r60_uid515_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4(DELAY,1788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_0 <= '0;
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_1 <= '0;
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_2 <= '0;
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_q <= '0;
        end
        else
        begin
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_0 <= $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f);
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_1 <= redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_0;
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_2 <= redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_1;
            redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_q <= redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_delay_2;
        end
    end

    // lshl1_uid518_i_unnamed_k0_zts6mmstv225(BITJOIN,517)@6
    assign lshl1_uid518_i_unnamed_k0_zts6mmstv225_q = {r60_uid515_i_unnamed_k0_zts6mmstv225_q, redist3_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_f_4_q};

    // nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225(BITSELECT,519)@6
    assign nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_in = lshl1_uid518_i_unnamed_k0_zts6mmstv225_q[4:0];
    assign nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_in[4:0];

    // r0Sub59_uid521_i_unnamed_k0_zts6mmstv225(SUB,520)@6
    assign r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow59_uid520_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow59_uid519_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_q = r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_o[5:0];

    // cond59_uid524_i_unnamed_k0_zts6mmstv225(BITSELECT,523)@6
    assign cond59_uid524_i_unnamed_k0_zts6mmstv225_in = $unsigned({{59{r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_q[5]}}, r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_q});
    assign cond59_uid524_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond59_uid524_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign59_uid525_i_unnamed_k0_zts6mmstv225(LOGICAL,524)@6
    assign opSign59_uid525_i_unnamed_k0_zts6mmstv225_q = cond59_uid524_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid523_i_unnamed_k0_zts6mmstv225_q;

    // q59_uid531_i_unnamed_k0_zts6mmstv225(LOGICAL,530)@6 + 1
    assign q59_uid531_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign59_uid525_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q59_uid531_i_unnamed_k0_zts6mmstv225_delay ( .xin(q59_uid531_i_unnamed_k0_zts6mmstv225_qi), .xout(q59_uid531_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist120_q59_uid531_i_unnamed_k0_zts6mmstv225_q_59(DELAY,1905)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist120_q59_uid531_i_unnamed_k0_zts6mmstv225_q_59 ( .xin(q59_uid531_i_unnamed_k0_zts6mmstv225_q), .xout(redist120_q59_uid531_i_unnamed_k0_zts6mmstv225_q_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR58_uid537_i_unnamed_k0_zts6mmstv225(BITSELECT,536)@7
    assign topBitsDOR58_uid537_i_unnamed_k0_zts6mmstv225_b = redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q[63:6];

    // topBitsDOR_uid538_i_unnamed_k0_zts6mmstv225(LOGICAL,537)@7
    assign topBitsDOR_uid538_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR58_uid537_i_unnamed_k0_zts6mmstv225_b != 58'b0000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225(BITSELECT,533)@7
    assign dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_in = redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_5_q[5:0];
    assign dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_in[5:0];

    // lshl59_uid526_i_unnamed_k0_zts6mmstv225(BITSELECT,525)@6
    assign lshl59_uid526_i_unnamed_k0_zts6mmstv225_in = lshl1_uid518_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl59_uid526_i_unnamed_k0_zts6mmstv225_b = lshl59_uid526_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ59_uid528_i_unnamed_k0_zts6mmstv225(CONSTANT,527)
    assign cstZ59_uid528_i_unnamed_k0_zts6mmstv225_q = $unsigned(59'b00000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225(BITSELECT,526)@6
    assign r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_in = r0Sub59_uid521_i_unnamed_k0_zts6mmstv225_q[4:0];
    assign r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_in[4:0];

    // rIteriMuxFirst59_uid529_i_unnamed_k0_zts6mmstv225(BITJOIN,528)@6
    assign rIteriMuxFirst59_uid529_i_unnamed_k0_zts6mmstv225_q = {cstZ59_uid528_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft59_uid527_i_unnamed_k0_zts6mmstv225_b};

    // r59_uid530_i_unnamed_k0_zts6mmstv225(MUX,529)@6 + 1
    assign r59_uid530_i_unnamed_k0_zts6mmstv225_s = opSign59_uid525_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r59_uid530_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r59_uid530_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r59_uid530_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst59_uid529_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r59_uid530_i_unnamed_k0_zts6mmstv225_q <= lshl59_uid526_i_unnamed_k0_zts6mmstv225_b;
                default : r59_uid530_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5(DELAY,1789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_0 <= '0;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_1 <= '0;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_2 <= '0;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_3 <= '0;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_q <= '0;
        end
        else
        begin
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_0 <= $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g);
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_1 <= redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_0;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_2 <= redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_1;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_3 <= redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_2;
            redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_q <= redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_delay_3;
        end
    end

    // lshl1_uid533_i_unnamed_k0_zts6mmstv225(BITJOIN,532)@7
    assign lshl1_uid533_i_unnamed_k0_zts6mmstv225_q = {r59_uid530_i_unnamed_k0_zts6mmstv225_q, redist4_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_g_5_q};

    // nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225(BITSELECT,534)@7
    assign nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_in = lshl1_uid533_i_unnamed_k0_zts6mmstv225_q[5:0];
    assign nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_in[5:0];

    // r0Sub58_uid536_i_unnamed_k0_zts6mmstv225(SUB,535)@7
    assign r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow58_uid535_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow58_uid534_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_q = r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_o[6:0];

    // cond58_uid539_i_unnamed_k0_zts6mmstv225(BITSELECT,538)@7
    assign cond58_uid539_i_unnamed_k0_zts6mmstv225_in = $unsigned({{58{r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_q[6]}}, r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_q});
    assign cond58_uid539_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond58_uid539_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign58_uid540_i_unnamed_k0_zts6mmstv225(LOGICAL,539)@7
    assign opSign58_uid540_i_unnamed_k0_zts6mmstv225_q = cond58_uid539_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid538_i_unnamed_k0_zts6mmstv225_q;

    // q58_uid546_i_unnamed_k0_zts6mmstv225(LOGICAL,545)@7 + 1
    assign q58_uid546_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign58_uid540_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q58_uid546_i_unnamed_k0_zts6mmstv225_delay ( .xin(q58_uid546_i_unnamed_k0_zts6mmstv225_qi), .xout(q58_uid546_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist119_q58_uid546_i_unnamed_k0_zts6mmstv225_q_58(DELAY,1904)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist119_q58_uid546_i_unnamed_k0_zts6mmstv225_q_58 ( .xin(q58_uid546_i_unnamed_k0_zts6mmstv225_q), .xout(redist119_q58_uid546_i_unnamed_k0_zts6mmstv225_q_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR57_uid552_i_unnamed_k0_zts6mmstv225(BITSELECT,551)@8
    assign topBitsDOR57_uid552_i_unnamed_k0_zts6mmstv225_b = redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q[63:7];

    // topBitsDOR_uid553_i_unnamed_k0_zts6mmstv225(LOGICAL,552)@8
    assign topBitsDOR_uid553_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR57_uid552_i_unnamed_k0_zts6mmstv225_b != 57'b000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225(BITSELECT,548)@8
    assign dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_in = redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_6_q[6:0];
    assign dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_in[6:0];

    // lshl58_uid541_i_unnamed_k0_zts6mmstv225(BITSELECT,540)@7
    assign lshl58_uid541_i_unnamed_k0_zts6mmstv225_in = lshl1_uid533_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl58_uid541_i_unnamed_k0_zts6mmstv225_b = lshl58_uid541_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ58_uid543_i_unnamed_k0_zts6mmstv225(CONSTANT,542)
    assign cstZ58_uid543_i_unnamed_k0_zts6mmstv225_q = $unsigned(58'b0000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225(BITSELECT,541)@7
    assign r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_in = r0Sub58_uid536_i_unnamed_k0_zts6mmstv225_q[5:0];
    assign r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_in[5:0];

    // rIteriMuxFirst58_uid544_i_unnamed_k0_zts6mmstv225(BITJOIN,543)@7
    assign rIteriMuxFirst58_uid544_i_unnamed_k0_zts6mmstv225_q = {cstZ58_uid543_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft58_uid542_i_unnamed_k0_zts6mmstv225_b};

    // r58_uid545_i_unnamed_k0_zts6mmstv225(MUX,544)@7 + 1
    assign r58_uid545_i_unnamed_k0_zts6mmstv225_s = opSign58_uid540_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r58_uid545_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r58_uid545_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r58_uid545_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst58_uid544_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r58_uid545_i_unnamed_k0_zts6mmstv225_q <= lshl58_uid541_i_unnamed_k0_zts6mmstv225_b;
                default : r58_uid545_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist5_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h_6(DELAY,1790)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist5_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h_6 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h), .xout(redist5_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid548_i_unnamed_k0_zts6mmstv225(BITJOIN,547)@8
    assign lshl1_uid548_i_unnamed_k0_zts6mmstv225_q = {r58_uid545_i_unnamed_k0_zts6mmstv225_q, redist5_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_h_6_q};

    // nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225(BITSELECT,549)@8
    assign nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_in = lshl1_uid548_i_unnamed_k0_zts6mmstv225_q[6:0];
    assign nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_in[6:0];

    // r0Sub57_uid551_i_unnamed_k0_zts6mmstv225(SUB,550)@8
    assign r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow57_uid550_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow57_uid549_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_q = r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_o[7:0];

    // cond57_uid554_i_unnamed_k0_zts6mmstv225(BITSELECT,553)@8
    assign cond57_uid554_i_unnamed_k0_zts6mmstv225_in = $unsigned({{57{r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_q[7]}}, r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_q});
    assign cond57_uid554_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond57_uid554_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign57_uid555_i_unnamed_k0_zts6mmstv225(LOGICAL,554)@8
    assign opSign57_uid555_i_unnamed_k0_zts6mmstv225_q = cond57_uid554_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid553_i_unnamed_k0_zts6mmstv225_q;

    // q57_uid561_i_unnamed_k0_zts6mmstv225(LOGICAL,560)@8 + 1
    assign q57_uid561_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign57_uid555_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q57_uid561_i_unnamed_k0_zts6mmstv225_delay ( .xin(q57_uid561_i_unnamed_k0_zts6mmstv225_qi), .xout(q57_uid561_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist118_q57_uid561_i_unnamed_k0_zts6mmstv225_q_57(DELAY,1903)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist118_q57_uid561_i_unnamed_k0_zts6mmstv225_q_57 ( .xin(q57_uid561_i_unnamed_k0_zts6mmstv225_q), .xout(redist118_q57_uid561_i_unnamed_k0_zts6mmstv225_q_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR56_uid567_i_unnamed_k0_zts6mmstv225(BITSELECT,566)@9
    assign topBitsDOR56_uid567_i_unnamed_k0_zts6mmstv225_b = redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q[63:8];

    // topBitsDOR_uid568_i_unnamed_k0_zts6mmstv225(LOGICAL,567)@9
    assign topBitsDOR_uid568_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR56_uid567_i_unnamed_k0_zts6mmstv225_b != 56'b00000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225(BITSELECT,563)@9
    assign dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_in = redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_7_q[7:0];
    assign dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_in[7:0];

    // lshl57_uid556_i_unnamed_k0_zts6mmstv225(BITSELECT,555)@8
    assign lshl57_uid556_i_unnamed_k0_zts6mmstv225_in = lshl1_uid548_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl57_uid556_i_unnamed_k0_zts6mmstv225_b = lshl57_uid556_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ57_uid558_i_unnamed_k0_zts6mmstv225(CONSTANT,557)
    assign cstZ57_uid558_i_unnamed_k0_zts6mmstv225_q = $unsigned(57'b000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225(BITSELECT,556)@8
    assign r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_in = r0Sub57_uid551_i_unnamed_k0_zts6mmstv225_q[6:0];
    assign r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_in[6:0];

    // rIteriMuxFirst57_uid559_i_unnamed_k0_zts6mmstv225(BITJOIN,558)@8
    assign rIteriMuxFirst57_uid559_i_unnamed_k0_zts6mmstv225_q = {cstZ57_uid558_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft57_uid557_i_unnamed_k0_zts6mmstv225_b};

    // r57_uid560_i_unnamed_k0_zts6mmstv225(MUX,559)@8 + 1
    assign r57_uid560_i_unnamed_k0_zts6mmstv225_s = opSign57_uid555_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r57_uid560_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r57_uid560_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r57_uid560_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst57_uid559_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r57_uid560_i_unnamed_k0_zts6mmstv225_q <= lshl57_uid556_i_unnamed_k0_zts6mmstv225_b;
                default : r57_uid560_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist6_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i_7(DELAY,1791)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist6_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i_7 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i), .xout(redist6_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid563_i_unnamed_k0_zts6mmstv225(BITJOIN,562)@9
    assign lshl1_uid563_i_unnamed_k0_zts6mmstv225_q = {r57_uid560_i_unnamed_k0_zts6mmstv225_q, redist6_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_i_7_q};

    // nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225(BITSELECT,564)@9
    assign nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_in = lshl1_uid563_i_unnamed_k0_zts6mmstv225_q[7:0];
    assign nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_in[7:0];

    // r0Sub56_uid566_i_unnamed_k0_zts6mmstv225(SUB,565)@9
    assign r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow56_uid565_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow56_uid564_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_q = r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_o[8:0];

    // cond56_uid569_i_unnamed_k0_zts6mmstv225(BITSELECT,568)@9
    assign cond56_uid569_i_unnamed_k0_zts6mmstv225_in = $unsigned({{56{r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_q[8]}}, r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_q});
    assign cond56_uid569_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond56_uid569_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign56_uid570_i_unnamed_k0_zts6mmstv225(LOGICAL,569)@9
    assign opSign56_uid570_i_unnamed_k0_zts6mmstv225_q = cond56_uid569_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid568_i_unnamed_k0_zts6mmstv225_q;

    // q56_uid576_i_unnamed_k0_zts6mmstv225(LOGICAL,575)@9 + 1
    assign q56_uid576_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign56_uid570_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q56_uid576_i_unnamed_k0_zts6mmstv225_delay ( .xin(q56_uid576_i_unnamed_k0_zts6mmstv225_qi), .xout(q56_uid576_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist117_q56_uid576_i_unnamed_k0_zts6mmstv225_q_56(DELAY,1902)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist117_q56_uid576_i_unnamed_k0_zts6mmstv225_q_56 ( .xin(q56_uid576_i_unnamed_k0_zts6mmstv225_q), .xout(redist117_q56_uid576_i_unnamed_k0_zts6mmstv225_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR55_uid582_i_unnamed_k0_zts6mmstv225(BITSELECT,581)@10
    assign topBitsDOR55_uid582_i_unnamed_k0_zts6mmstv225_b = redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q[63:9];

    // topBitsDOR_uid583_i_unnamed_k0_zts6mmstv225(LOGICAL,582)@10
    assign topBitsDOR_uid583_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR55_uid582_i_unnamed_k0_zts6mmstv225_b != 55'b0000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225(BITSELECT,578)@10
    assign dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_in = redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_8_q[8:0];
    assign dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_in[8:0];

    // lshl56_uid571_i_unnamed_k0_zts6mmstv225(BITSELECT,570)@9
    assign lshl56_uid571_i_unnamed_k0_zts6mmstv225_in = lshl1_uid563_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl56_uid571_i_unnamed_k0_zts6mmstv225_b = lshl56_uid571_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ56_uid573_i_unnamed_k0_zts6mmstv225(CONSTANT,572)
    assign cstZ56_uid573_i_unnamed_k0_zts6mmstv225_q = $unsigned(56'b00000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225(BITSELECT,571)@9
    assign r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_in = r0Sub56_uid566_i_unnamed_k0_zts6mmstv225_q[7:0];
    assign r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_in[7:0];

    // rIteriMuxFirst56_uid574_i_unnamed_k0_zts6mmstv225(BITJOIN,573)@9
    assign rIteriMuxFirst56_uid574_i_unnamed_k0_zts6mmstv225_q = {cstZ56_uid573_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft56_uid572_i_unnamed_k0_zts6mmstv225_b};

    // r56_uid575_i_unnamed_k0_zts6mmstv225(MUX,574)@9 + 1
    assign r56_uid575_i_unnamed_k0_zts6mmstv225_s = opSign56_uid570_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r56_uid575_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r56_uid575_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r56_uid575_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst56_uid574_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r56_uid575_i_unnamed_k0_zts6mmstv225_q <= lshl56_uid571_i_unnamed_k0_zts6mmstv225_b;
                default : r56_uid575_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist7_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j_8(DELAY,1792)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist7_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j_8 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j), .xout(redist7_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid578_i_unnamed_k0_zts6mmstv225(BITJOIN,577)@10
    assign lshl1_uid578_i_unnamed_k0_zts6mmstv225_q = {r56_uid575_i_unnamed_k0_zts6mmstv225_q, redist7_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_j_8_q};

    // nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225(BITSELECT,579)@10
    assign nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_in = lshl1_uid578_i_unnamed_k0_zts6mmstv225_q[8:0];
    assign nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_in[8:0];

    // r0Sub55_uid581_i_unnamed_k0_zts6mmstv225(SUB,580)@10
    assign r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow55_uid580_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow55_uid579_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_q = r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_o[9:0];

    // cond55_uid584_i_unnamed_k0_zts6mmstv225(BITSELECT,583)@10
    assign cond55_uid584_i_unnamed_k0_zts6mmstv225_in = $unsigned({{55{r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_q[9]}}, r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_q});
    assign cond55_uid584_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond55_uid584_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign55_uid585_i_unnamed_k0_zts6mmstv225(LOGICAL,584)@10
    assign opSign55_uid585_i_unnamed_k0_zts6mmstv225_q = cond55_uid584_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid583_i_unnamed_k0_zts6mmstv225_q;

    // q55_uid591_i_unnamed_k0_zts6mmstv225(LOGICAL,590)@10 + 1
    assign q55_uid591_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign55_uid585_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q55_uid591_i_unnamed_k0_zts6mmstv225_delay ( .xin(q55_uid591_i_unnamed_k0_zts6mmstv225_qi), .xout(q55_uid591_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist116_q55_uid591_i_unnamed_k0_zts6mmstv225_q_55(DELAY,1901)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist116_q55_uid591_i_unnamed_k0_zts6mmstv225_q_55 ( .xin(q55_uid591_i_unnamed_k0_zts6mmstv225_q), .xout(redist116_q55_uid591_i_unnamed_k0_zts6mmstv225_q_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR54_uid597_i_unnamed_k0_zts6mmstv225(BITSELECT,596)@11
    assign topBitsDOR54_uid597_i_unnamed_k0_zts6mmstv225_b = redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q[63:10];

    // topBitsDOR_uid598_i_unnamed_k0_zts6mmstv225(LOGICAL,597)@11
    assign topBitsDOR_uid598_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR54_uid597_i_unnamed_k0_zts6mmstv225_b != 54'b000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225(BITSELECT,593)@11
    assign dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_in = redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_9_q[9:0];
    assign dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_in[9:0];

    // lshl55_uid586_i_unnamed_k0_zts6mmstv225(BITSELECT,585)@10
    assign lshl55_uid586_i_unnamed_k0_zts6mmstv225_in = lshl1_uid578_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl55_uid586_i_unnamed_k0_zts6mmstv225_b = lshl55_uid586_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ55_uid588_i_unnamed_k0_zts6mmstv225(CONSTANT,587)
    assign cstZ55_uid588_i_unnamed_k0_zts6mmstv225_q = $unsigned(55'b0000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225(BITSELECT,586)@10
    assign r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_in = r0Sub55_uid581_i_unnamed_k0_zts6mmstv225_q[8:0];
    assign r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_in[8:0];

    // rIteriMuxFirst55_uid589_i_unnamed_k0_zts6mmstv225(BITJOIN,588)@10
    assign rIteriMuxFirst55_uid589_i_unnamed_k0_zts6mmstv225_q = {cstZ55_uid588_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft55_uid587_i_unnamed_k0_zts6mmstv225_b};

    // r55_uid590_i_unnamed_k0_zts6mmstv225(MUX,589)@10 + 1
    assign r55_uid590_i_unnamed_k0_zts6mmstv225_s = opSign55_uid585_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r55_uid590_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r55_uid590_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r55_uid590_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst55_uid589_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r55_uid590_i_unnamed_k0_zts6mmstv225_q <= lshl55_uid586_i_unnamed_k0_zts6mmstv225_b;
                default : r55_uid590_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist8_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k_9(DELAY,1793)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist8_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k_9 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k), .xout(redist8_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid593_i_unnamed_k0_zts6mmstv225(BITJOIN,592)@11
    assign lshl1_uid593_i_unnamed_k0_zts6mmstv225_q = {r55_uid590_i_unnamed_k0_zts6mmstv225_q, redist8_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_k_9_q};

    // nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225(BITSELECT,594)@11
    assign nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_in = lshl1_uid593_i_unnamed_k0_zts6mmstv225_q[9:0];
    assign nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_in[9:0];

    // r0Sub54_uid596_i_unnamed_k0_zts6mmstv225(SUB,595)@11
    assign r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow54_uid595_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow54_uid594_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_q = r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_o[10:0];

    // cond54_uid599_i_unnamed_k0_zts6mmstv225(BITSELECT,598)@11
    assign cond54_uid599_i_unnamed_k0_zts6mmstv225_in = $unsigned({{54{r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_q[10]}}, r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_q});
    assign cond54_uid599_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond54_uid599_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign54_uid600_i_unnamed_k0_zts6mmstv225(LOGICAL,599)@11
    assign opSign54_uid600_i_unnamed_k0_zts6mmstv225_q = cond54_uid599_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid598_i_unnamed_k0_zts6mmstv225_q;

    // q54_uid606_i_unnamed_k0_zts6mmstv225(LOGICAL,605)@11 + 1
    assign q54_uid606_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign54_uid600_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q54_uid606_i_unnamed_k0_zts6mmstv225_delay ( .xin(q54_uid606_i_unnamed_k0_zts6mmstv225_qi), .xout(q54_uid606_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist115_q54_uid606_i_unnamed_k0_zts6mmstv225_q_54(DELAY,1900)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist115_q54_uid606_i_unnamed_k0_zts6mmstv225_q_54 ( .xin(q54_uid606_i_unnamed_k0_zts6mmstv225_q), .xout(redist115_q54_uid606_i_unnamed_k0_zts6mmstv225_q_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR53_uid612_i_unnamed_k0_zts6mmstv225(BITSELECT,611)@12
    assign topBitsDOR53_uid612_i_unnamed_k0_zts6mmstv225_b = redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q[63:11];

    // topBitsDOR_uid613_i_unnamed_k0_zts6mmstv225(LOGICAL,612)@12
    assign topBitsDOR_uid613_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR53_uid612_i_unnamed_k0_zts6mmstv225_b != 53'b00000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225(BITSELECT,608)@12
    assign dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_in = redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_10_q[10:0];
    assign dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_in[10:0];

    // lshl54_uid601_i_unnamed_k0_zts6mmstv225(BITSELECT,600)@11
    assign lshl54_uid601_i_unnamed_k0_zts6mmstv225_in = lshl1_uid593_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl54_uid601_i_unnamed_k0_zts6mmstv225_b = lshl54_uid601_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ54_uid603_i_unnamed_k0_zts6mmstv225(CONSTANT,602)
    assign cstZ54_uid603_i_unnamed_k0_zts6mmstv225_q = $unsigned(54'b000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225(BITSELECT,601)@11
    assign r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_in = r0Sub54_uid596_i_unnamed_k0_zts6mmstv225_q[9:0];
    assign r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_in[9:0];

    // rIteriMuxFirst54_uid604_i_unnamed_k0_zts6mmstv225(BITJOIN,603)@11
    assign rIteriMuxFirst54_uid604_i_unnamed_k0_zts6mmstv225_q = {cstZ54_uid603_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft54_uid602_i_unnamed_k0_zts6mmstv225_b};

    // r54_uid605_i_unnamed_k0_zts6mmstv225(MUX,604)@11 + 1
    assign r54_uid605_i_unnamed_k0_zts6mmstv225_s = opSign54_uid600_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r54_uid605_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r54_uid605_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r54_uid605_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst54_uid604_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r54_uid605_i_unnamed_k0_zts6mmstv225_q <= lshl54_uid601_i_unnamed_k0_zts6mmstv225_b;
                default : r54_uid605_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist9_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l_10(DELAY,1794)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist9_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l_10 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l), .xout(redist9_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid608_i_unnamed_k0_zts6mmstv225(BITJOIN,607)@12
    assign lshl1_uid608_i_unnamed_k0_zts6mmstv225_q = {r54_uid605_i_unnamed_k0_zts6mmstv225_q, redist9_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_l_10_q};

    // nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225(BITSELECT,609)@12
    assign nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_in = lshl1_uid608_i_unnamed_k0_zts6mmstv225_q[10:0];
    assign nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_in[10:0];

    // r0Sub53_uid611_i_unnamed_k0_zts6mmstv225(SUB,610)@12
    assign r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow53_uid610_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow53_uid609_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_q = r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_o[11:0];

    // cond53_uid614_i_unnamed_k0_zts6mmstv225(BITSELECT,613)@12
    assign cond53_uid614_i_unnamed_k0_zts6mmstv225_in = $unsigned({{53{r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_q[11]}}, r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_q});
    assign cond53_uid614_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond53_uid614_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign53_uid615_i_unnamed_k0_zts6mmstv225(LOGICAL,614)@12
    assign opSign53_uid615_i_unnamed_k0_zts6mmstv225_q = cond53_uid614_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid613_i_unnamed_k0_zts6mmstv225_q;

    // q53_uid621_i_unnamed_k0_zts6mmstv225(LOGICAL,620)@12 + 1
    assign q53_uid621_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign53_uid615_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q53_uid621_i_unnamed_k0_zts6mmstv225_delay ( .xin(q53_uid621_i_unnamed_k0_zts6mmstv225_qi), .xout(q53_uid621_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist114_q53_uid621_i_unnamed_k0_zts6mmstv225_q_53(DELAY,1899)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist114_q53_uid621_i_unnamed_k0_zts6mmstv225_q_53 ( .xin(q53_uid621_i_unnamed_k0_zts6mmstv225_q), .xout(redist114_q53_uid621_i_unnamed_k0_zts6mmstv225_q_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR52_uid627_i_unnamed_k0_zts6mmstv225(BITSELECT,626)@13
    assign topBitsDOR52_uid627_i_unnamed_k0_zts6mmstv225_b = redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q[63:12];

    // topBitsDOR_uid628_i_unnamed_k0_zts6mmstv225(LOGICAL,627)@13
    assign topBitsDOR_uid628_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR52_uid627_i_unnamed_k0_zts6mmstv225_b != 52'b0000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225(BITSELECT,623)@13
    assign dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_in = redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_11_q[11:0];
    assign dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_in[11:0];

    // lshl53_uid616_i_unnamed_k0_zts6mmstv225(BITSELECT,615)@12
    assign lshl53_uid616_i_unnamed_k0_zts6mmstv225_in = lshl1_uid608_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl53_uid616_i_unnamed_k0_zts6mmstv225_b = lshl53_uid616_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ53_uid618_i_unnamed_k0_zts6mmstv225(CONSTANT,617)
    assign cstZ53_uid618_i_unnamed_k0_zts6mmstv225_q = $unsigned(53'b00000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225(BITSELECT,616)@12
    assign r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_in = r0Sub53_uid611_i_unnamed_k0_zts6mmstv225_q[10:0];
    assign r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_in[10:0];

    // rIteriMuxFirst53_uid619_i_unnamed_k0_zts6mmstv225(BITJOIN,618)@12
    assign rIteriMuxFirst53_uid619_i_unnamed_k0_zts6mmstv225_q = {cstZ53_uid618_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft53_uid617_i_unnamed_k0_zts6mmstv225_b};

    // r53_uid620_i_unnamed_k0_zts6mmstv225(MUX,619)@12 + 1
    assign r53_uid620_i_unnamed_k0_zts6mmstv225_s = opSign53_uid615_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r53_uid620_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r53_uid620_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r53_uid620_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst53_uid619_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r53_uid620_i_unnamed_k0_zts6mmstv225_q <= lshl53_uid616_i_unnamed_k0_zts6mmstv225_b;
                default : r53_uid620_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist10_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m_11(DELAY,1795)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist10_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m_11 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m), .xout(redist10_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid623_i_unnamed_k0_zts6mmstv225(BITJOIN,622)@13
    assign lshl1_uid623_i_unnamed_k0_zts6mmstv225_q = {r53_uid620_i_unnamed_k0_zts6mmstv225_q, redist10_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_m_11_q};

    // nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225(BITSELECT,624)@13
    assign nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_in = lshl1_uid623_i_unnamed_k0_zts6mmstv225_q[11:0];
    assign nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_in[11:0];

    // r0Sub52_uid626_i_unnamed_k0_zts6mmstv225(SUB,625)@13
    assign r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow52_uid625_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow52_uid624_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_q = r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_o[12:0];

    // cond52_uid629_i_unnamed_k0_zts6mmstv225(BITSELECT,628)@13
    assign cond52_uid629_i_unnamed_k0_zts6mmstv225_in = $unsigned({{52{r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_q[12]}}, r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_q});
    assign cond52_uid629_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond52_uid629_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign52_uid630_i_unnamed_k0_zts6mmstv225(LOGICAL,629)@13
    assign opSign52_uid630_i_unnamed_k0_zts6mmstv225_q = cond52_uid629_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid628_i_unnamed_k0_zts6mmstv225_q;

    // q52_uid636_i_unnamed_k0_zts6mmstv225(LOGICAL,635)@13 + 1
    assign q52_uid636_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign52_uid630_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q52_uid636_i_unnamed_k0_zts6mmstv225_delay ( .xin(q52_uid636_i_unnamed_k0_zts6mmstv225_qi), .xout(q52_uid636_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist113_q52_uid636_i_unnamed_k0_zts6mmstv225_q_52(DELAY,1898)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist113_q52_uid636_i_unnamed_k0_zts6mmstv225_q_52 ( .xin(q52_uid636_i_unnamed_k0_zts6mmstv225_q), .xout(redist113_q52_uid636_i_unnamed_k0_zts6mmstv225_q_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR51_uid642_i_unnamed_k0_zts6mmstv225(BITSELECT,641)@14
    assign topBitsDOR51_uid642_i_unnamed_k0_zts6mmstv225_b = redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q[63:13];

    // topBitsDOR_uid643_i_unnamed_k0_zts6mmstv225(LOGICAL,642)@14
    assign topBitsDOR_uid643_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR51_uid642_i_unnamed_k0_zts6mmstv225_b != 51'b000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225(BITSELECT,638)@14
    assign dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_in = redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_12_q[12:0];
    assign dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_in[12:0];

    // lshl52_uid631_i_unnamed_k0_zts6mmstv225(BITSELECT,630)@13
    assign lshl52_uid631_i_unnamed_k0_zts6mmstv225_in = lshl1_uid623_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl52_uid631_i_unnamed_k0_zts6mmstv225_b = lshl52_uid631_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ52_uid633_i_unnamed_k0_zts6mmstv225(CONSTANT,632)
    assign cstZ52_uid633_i_unnamed_k0_zts6mmstv225_q = $unsigned(52'b0000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225(BITSELECT,631)@13
    assign r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_in = r0Sub52_uid626_i_unnamed_k0_zts6mmstv225_q[11:0];
    assign r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_in[11:0];

    // rIteriMuxFirst52_uid634_i_unnamed_k0_zts6mmstv225(BITJOIN,633)@13
    assign rIteriMuxFirst52_uid634_i_unnamed_k0_zts6mmstv225_q = {cstZ52_uid633_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft52_uid632_i_unnamed_k0_zts6mmstv225_b};

    // r52_uid635_i_unnamed_k0_zts6mmstv225(MUX,634)@13 + 1
    assign r52_uid635_i_unnamed_k0_zts6mmstv225_s = opSign52_uid630_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r52_uid635_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r52_uid635_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r52_uid635_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst52_uid634_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r52_uid635_i_unnamed_k0_zts6mmstv225_q <= lshl52_uid631_i_unnamed_k0_zts6mmstv225_b;
                default : r52_uid635_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist11_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n_12(DELAY,1796)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist11_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n_12 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n), .xout(redist11_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid638_i_unnamed_k0_zts6mmstv225(BITJOIN,637)@14
    assign lshl1_uid638_i_unnamed_k0_zts6mmstv225_q = {r52_uid635_i_unnamed_k0_zts6mmstv225_q, redist11_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_n_12_q};

    // nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225(BITSELECT,639)@14
    assign nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_in = lshl1_uid638_i_unnamed_k0_zts6mmstv225_q[12:0];
    assign nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_in[12:0];

    // r0Sub51_uid641_i_unnamed_k0_zts6mmstv225(SUB,640)@14
    assign r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow51_uid640_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow51_uid639_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_q = r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_o[13:0];

    // cond51_uid644_i_unnamed_k0_zts6mmstv225(BITSELECT,643)@14
    assign cond51_uid644_i_unnamed_k0_zts6mmstv225_in = $unsigned({{51{r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_q[13]}}, r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_q});
    assign cond51_uid644_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond51_uid644_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign51_uid645_i_unnamed_k0_zts6mmstv225(LOGICAL,644)@14
    assign opSign51_uid645_i_unnamed_k0_zts6mmstv225_q = cond51_uid644_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid643_i_unnamed_k0_zts6mmstv225_q;

    // q51_uid651_i_unnamed_k0_zts6mmstv225(LOGICAL,650)@14 + 1
    assign q51_uid651_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign51_uid645_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q51_uid651_i_unnamed_k0_zts6mmstv225_delay ( .xin(q51_uid651_i_unnamed_k0_zts6mmstv225_qi), .xout(q51_uid651_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist112_q51_uid651_i_unnamed_k0_zts6mmstv225_q_51(DELAY,1897)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist112_q51_uid651_i_unnamed_k0_zts6mmstv225_q_51 ( .xin(q51_uid651_i_unnamed_k0_zts6mmstv225_q), .xout(redist112_q51_uid651_i_unnamed_k0_zts6mmstv225_q_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR50_uid657_i_unnamed_k0_zts6mmstv225(BITSELECT,656)@15
    assign topBitsDOR50_uid657_i_unnamed_k0_zts6mmstv225_b = redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q[63:14];

    // topBitsDOR_uid658_i_unnamed_k0_zts6mmstv225(LOGICAL,657)@15
    assign topBitsDOR_uid658_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR50_uid657_i_unnamed_k0_zts6mmstv225_b != 50'b00000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225(BITSELECT,653)@15
    assign dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_in = redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_13_q[13:0];
    assign dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_in[13:0];

    // lshl51_uid646_i_unnamed_k0_zts6mmstv225(BITSELECT,645)@14
    assign lshl51_uid646_i_unnamed_k0_zts6mmstv225_in = lshl1_uid638_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl51_uid646_i_unnamed_k0_zts6mmstv225_b = lshl51_uid646_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ51_uid648_i_unnamed_k0_zts6mmstv225(CONSTANT,647)
    assign cstZ51_uid648_i_unnamed_k0_zts6mmstv225_q = $unsigned(51'b000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225(BITSELECT,646)@14
    assign r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_in = r0Sub51_uid641_i_unnamed_k0_zts6mmstv225_q[12:0];
    assign r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_in[12:0];

    // rIteriMuxFirst51_uid649_i_unnamed_k0_zts6mmstv225(BITJOIN,648)@14
    assign rIteriMuxFirst51_uid649_i_unnamed_k0_zts6mmstv225_q = {cstZ51_uid648_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft51_uid647_i_unnamed_k0_zts6mmstv225_b};

    // r51_uid650_i_unnamed_k0_zts6mmstv225(MUX,649)@14 + 1
    assign r51_uid650_i_unnamed_k0_zts6mmstv225_s = opSign51_uid645_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r51_uid650_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r51_uid650_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r51_uid650_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst51_uid649_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r51_uid650_i_unnamed_k0_zts6mmstv225_q <= lshl51_uid646_i_unnamed_k0_zts6mmstv225_b;
                default : r51_uid650_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist12_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o_13(DELAY,1797)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist12_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o_13 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o), .xout(redist12_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid653_i_unnamed_k0_zts6mmstv225(BITJOIN,652)@15
    assign lshl1_uid653_i_unnamed_k0_zts6mmstv225_q = {r51_uid650_i_unnamed_k0_zts6mmstv225_q, redist12_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o_13_q};

    // nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225(BITSELECT,654)@15
    assign nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_in = lshl1_uid653_i_unnamed_k0_zts6mmstv225_q[13:0];
    assign nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_in[13:0];

    // r0Sub50_uid656_i_unnamed_k0_zts6mmstv225(SUB,655)@15
    assign r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow50_uid655_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow50_uid654_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_q = r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_o[14:0];

    // cond50_uid659_i_unnamed_k0_zts6mmstv225(BITSELECT,658)@15
    assign cond50_uid659_i_unnamed_k0_zts6mmstv225_in = $unsigned({{50{r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_q[14]}}, r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_q});
    assign cond50_uid659_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond50_uid659_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign50_uid660_i_unnamed_k0_zts6mmstv225(LOGICAL,659)@15
    assign opSign50_uid660_i_unnamed_k0_zts6mmstv225_q = cond50_uid659_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid658_i_unnamed_k0_zts6mmstv225_q;

    // q50_uid666_i_unnamed_k0_zts6mmstv225(LOGICAL,665)@15 + 1
    assign q50_uid666_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign50_uid660_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q50_uid666_i_unnamed_k0_zts6mmstv225_delay ( .xin(q50_uid666_i_unnamed_k0_zts6mmstv225_qi), .xout(q50_uid666_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist111_q50_uid666_i_unnamed_k0_zts6mmstv225_q_50(DELAY,1896)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist111_q50_uid666_i_unnamed_k0_zts6mmstv225_q_50 ( .xin(q50_uid666_i_unnamed_k0_zts6mmstv225_q), .xout(redist111_q50_uid666_i_unnamed_k0_zts6mmstv225_q_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR49_uid672_i_unnamed_k0_zts6mmstv225(BITSELECT,671)@16
    assign topBitsDOR49_uid672_i_unnamed_k0_zts6mmstv225_b = redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q[63:15];

    // topBitsDOR_uid673_i_unnamed_k0_zts6mmstv225(LOGICAL,672)@16
    assign topBitsDOR_uid673_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR49_uid672_i_unnamed_k0_zts6mmstv225_b != 49'b0000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225(BITSELECT,668)@16
    assign dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_in = redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_14_q[14:0];
    assign dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_in[14:0];

    // lshl50_uid661_i_unnamed_k0_zts6mmstv225(BITSELECT,660)@15
    assign lshl50_uid661_i_unnamed_k0_zts6mmstv225_in = lshl1_uid653_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl50_uid661_i_unnamed_k0_zts6mmstv225_b = lshl50_uid661_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ50_uid663_i_unnamed_k0_zts6mmstv225(CONSTANT,662)
    assign cstZ50_uid663_i_unnamed_k0_zts6mmstv225_q = $unsigned(50'b00000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225(BITSELECT,661)@15
    assign r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_in = r0Sub50_uid656_i_unnamed_k0_zts6mmstv225_q[13:0];
    assign r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_in[13:0];

    // rIteriMuxFirst50_uid664_i_unnamed_k0_zts6mmstv225(BITJOIN,663)@15
    assign rIteriMuxFirst50_uid664_i_unnamed_k0_zts6mmstv225_q = {cstZ50_uid663_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft50_uid662_i_unnamed_k0_zts6mmstv225_b};

    // r50_uid665_i_unnamed_k0_zts6mmstv225(MUX,664)@15 + 1
    assign r50_uid665_i_unnamed_k0_zts6mmstv225_s = opSign50_uid660_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r50_uid665_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r50_uid665_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r50_uid665_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst50_uid664_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r50_uid665_i_unnamed_k0_zts6mmstv225_q <= lshl50_uid661_i_unnamed_k0_zts6mmstv225_b;
                default : r50_uid665_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist13_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p_14(DELAY,1798)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist13_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p_14 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p), .xout(redist13_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid668_i_unnamed_k0_zts6mmstv225(BITJOIN,667)@16
    assign lshl1_uid668_i_unnamed_k0_zts6mmstv225_q = {r50_uid665_i_unnamed_k0_zts6mmstv225_q, redist13_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_p_14_q};

    // nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225(BITSELECT,669)@16
    assign nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_in = lshl1_uid668_i_unnamed_k0_zts6mmstv225_q[14:0];
    assign nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_in[14:0];

    // r0Sub49_uid671_i_unnamed_k0_zts6mmstv225(SUB,670)@16
    assign r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow49_uid670_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow49_uid669_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_q = r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_o[15:0];

    // cond49_uid674_i_unnamed_k0_zts6mmstv225(BITSELECT,673)@16
    assign cond49_uid674_i_unnamed_k0_zts6mmstv225_in = $unsigned({{49{r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_q[15]}}, r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_q});
    assign cond49_uid674_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond49_uid674_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign49_uid675_i_unnamed_k0_zts6mmstv225(LOGICAL,674)@16
    assign opSign49_uid675_i_unnamed_k0_zts6mmstv225_q = cond49_uid674_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid673_i_unnamed_k0_zts6mmstv225_q;

    // q49_uid681_i_unnamed_k0_zts6mmstv225(LOGICAL,680)@16 + 1
    assign q49_uid681_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign49_uid675_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q49_uid681_i_unnamed_k0_zts6mmstv225_delay ( .xin(q49_uid681_i_unnamed_k0_zts6mmstv225_qi), .xout(q49_uid681_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist110_q49_uid681_i_unnamed_k0_zts6mmstv225_q_49(DELAY,1895)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist110_q49_uid681_i_unnamed_k0_zts6mmstv225_q_49 ( .xin(q49_uid681_i_unnamed_k0_zts6mmstv225_q), .xout(redist110_q49_uid681_i_unnamed_k0_zts6mmstv225_q_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR48_uid687_i_unnamed_k0_zts6mmstv225(BITSELECT,686)@17
    assign topBitsDOR48_uid687_i_unnamed_k0_zts6mmstv225_b = redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q[63:16];

    // topBitsDOR_uid688_i_unnamed_k0_zts6mmstv225(LOGICAL,687)@17
    assign topBitsDOR_uid688_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR48_uid687_i_unnamed_k0_zts6mmstv225_b != 48'b000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225(BITSELECT,683)@17
    assign dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_in = redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_15_q[15:0];
    assign dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_in[15:0];

    // lshl49_uid676_i_unnamed_k0_zts6mmstv225(BITSELECT,675)@16
    assign lshl49_uid676_i_unnamed_k0_zts6mmstv225_in = lshl1_uid668_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl49_uid676_i_unnamed_k0_zts6mmstv225_b = lshl49_uid676_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ49_uid678_i_unnamed_k0_zts6mmstv225(CONSTANT,677)
    assign cstZ49_uid678_i_unnamed_k0_zts6mmstv225_q = $unsigned(49'b0000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225(BITSELECT,676)@16
    assign r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_in = r0Sub49_uid671_i_unnamed_k0_zts6mmstv225_q[14:0];
    assign r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_in[14:0];

    // rIteriMuxFirst49_uid679_i_unnamed_k0_zts6mmstv225(BITJOIN,678)@16
    assign rIteriMuxFirst49_uid679_i_unnamed_k0_zts6mmstv225_q = {cstZ49_uid678_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft49_uid677_i_unnamed_k0_zts6mmstv225_b};

    // r49_uid680_i_unnamed_k0_zts6mmstv225(MUX,679)@16 + 1
    assign r49_uid680_i_unnamed_k0_zts6mmstv225_s = opSign49_uid675_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r49_uid680_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r49_uid680_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r49_uid680_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst49_uid679_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r49_uid680_i_unnamed_k0_zts6mmstv225_q <= lshl49_uid676_i_unnamed_k0_zts6mmstv225_b;
                default : r49_uid680_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist14_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q_15(DELAY,1799)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist14_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q_15 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q), .xout(redist14_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid683_i_unnamed_k0_zts6mmstv225(BITJOIN,682)@17
    assign lshl1_uid683_i_unnamed_k0_zts6mmstv225_q = {r49_uid680_i_unnamed_k0_zts6mmstv225_q, redist14_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_q_15_q};

    // nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225(BITSELECT,684)@17
    assign nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_in = lshl1_uid683_i_unnamed_k0_zts6mmstv225_q[15:0];
    assign nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_in[15:0];

    // r0Sub48_uid686_i_unnamed_k0_zts6mmstv225(SUB,685)@17
    assign r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow48_uid685_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow48_uid684_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_q = r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_o[16:0];

    // cond48_uid689_i_unnamed_k0_zts6mmstv225(BITSELECT,688)@17
    assign cond48_uid689_i_unnamed_k0_zts6mmstv225_in = $unsigned({{48{r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_q[16]}}, r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_q});
    assign cond48_uid689_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond48_uid689_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign48_uid690_i_unnamed_k0_zts6mmstv225(LOGICAL,689)@17
    assign opSign48_uid690_i_unnamed_k0_zts6mmstv225_q = cond48_uid689_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid688_i_unnamed_k0_zts6mmstv225_q;

    // q48_uid696_i_unnamed_k0_zts6mmstv225(LOGICAL,695)@17 + 1
    assign q48_uid696_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign48_uid690_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q48_uid696_i_unnamed_k0_zts6mmstv225_delay ( .xin(q48_uid696_i_unnamed_k0_zts6mmstv225_qi), .xout(q48_uid696_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist109_q48_uid696_i_unnamed_k0_zts6mmstv225_q_48(DELAY,1894)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist109_q48_uid696_i_unnamed_k0_zts6mmstv225_q_48 ( .xin(q48_uid696_i_unnamed_k0_zts6mmstv225_q), .xout(redist109_q48_uid696_i_unnamed_k0_zts6mmstv225_q_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR47_uid702_i_unnamed_k0_zts6mmstv225(BITSELECT,701)@18
    assign topBitsDOR47_uid702_i_unnamed_k0_zts6mmstv225_b = redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q[63:17];

    // topBitsDOR_uid703_i_unnamed_k0_zts6mmstv225(LOGICAL,702)@18
    assign topBitsDOR_uid703_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR47_uid702_i_unnamed_k0_zts6mmstv225_b != 47'b00000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225(BITSELECT,698)@18
    assign dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_in = redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_16_q[16:0];
    assign dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_in[16:0];

    // lshl48_uid691_i_unnamed_k0_zts6mmstv225(BITSELECT,690)@17
    assign lshl48_uid691_i_unnamed_k0_zts6mmstv225_in = lshl1_uid683_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl48_uid691_i_unnamed_k0_zts6mmstv225_b = lshl48_uid691_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ48_uid693_i_unnamed_k0_zts6mmstv225(CONSTANT,692)
    assign cstZ48_uid693_i_unnamed_k0_zts6mmstv225_q = $unsigned(48'b000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225(BITSELECT,691)@17
    assign r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_in = r0Sub48_uid686_i_unnamed_k0_zts6mmstv225_q[15:0];
    assign r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_in[15:0];

    // rIteriMuxFirst48_uid694_i_unnamed_k0_zts6mmstv225(BITJOIN,693)@17
    assign rIteriMuxFirst48_uid694_i_unnamed_k0_zts6mmstv225_q = {cstZ48_uid693_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft48_uid692_i_unnamed_k0_zts6mmstv225_b};

    // r48_uid695_i_unnamed_k0_zts6mmstv225(MUX,694)@17 + 1
    assign r48_uid695_i_unnamed_k0_zts6mmstv225_s = opSign48_uid690_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r48_uid695_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r48_uid695_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r48_uid695_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst48_uid694_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r48_uid695_i_unnamed_k0_zts6mmstv225_q <= lshl48_uid691_i_unnamed_k0_zts6mmstv225_b;
                default : r48_uid695_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist15_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r_16(DELAY,1800)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist15_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r_16 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r), .xout(redist15_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid698_i_unnamed_k0_zts6mmstv225(BITJOIN,697)@18
    assign lshl1_uid698_i_unnamed_k0_zts6mmstv225_q = {r48_uid695_i_unnamed_k0_zts6mmstv225_q, redist15_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_r_16_q};

    // nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225(BITSELECT,699)@18
    assign nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_in = lshl1_uid698_i_unnamed_k0_zts6mmstv225_q[16:0];
    assign nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_in[16:0];

    // r0Sub47_uid701_i_unnamed_k0_zts6mmstv225(SUB,700)@18
    assign r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow47_uid700_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow47_uid699_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_q = r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_o[17:0];

    // cond47_uid704_i_unnamed_k0_zts6mmstv225(BITSELECT,703)@18
    assign cond47_uid704_i_unnamed_k0_zts6mmstv225_in = $unsigned({{47{r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_q[17]}}, r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_q});
    assign cond47_uid704_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond47_uid704_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign47_uid705_i_unnamed_k0_zts6mmstv225(LOGICAL,704)@18
    assign opSign47_uid705_i_unnamed_k0_zts6mmstv225_q = cond47_uid704_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid703_i_unnamed_k0_zts6mmstv225_q;

    // q47_uid711_i_unnamed_k0_zts6mmstv225(LOGICAL,710)@18 + 1
    assign q47_uid711_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign47_uid705_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q47_uid711_i_unnamed_k0_zts6mmstv225_delay ( .xin(q47_uid711_i_unnamed_k0_zts6mmstv225_qi), .xout(q47_uid711_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist108_q47_uid711_i_unnamed_k0_zts6mmstv225_q_47(DELAY,1893)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist108_q47_uid711_i_unnamed_k0_zts6mmstv225_q_47 ( .xin(q47_uid711_i_unnamed_k0_zts6mmstv225_q), .xout(redist108_q47_uid711_i_unnamed_k0_zts6mmstv225_q_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR46_uid717_i_unnamed_k0_zts6mmstv225(BITSELECT,716)@19
    assign topBitsDOR46_uid717_i_unnamed_k0_zts6mmstv225_b = redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q[63:18];

    // topBitsDOR_uid718_i_unnamed_k0_zts6mmstv225(LOGICAL,717)@19
    assign topBitsDOR_uid718_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR46_uid717_i_unnamed_k0_zts6mmstv225_b != 46'b0000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225(BITSELECT,713)@19
    assign dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_in = redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_17_q[17:0];
    assign dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_in[17:0];

    // lshl47_uid706_i_unnamed_k0_zts6mmstv225(BITSELECT,705)@18
    assign lshl47_uid706_i_unnamed_k0_zts6mmstv225_in = lshl1_uid698_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl47_uid706_i_unnamed_k0_zts6mmstv225_b = lshl47_uid706_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ47_uid708_i_unnamed_k0_zts6mmstv225(CONSTANT,707)
    assign cstZ47_uid708_i_unnamed_k0_zts6mmstv225_q = $unsigned(47'b00000000000000000000000000000000000000000000000);

    // r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225(BITSELECT,706)@18
    assign r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_in = r0Sub47_uid701_i_unnamed_k0_zts6mmstv225_q[16:0];
    assign r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_in[16:0];

    // rIteriMuxFirst47_uid709_i_unnamed_k0_zts6mmstv225(BITJOIN,708)@18
    assign rIteriMuxFirst47_uid709_i_unnamed_k0_zts6mmstv225_q = {cstZ47_uid708_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft47_uid707_i_unnamed_k0_zts6mmstv225_b};

    // r47_uid710_i_unnamed_k0_zts6mmstv225(MUX,709)@18 + 1
    assign r47_uid710_i_unnamed_k0_zts6mmstv225_s = opSign47_uid705_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r47_uid710_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r47_uid710_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r47_uid710_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst47_uid709_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r47_uid710_i_unnamed_k0_zts6mmstv225_q <= lshl47_uid706_i_unnamed_k0_zts6mmstv225_b;
                default : r47_uid710_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist16_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s_17(DELAY,1801)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist16_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s_17 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s), .xout(redist16_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid713_i_unnamed_k0_zts6mmstv225(BITJOIN,712)@19
    assign lshl1_uid713_i_unnamed_k0_zts6mmstv225_q = {r47_uid710_i_unnamed_k0_zts6mmstv225_q, redist16_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_s_17_q};

    // nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225(BITSELECT,714)@19
    assign nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_in = lshl1_uid713_i_unnamed_k0_zts6mmstv225_q[17:0];
    assign nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_in[17:0];

    // r0Sub46_uid716_i_unnamed_k0_zts6mmstv225(SUB,715)@19
    assign r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow46_uid715_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow46_uid714_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_q = r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_o[18:0];

    // cond46_uid719_i_unnamed_k0_zts6mmstv225(BITSELECT,718)@19
    assign cond46_uid719_i_unnamed_k0_zts6mmstv225_in = $unsigned({{46{r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_q[18]}}, r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_q});
    assign cond46_uid719_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond46_uid719_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign46_uid720_i_unnamed_k0_zts6mmstv225(LOGICAL,719)@19
    assign opSign46_uid720_i_unnamed_k0_zts6mmstv225_q = cond46_uid719_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid718_i_unnamed_k0_zts6mmstv225_q;

    // q46_uid726_i_unnamed_k0_zts6mmstv225(LOGICAL,725)@19 + 1
    assign q46_uid726_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign46_uid720_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q46_uid726_i_unnamed_k0_zts6mmstv225_delay ( .xin(q46_uid726_i_unnamed_k0_zts6mmstv225_qi), .xout(q46_uid726_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist107_q46_uid726_i_unnamed_k0_zts6mmstv225_q_46(DELAY,1892)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist107_q46_uid726_i_unnamed_k0_zts6mmstv225_q_46 ( .xin(q46_uid726_i_unnamed_k0_zts6mmstv225_q), .xout(redist107_q46_uid726_i_unnamed_k0_zts6mmstv225_q_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR45_uid732_i_unnamed_k0_zts6mmstv225(BITSELECT,731)@20
    assign topBitsDOR45_uid732_i_unnamed_k0_zts6mmstv225_b = redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q[63:19];

    // topBitsDOR_uid733_i_unnamed_k0_zts6mmstv225(LOGICAL,732)@20
    assign topBitsDOR_uid733_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR45_uid732_i_unnamed_k0_zts6mmstv225_b != 45'b000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225(BITSELECT,728)@20
    assign dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_in = redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_18_q[18:0];
    assign dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_in[18:0];

    // lshl46_uid721_i_unnamed_k0_zts6mmstv225(BITSELECT,720)@19
    assign lshl46_uid721_i_unnamed_k0_zts6mmstv225_in = lshl1_uid713_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl46_uid721_i_unnamed_k0_zts6mmstv225_b = lshl46_uid721_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ46_uid723_i_unnamed_k0_zts6mmstv225(CONSTANT,722)
    assign cstZ46_uid723_i_unnamed_k0_zts6mmstv225_q = $unsigned(46'b0000000000000000000000000000000000000000000000);

    // r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225(BITSELECT,721)@19
    assign r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_in = r0Sub46_uid716_i_unnamed_k0_zts6mmstv225_q[17:0];
    assign r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_in[17:0];

    // rIteriMuxFirst46_uid724_i_unnamed_k0_zts6mmstv225(BITJOIN,723)@19
    assign rIteriMuxFirst46_uid724_i_unnamed_k0_zts6mmstv225_q = {cstZ46_uid723_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft46_uid722_i_unnamed_k0_zts6mmstv225_b};

    // r46_uid725_i_unnamed_k0_zts6mmstv225(MUX,724)@19 + 1
    assign r46_uid725_i_unnamed_k0_zts6mmstv225_s = opSign46_uid720_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r46_uid725_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r46_uid725_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r46_uid725_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst46_uid724_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r46_uid725_i_unnamed_k0_zts6mmstv225_q <= lshl46_uid721_i_unnamed_k0_zts6mmstv225_b;
                default : r46_uid725_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist17_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t_18(DELAY,1802)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist17_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t_18 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t), .xout(redist17_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid728_i_unnamed_k0_zts6mmstv225(BITJOIN,727)@20
    assign lshl1_uid728_i_unnamed_k0_zts6mmstv225_q = {r46_uid725_i_unnamed_k0_zts6mmstv225_q, redist17_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_t_18_q};

    // nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225(BITSELECT,729)@20
    assign nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_in = lshl1_uid728_i_unnamed_k0_zts6mmstv225_q[18:0];
    assign nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_in[18:0];

    // r0Sub45_uid731_i_unnamed_k0_zts6mmstv225(SUB,730)@20
    assign r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow45_uid730_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow45_uid729_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_q = r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_o[19:0];

    // cond45_uid734_i_unnamed_k0_zts6mmstv225(BITSELECT,733)@20
    assign cond45_uid734_i_unnamed_k0_zts6mmstv225_in = $unsigned({{45{r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_q[19]}}, r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_q});
    assign cond45_uid734_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond45_uid734_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign45_uid735_i_unnamed_k0_zts6mmstv225(LOGICAL,734)@20
    assign opSign45_uid735_i_unnamed_k0_zts6mmstv225_q = cond45_uid734_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid733_i_unnamed_k0_zts6mmstv225_q;

    // q45_uid741_i_unnamed_k0_zts6mmstv225(LOGICAL,740)@20 + 1
    assign q45_uid741_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign45_uid735_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q45_uid741_i_unnamed_k0_zts6mmstv225_delay ( .xin(q45_uid741_i_unnamed_k0_zts6mmstv225_qi), .xout(q45_uid741_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist106_q45_uid741_i_unnamed_k0_zts6mmstv225_q_45(DELAY,1891)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist106_q45_uid741_i_unnamed_k0_zts6mmstv225_q_45 ( .xin(q45_uid741_i_unnamed_k0_zts6mmstv225_q), .xout(redist106_q45_uid741_i_unnamed_k0_zts6mmstv225_q_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR44_uid747_i_unnamed_k0_zts6mmstv225(BITSELECT,746)@21
    assign topBitsDOR44_uid747_i_unnamed_k0_zts6mmstv225_b = redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q[63:20];

    // topBitsDOR_uid748_i_unnamed_k0_zts6mmstv225(LOGICAL,747)@21
    assign topBitsDOR_uid748_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR44_uid747_i_unnamed_k0_zts6mmstv225_b != 44'b00000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225(BITSELECT,743)@21
    assign dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_in = redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_19_q[19:0];
    assign dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_in[19:0];

    // lshl45_uid736_i_unnamed_k0_zts6mmstv225(BITSELECT,735)@20
    assign lshl45_uid736_i_unnamed_k0_zts6mmstv225_in = lshl1_uid728_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl45_uid736_i_unnamed_k0_zts6mmstv225_b = lshl45_uid736_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ45_uid738_i_unnamed_k0_zts6mmstv225(CONSTANT,737)
    assign cstZ45_uid738_i_unnamed_k0_zts6mmstv225_q = $unsigned(45'b000000000000000000000000000000000000000000000);

    // r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225(BITSELECT,736)@20
    assign r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_in = r0Sub45_uid731_i_unnamed_k0_zts6mmstv225_q[18:0];
    assign r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_in[18:0];

    // rIteriMuxFirst45_uid739_i_unnamed_k0_zts6mmstv225(BITJOIN,738)@20
    assign rIteriMuxFirst45_uid739_i_unnamed_k0_zts6mmstv225_q = {cstZ45_uid738_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft45_uid737_i_unnamed_k0_zts6mmstv225_b};

    // r45_uid740_i_unnamed_k0_zts6mmstv225(MUX,739)@20 + 1
    assign r45_uid740_i_unnamed_k0_zts6mmstv225_s = opSign45_uid735_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r45_uid740_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r45_uid740_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r45_uid740_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst45_uid739_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r45_uid740_i_unnamed_k0_zts6mmstv225_q <= lshl45_uid736_i_unnamed_k0_zts6mmstv225_b;
                default : r45_uid740_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist18_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u_19(DELAY,1803)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist18_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u_19 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u), .xout(redist18_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid743_i_unnamed_k0_zts6mmstv225(BITJOIN,742)@21
    assign lshl1_uid743_i_unnamed_k0_zts6mmstv225_q = {r45_uid740_i_unnamed_k0_zts6mmstv225_q, redist18_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_u_19_q};

    // nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225(BITSELECT,744)@21
    assign nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_in = lshl1_uid743_i_unnamed_k0_zts6mmstv225_q[19:0];
    assign nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_in[19:0];

    // r0Sub44_uid746_i_unnamed_k0_zts6mmstv225(SUB,745)@21
    assign r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow44_uid745_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow44_uid744_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_q = r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_o[20:0];

    // cond44_uid749_i_unnamed_k0_zts6mmstv225(BITSELECT,748)@21
    assign cond44_uid749_i_unnamed_k0_zts6mmstv225_in = $unsigned({{44{r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_q[20]}}, r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_q});
    assign cond44_uid749_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond44_uid749_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign44_uid750_i_unnamed_k0_zts6mmstv225(LOGICAL,749)@21
    assign opSign44_uid750_i_unnamed_k0_zts6mmstv225_q = cond44_uid749_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid748_i_unnamed_k0_zts6mmstv225_q;

    // q44_uid756_i_unnamed_k0_zts6mmstv225(LOGICAL,755)@21 + 1
    assign q44_uid756_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign44_uid750_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q44_uid756_i_unnamed_k0_zts6mmstv225_delay ( .xin(q44_uid756_i_unnamed_k0_zts6mmstv225_qi), .xout(q44_uid756_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist105_q44_uid756_i_unnamed_k0_zts6mmstv225_q_44(DELAY,1890)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist105_q44_uid756_i_unnamed_k0_zts6mmstv225_q_44 ( .xin(q44_uid756_i_unnamed_k0_zts6mmstv225_q), .xout(redist105_q44_uid756_i_unnamed_k0_zts6mmstv225_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR43_uid762_i_unnamed_k0_zts6mmstv225(BITSELECT,761)@22
    assign topBitsDOR43_uid762_i_unnamed_k0_zts6mmstv225_b = redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q[63:21];

    // topBitsDOR_uid763_i_unnamed_k0_zts6mmstv225(LOGICAL,762)@22
    assign topBitsDOR_uid763_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR43_uid762_i_unnamed_k0_zts6mmstv225_b != 43'b0000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225(BITSELECT,758)@22
    assign dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_in = redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_20_q[20:0];
    assign dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_in[20:0];

    // lshl44_uid751_i_unnamed_k0_zts6mmstv225(BITSELECT,750)@21
    assign lshl44_uid751_i_unnamed_k0_zts6mmstv225_in = lshl1_uid743_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl44_uid751_i_unnamed_k0_zts6mmstv225_b = lshl44_uid751_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ44_uid753_i_unnamed_k0_zts6mmstv225(CONSTANT,752)
    assign cstZ44_uid753_i_unnamed_k0_zts6mmstv225_q = $unsigned(44'b00000000000000000000000000000000000000000000);

    // r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225(BITSELECT,751)@21
    assign r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_in = r0Sub44_uid746_i_unnamed_k0_zts6mmstv225_q[19:0];
    assign r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_in[19:0];

    // rIteriMuxFirst44_uid754_i_unnamed_k0_zts6mmstv225(BITJOIN,753)@21
    assign rIteriMuxFirst44_uid754_i_unnamed_k0_zts6mmstv225_q = {cstZ44_uid753_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft44_uid752_i_unnamed_k0_zts6mmstv225_b};

    // r44_uid755_i_unnamed_k0_zts6mmstv225(MUX,754)@21 + 1
    assign r44_uid755_i_unnamed_k0_zts6mmstv225_s = opSign44_uid750_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r44_uid755_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r44_uid755_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r44_uid755_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst44_uid754_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r44_uid755_i_unnamed_k0_zts6mmstv225_q <= lshl44_uid751_i_unnamed_k0_zts6mmstv225_b;
                default : r44_uid755_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist19_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v_20(DELAY,1804)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist19_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v_20 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v), .xout(redist19_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid758_i_unnamed_k0_zts6mmstv225(BITJOIN,757)@22
    assign lshl1_uid758_i_unnamed_k0_zts6mmstv225_q = {r44_uid755_i_unnamed_k0_zts6mmstv225_q, redist19_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_v_20_q};

    // nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225(BITSELECT,759)@22
    assign nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_in = lshl1_uid758_i_unnamed_k0_zts6mmstv225_q[20:0];
    assign nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_in[20:0];

    // r0Sub43_uid761_i_unnamed_k0_zts6mmstv225(SUB,760)@22
    assign r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow43_uid760_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow43_uid759_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_q = r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_o[21:0];

    // cond43_uid764_i_unnamed_k0_zts6mmstv225(BITSELECT,763)@22
    assign cond43_uid764_i_unnamed_k0_zts6mmstv225_in = $unsigned({{43{r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_q[21]}}, r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_q});
    assign cond43_uid764_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond43_uid764_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign43_uid765_i_unnamed_k0_zts6mmstv225(LOGICAL,764)@22
    assign opSign43_uid765_i_unnamed_k0_zts6mmstv225_q = cond43_uid764_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid763_i_unnamed_k0_zts6mmstv225_q;

    // q43_uid771_i_unnamed_k0_zts6mmstv225(LOGICAL,770)@22 + 1
    assign q43_uid771_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign43_uid765_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q43_uid771_i_unnamed_k0_zts6mmstv225_delay ( .xin(q43_uid771_i_unnamed_k0_zts6mmstv225_qi), .xout(q43_uid771_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist104_q43_uid771_i_unnamed_k0_zts6mmstv225_q_43(DELAY,1889)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist104_q43_uid771_i_unnamed_k0_zts6mmstv225_q_43 ( .xin(q43_uid771_i_unnamed_k0_zts6mmstv225_q), .xout(redist104_q43_uid771_i_unnamed_k0_zts6mmstv225_q_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR42_uid777_i_unnamed_k0_zts6mmstv225(BITSELECT,776)@23
    assign topBitsDOR42_uid777_i_unnamed_k0_zts6mmstv225_b = redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q[63:22];

    // topBitsDOR_uid778_i_unnamed_k0_zts6mmstv225(LOGICAL,777)@23
    assign topBitsDOR_uid778_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR42_uid777_i_unnamed_k0_zts6mmstv225_b != 42'b000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225(BITSELECT,773)@23
    assign dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_in = redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_21_q[21:0];
    assign dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_in[21:0];

    // lshl43_uid766_i_unnamed_k0_zts6mmstv225(BITSELECT,765)@22
    assign lshl43_uid766_i_unnamed_k0_zts6mmstv225_in = lshl1_uid758_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl43_uid766_i_unnamed_k0_zts6mmstv225_b = lshl43_uid766_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ43_uid768_i_unnamed_k0_zts6mmstv225(CONSTANT,767)
    assign cstZ43_uid768_i_unnamed_k0_zts6mmstv225_q = $unsigned(43'b0000000000000000000000000000000000000000000);

    // r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225(BITSELECT,766)@22
    assign r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_in = r0Sub43_uid761_i_unnamed_k0_zts6mmstv225_q[20:0];
    assign r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_in[20:0];

    // rIteriMuxFirst43_uid769_i_unnamed_k0_zts6mmstv225(BITJOIN,768)@22
    assign rIteriMuxFirst43_uid769_i_unnamed_k0_zts6mmstv225_q = {cstZ43_uid768_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft43_uid767_i_unnamed_k0_zts6mmstv225_b};

    // r43_uid770_i_unnamed_k0_zts6mmstv225(MUX,769)@22 + 1
    assign r43_uid770_i_unnamed_k0_zts6mmstv225_s = opSign43_uid765_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r43_uid770_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r43_uid770_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r43_uid770_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst43_uid769_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r43_uid770_i_unnamed_k0_zts6mmstv225_q <= lshl43_uid766_i_unnamed_k0_zts6mmstv225_b;
                default : r43_uid770_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist20_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w_21(DELAY,1805)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist20_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w_21 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w), .xout(redist20_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid773_i_unnamed_k0_zts6mmstv225(BITJOIN,772)@23
    assign lshl1_uid773_i_unnamed_k0_zts6mmstv225_q = {r43_uid770_i_unnamed_k0_zts6mmstv225_q, redist20_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_w_21_q};

    // nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225(BITSELECT,774)@23
    assign nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_in = lshl1_uid773_i_unnamed_k0_zts6mmstv225_q[21:0];
    assign nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_in[21:0];

    // r0Sub42_uid776_i_unnamed_k0_zts6mmstv225(SUB,775)@23
    assign r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow42_uid775_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow42_uid774_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_q = r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_o[22:0];

    // cond42_uid779_i_unnamed_k0_zts6mmstv225(BITSELECT,778)@23
    assign cond42_uid779_i_unnamed_k0_zts6mmstv225_in = $unsigned({{42{r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_q[22]}}, r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_q});
    assign cond42_uid779_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond42_uid779_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign42_uid780_i_unnamed_k0_zts6mmstv225(LOGICAL,779)@23
    assign opSign42_uid780_i_unnamed_k0_zts6mmstv225_q = cond42_uid779_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid778_i_unnamed_k0_zts6mmstv225_q;

    // q42_uid786_i_unnamed_k0_zts6mmstv225(LOGICAL,785)@23 + 1
    assign q42_uid786_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign42_uid780_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q42_uid786_i_unnamed_k0_zts6mmstv225_delay ( .xin(q42_uid786_i_unnamed_k0_zts6mmstv225_qi), .xout(q42_uid786_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist103_q42_uid786_i_unnamed_k0_zts6mmstv225_q_42(DELAY,1888)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist103_q42_uid786_i_unnamed_k0_zts6mmstv225_q_42 ( .xin(q42_uid786_i_unnamed_k0_zts6mmstv225_q), .xout(redist103_q42_uid786_i_unnamed_k0_zts6mmstv225_q_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR41_uid792_i_unnamed_k0_zts6mmstv225(BITSELECT,791)@24
    assign topBitsDOR41_uid792_i_unnamed_k0_zts6mmstv225_b = redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q[63:23];

    // topBitsDOR_uid793_i_unnamed_k0_zts6mmstv225(LOGICAL,792)@24
    assign topBitsDOR_uid793_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR41_uid792_i_unnamed_k0_zts6mmstv225_b != 41'b00000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225(BITSELECT,788)@24
    assign dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_in = redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_22_q[22:0];
    assign dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_in[22:0];

    // lshl42_uid781_i_unnamed_k0_zts6mmstv225(BITSELECT,780)@23
    assign lshl42_uid781_i_unnamed_k0_zts6mmstv225_in = lshl1_uid773_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl42_uid781_i_unnamed_k0_zts6mmstv225_b = lshl42_uid781_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ42_uid783_i_unnamed_k0_zts6mmstv225(CONSTANT,782)
    assign cstZ42_uid783_i_unnamed_k0_zts6mmstv225_q = $unsigned(42'b000000000000000000000000000000000000000000);

    // r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225(BITSELECT,781)@23
    assign r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_in = r0Sub42_uid776_i_unnamed_k0_zts6mmstv225_q[21:0];
    assign r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_in[21:0];

    // rIteriMuxFirst42_uid784_i_unnamed_k0_zts6mmstv225(BITJOIN,783)@23
    assign rIteriMuxFirst42_uid784_i_unnamed_k0_zts6mmstv225_q = {cstZ42_uid783_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft42_uid782_i_unnamed_k0_zts6mmstv225_b};

    // r42_uid785_i_unnamed_k0_zts6mmstv225(MUX,784)@23 + 1
    assign r42_uid785_i_unnamed_k0_zts6mmstv225_s = opSign42_uid780_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r42_uid785_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r42_uid785_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r42_uid785_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst42_uid784_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r42_uid785_i_unnamed_k0_zts6mmstv225_q <= lshl42_uid781_i_unnamed_k0_zts6mmstv225_b;
                default : r42_uid785_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist21_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x_22(DELAY,1806)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist21_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x_22 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x), .xout(redist21_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid788_i_unnamed_k0_zts6mmstv225(BITJOIN,787)@24
    assign lshl1_uid788_i_unnamed_k0_zts6mmstv225_q = {r42_uid785_i_unnamed_k0_zts6mmstv225_q, redist21_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_x_22_q};

    // nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225(BITSELECT,789)@24
    assign nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_in = lshl1_uid788_i_unnamed_k0_zts6mmstv225_q[22:0];
    assign nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_in[22:0];

    // r0Sub41_uid791_i_unnamed_k0_zts6mmstv225(SUB,790)@24
    assign r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow41_uid790_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow41_uid789_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_q = r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_o[23:0];

    // cond41_uid794_i_unnamed_k0_zts6mmstv225(BITSELECT,793)@24
    assign cond41_uid794_i_unnamed_k0_zts6mmstv225_in = $unsigned({{41{r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_q[23]}}, r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_q});
    assign cond41_uid794_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond41_uid794_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign41_uid795_i_unnamed_k0_zts6mmstv225(LOGICAL,794)@24
    assign opSign41_uid795_i_unnamed_k0_zts6mmstv225_q = cond41_uid794_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid793_i_unnamed_k0_zts6mmstv225_q;

    // q41_uid801_i_unnamed_k0_zts6mmstv225(LOGICAL,800)@24 + 1
    assign q41_uid801_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign41_uid795_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q41_uid801_i_unnamed_k0_zts6mmstv225_delay ( .xin(q41_uid801_i_unnamed_k0_zts6mmstv225_qi), .xout(q41_uid801_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist102_q41_uid801_i_unnamed_k0_zts6mmstv225_q_41(DELAY,1887)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist102_q41_uid801_i_unnamed_k0_zts6mmstv225_q_41 ( .xin(q41_uid801_i_unnamed_k0_zts6mmstv225_q), .xout(redist102_q41_uid801_i_unnamed_k0_zts6mmstv225_q_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR40_uid807_i_unnamed_k0_zts6mmstv225(BITSELECT,806)@25
    assign topBitsDOR40_uid807_i_unnamed_k0_zts6mmstv225_b = redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q[63:24];

    // topBitsDOR_uid808_i_unnamed_k0_zts6mmstv225(LOGICAL,807)@25
    assign topBitsDOR_uid808_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR40_uid807_i_unnamed_k0_zts6mmstv225_b != 40'b0000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225(BITSELECT,803)@25
    assign dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_in = redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_23_q[23:0];
    assign dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_in[23:0];

    // lshl41_uid796_i_unnamed_k0_zts6mmstv225(BITSELECT,795)@24
    assign lshl41_uid796_i_unnamed_k0_zts6mmstv225_in = lshl1_uid788_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl41_uid796_i_unnamed_k0_zts6mmstv225_b = lshl41_uid796_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ41_uid798_i_unnamed_k0_zts6mmstv225(CONSTANT,797)
    assign cstZ41_uid798_i_unnamed_k0_zts6mmstv225_q = $unsigned(41'b00000000000000000000000000000000000000000);

    // r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225(BITSELECT,796)@24
    assign r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_in = r0Sub41_uid791_i_unnamed_k0_zts6mmstv225_q[22:0];
    assign r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_in[22:0];

    // rIteriMuxFirst41_uid799_i_unnamed_k0_zts6mmstv225(BITJOIN,798)@24
    assign rIteriMuxFirst41_uid799_i_unnamed_k0_zts6mmstv225_q = {cstZ41_uid798_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft41_uid797_i_unnamed_k0_zts6mmstv225_b};

    // r41_uid800_i_unnamed_k0_zts6mmstv225(MUX,799)@24 + 1
    assign r41_uid800_i_unnamed_k0_zts6mmstv225_s = opSign41_uid795_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r41_uid800_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r41_uid800_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r41_uid800_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst41_uid799_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r41_uid800_i_unnamed_k0_zts6mmstv225_q <= lshl41_uid796_i_unnamed_k0_zts6mmstv225_b;
                default : r41_uid800_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist22_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y_23(DELAY,1807)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist22_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y_23 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y), .xout(redist22_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid803_i_unnamed_k0_zts6mmstv225(BITJOIN,802)@25
    assign lshl1_uid803_i_unnamed_k0_zts6mmstv225_q = {r41_uid800_i_unnamed_k0_zts6mmstv225_q, redist22_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_y_23_q};

    // nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225(BITSELECT,804)@25
    assign nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_in = lshl1_uid803_i_unnamed_k0_zts6mmstv225_q[23:0];
    assign nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_in[23:0];

    // r0Sub40_uid806_i_unnamed_k0_zts6mmstv225(SUB,805)@25
    assign r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow40_uid805_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow40_uid804_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_q = r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_o[24:0];

    // cond40_uid809_i_unnamed_k0_zts6mmstv225(BITSELECT,808)@25
    assign cond40_uid809_i_unnamed_k0_zts6mmstv225_in = $unsigned({{40{r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_q[24]}}, r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_q});
    assign cond40_uid809_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond40_uid809_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign40_uid810_i_unnamed_k0_zts6mmstv225(LOGICAL,809)@25
    assign opSign40_uid810_i_unnamed_k0_zts6mmstv225_q = cond40_uid809_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid808_i_unnamed_k0_zts6mmstv225_q;

    // q40_uid816_i_unnamed_k0_zts6mmstv225(LOGICAL,815)@25 + 1
    assign q40_uid816_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign40_uid810_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q40_uid816_i_unnamed_k0_zts6mmstv225_delay ( .xin(q40_uid816_i_unnamed_k0_zts6mmstv225_qi), .xout(q40_uid816_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist101_q40_uid816_i_unnamed_k0_zts6mmstv225_q_40(DELAY,1886)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist101_q40_uid816_i_unnamed_k0_zts6mmstv225_q_40 ( .xin(q40_uid816_i_unnamed_k0_zts6mmstv225_q), .xout(redist101_q40_uid816_i_unnamed_k0_zts6mmstv225_q_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR39_uid822_i_unnamed_k0_zts6mmstv225(BITSELECT,821)@26
    assign topBitsDOR39_uid822_i_unnamed_k0_zts6mmstv225_b = redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q[63:25];

    // topBitsDOR_uid823_i_unnamed_k0_zts6mmstv225(LOGICAL,822)@26
    assign topBitsDOR_uid823_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR39_uid822_i_unnamed_k0_zts6mmstv225_b != 39'b000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225(BITSELECT,818)@26
    assign dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_in = redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_24_q[24:0];
    assign dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_in[24:0];

    // lshl40_uid811_i_unnamed_k0_zts6mmstv225(BITSELECT,810)@25
    assign lshl40_uid811_i_unnamed_k0_zts6mmstv225_in = lshl1_uid803_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl40_uid811_i_unnamed_k0_zts6mmstv225_b = lshl40_uid811_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ40_uid813_i_unnamed_k0_zts6mmstv225(CONSTANT,812)
    assign cstZ40_uid813_i_unnamed_k0_zts6mmstv225_q = $unsigned(40'b0000000000000000000000000000000000000000);

    // r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225(BITSELECT,811)@25
    assign r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_in = r0Sub40_uid806_i_unnamed_k0_zts6mmstv225_q[23:0];
    assign r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_in[23:0];

    // rIteriMuxFirst40_uid814_i_unnamed_k0_zts6mmstv225(BITJOIN,813)@25
    assign rIteriMuxFirst40_uid814_i_unnamed_k0_zts6mmstv225_q = {cstZ40_uid813_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft40_uid812_i_unnamed_k0_zts6mmstv225_b};

    // r40_uid815_i_unnamed_k0_zts6mmstv225(MUX,814)@25 + 1
    assign r40_uid815_i_unnamed_k0_zts6mmstv225_s = opSign40_uid810_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r40_uid815_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r40_uid815_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r40_uid815_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst40_uid814_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r40_uid815_i_unnamed_k0_zts6mmstv225_q <= lshl40_uid811_i_unnamed_k0_zts6mmstv225_b;
                default : r40_uid815_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist23_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z_24(DELAY,1808)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist23_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z_24 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z), .xout(redist23_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid818_i_unnamed_k0_zts6mmstv225(BITJOIN,817)@26
    assign lshl1_uid818_i_unnamed_k0_zts6mmstv225_q = {r40_uid815_i_unnamed_k0_zts6mmstv225_q, redist23_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_z_24_q};

    // nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225(BITSELECT,819)@26
    assign nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_in = lshl1_uid818_i_unnamed_k0_zts6mmstv225_q[24:0];
    assign nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_in[24:0];

    // r0Sub39_uid821_i_unnamed_k0_zts6mmstv225(SUB,820)@26
    assign r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow39_uid820_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow39_uid819_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_q = r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_o[25:0];

    // cond39_uid824_i_unnamed_k0_zts6mmstv225(BITSELECT,823)@26
    assign cond39_uid824_i_unnamed_k0_zts6mmstv225_in = $unsigned({{39{r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_q[25]}}, r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_q});
    assign cond39_uid824_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond39_uid824_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign39_uid825_i_unnamed_k0_zts6mmstv225(LOGICAL,824)@26
    assign opSign39_uid825_i_unnamed_k0_zts6mmstv225_q = cond39_uid824_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid823_i_unnamed_k0_zts6mmstv225_q;

    // q39_uid831_i_unnamed_k0_zts6mmstv225(LOGICAL,830)@26 + 1
    assign q39_uid831_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign39_uid825_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q39_uid831_i_unnamed_k0_zts6mmstv225_delay ( .xin(q39_uid831_i_unnamed_k0_zts6mmstv225_qi), .xout(q39_uid831_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist100_q39_uid831_i_unnamed_k0_zts6mmstv225_q_39(DELAY,1885)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist100_q39_uid831_i_unnamed_k0_zts6mmstv225_q_39 ( .xin(q39_uid831_i_unnamed_k0_zts6mmstv225_q), .xout(redist100_q39_uid831_i_unnamed_k0_zts6mmstv225_q_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR38_uid837_i_unnamed_k0_zts6mmstv225(BITSELECT,836)@27
    assign topBitsDOR38_uid837_i_unnamed_k0_zts6mmstv225_b = redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q[63:26];

    // topBitsDOR_uid838_i_unnamed_k0_zts6mmstv225(LOGICAL,837)@27
    assign topBitsDOR_uid838_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR38_uid837_i_unnamed_k0_zts6mmstv225_b != 38'b00000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225(BITSELECT,833)@27
    assign dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_in = redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_25_q[25:0];
    assign dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_in[25:0];

    // lshl39_uid826_i_unnamed_k0_zts6mmstv225(BITSELECT,825)@26
    assign lshl39_uid826_i_unnamed_k0_zts6mmstv225_in = lshl1_uid818_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl39_uid826_i_unnamed_k0_zts6mmstv225_b = lshl39_uid826_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ39_uid828_i_unnamed_k0_zts6mmstv225(CONSTANT,827)
    assign cstZ39_uid828_i_unnamed_k0_zts6mmstv225_q = $unsigned(39'b000000000000000000000000000000000000000);

    // r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225(BITSELECT,826)@26
    assign r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_in = r0Sub39_uid821_i_unnamed_k0_zts6mmstv225_q[24:0];
    assign r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_in[24:0];

    // rIteriMuxFirst39_uid829_i_unnamed_k0_zts6mmstv225(BITJOIN,828)@26
    assign rIteriMuxFirst39_uid829_i_unnamed_k0_zts6mmstv225_q = {cstZ39_uid828_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft39_uid827_i_unnamed_k0_zts6mmstv225_b};

    // r39_uid830_i_unnamed_k0_zts6mmstv225(MUX,829)@26 + 1
    assign r39_uid830_i_unnamed_k0_zts6mmstv225_s = opSign39_uid825_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r39_uid830_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r39_uid830_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r39_uid830_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst39_uid829_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r39_uid830_i_unnamed_k0_zts6mmstv225_q <= lshl39_uid826_i_unnamed_k0_zts6mmstv225_b;
                default : r39_uid830_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist24_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa_25(DELAY,1809)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist24_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa_25 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa), .xout(redist24_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid833_i_unnamed_k0_zts6mmstv225(BITJOIN,832)@27
    assign lshl1_uid833_i_unnamed_k0_zts6mmstv225_q = {r39_uid830_i_unnamed_k0_zts6mmstv225_q, redist24_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_aa_25_q};

    // nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225(BITSELECT,834)@27
    assign nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_in = lshl1_uid833_i_unnamed_k0_zts6mmstv225_q[25:0];
    assign nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_in[25:0];

    // r0Sub38_uid836_i_unnamed_k0_zts6mmstv225(SUB,835)@27
    assign r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow38_uid835_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow38_uid834_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_q = r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_o[26:0];

    // cond38_uid839_i_unnamed_k0_zts6mmstv225(BITSELECT,838)@27
    assign cond38_uid839_i_unnamed_k0_zts6mmstv225_in = $unsigned({{38{r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_q[26]}}, r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_q});
    assign cond38_uid839_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond38_uid839_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign38_uid840_i_unnamed_k0_zts6mmstv225(LOGICAL,839)@27
    assign opSign38_uid840_i_unnamed_k0_zts6mmstv225_q = cond38_uid839_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid838_i_unnamed_k0_zts6mmstv225_q;

    // q38_uid846_i_unnamed_k0_zts6mmstv225(LOGICAL,845)@27 + 1
    assign q38_uid846_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign38_uid840_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q38_uid846_i_unnamed_k0_zts6mmstv225_delay ( .xin(q38_uid846_i_unnamed_k0_zts6mmstv225_qi), .xout(q38_uid846_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist99_q38_uid846_i_unnamed_k0_zts6mmstv225_q_38(DELAY,1884)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist99_q38_uid846_i_unnamed_k0_zts6mmstv225_q_38 ( .xin(q38_uid846_i_unnamed_k0_zts6mmstv225_q), .xout(redist99_q38_uid846_i_unnamed_k0_zts6mmstv225_q_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR37_uid852_i_unnamed_k0_zts6mmstv225(BITSELECT,851)@28
    assign topBitsDOR37_uid852_i_unnamed_k0_zts6mmstv225_b = redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q[63:27];

    // topBitsDOR_uid853_i_unnamed_k0_zts6mmstv225(LOGICAL,852)@28
    assign topBitsDOR_uid853_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR37_uid852_i_unnamed_k0_zts6mmstv225_b != 37'b0000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225(BITSELECT,848)@28
    assign dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_in = redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_26_q[26:0];
    assign dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_in[26:0];

    // lshl38_uid841_i_unnamed_k0_zts6mmstv225(BITSELECT,840)@27
    assign lshl38_uid841_i_unnamed_k0_zts6mmstv225_in = lshl1_uid833_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl38_uid841_i_unnamed_k0_zts6mmstv225_b = lshl38_uid841_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ38_uid843_i_unnamed_k0_zts6mmstv225(CONSTANT,842)
    assign cstZ38_uid843_i_unnamed_k0_zts6mmstv225_q = $unsigned(38'b00000000000000000000000000000000000000);

    // r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225(BITSELECT,841)@27
    assign r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_in = r0Sub38_uid836_i_unnamed_k0_zts6mmstv225_q[25:0];
    assign r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_in[25:0];

    // rIteriMuxFirst38_uid844_i_unnamed_k0_zts6mmstv225(BITJOIN,843)@27
    assign rIteriMuxFirst38_uid844_i_unnamed_k0_zts6mmstv225_q = {cstZ38_uid843_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft38_uid842_i_unnamed_k0_zts6mmstv225_b};

    // r38_uid845_i_unnamed_k0_zts6mmstv225(MUX,844)@27 + 1
    assign r38_uid845_i_unnamed_k0_zts6mmstv225_s = opSign38_uid840_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r38_uid845_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r38_uid845_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r38_uid845_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst38_uid844_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r38_uid845_i_unnamed_k0_zts6mmstv225_q <= lshl38_uid841_i_unnamed_k0_zts6mmstv225_b;
                default : r38_uid845_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist25_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb_26(DELAY,1810)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist25_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb_26 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb), .xout(redist25_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid848_i_unnamed_k0_zts6mmstv225(BITJOIN,847)@28
    assign lshl1_uid848_i_unnamed_k0_zts6mmstv225_q = {r38_uid845_i_unnamed_k0_zts6mmstv225_q, redist25_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_bb_26_q};

    // nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225(BITSELECT,849)@28
    assign nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_in = lshl1_uid848_i_unnamed_k0_zts6mmstv225_q[26:0];
    assign nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_in[26:0];

    // r0Sub37_uid851_i_unnamed_k0_zts6mmstv225(SUB,850)@28
    assign r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow37_uid850_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow37_uid849_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_q = r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_o[27:0];

    // cond37_uid854_i_unnamed_k0_zts6mmstv225(BITSELECT,853)@28
    assign cond37_uid854_i_unnamed_k0_zts6mmstv225_in = $unsigned({{37{r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_q[27]}}, r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_q});
    assign cond37_uid854_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond37_uid854_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign37_uid855_i_unnamed_k0_zts6mmstv225(LOGICAL,854)@28
    assign opSign37_uid855_i_unnamed_k0_zts6mmstv225_q = cond37_uid854_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid853_i_unnamed_k0_zts6mmstv225_q;

    // q37_uid861_i_unnamed_k0_zts6mmstv225(LOGICAL,860)@28 + 1
    assign q37_uid861_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign37_uid855_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q37_uid861_i_unnamed_k0_zts6mmstv225_delay ( .xin(q37_uid861_i_unnamed_k0_zts6mmstv225_qi), .xout(q37_uid861_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist98_q37_uid861_i_unnamed_k0_zts6mmstv225_q_37(DELAY,1883)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist98_q37_uid861_i_unnamed_k0_zts6mmstv225_q_37 ( .xin(q37_uid861_i_unnamed_k0_zts6mmstv225_q), .xout(redist98_q37_uid861_i_unnamed_k0_zts6mmstv225_q_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR36_uid867_i_unnamed_k0_zts6mmstv225(BITSELECT,866)@29
    assign topBitsDOR36_uid867_i_unnamed_k0_zts6mmstv225_b = redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q[63:28];

    // topBitsDOR_uid868_i_unnamed_k0_zts6mmstv225(LOGICAL,867)@29
    assign topBitsDOR_uid868_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR36_uid867_i_unnamed_k0_zts6mmstv225_b != 36'b000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225(BITSELECT,863)@29
    assign dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_in = redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_27_q[27:0];
    assign dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_in[27:0];

    // lshl37_uid856_i_unnamed_k0_zts6mmstv225(BITSELECT,855)@28
    assign lshl37_uid856_i_unnamed_k0_zts6mmstv225_in = lshl1_uid848_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl37_uid856_i_unnamed_k0_zts6mmstv225_b = lshl37_uid856_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ37_uid858_i_unnamed_k0_zts6mmstv225(CONSTANT,857)
    assign cstZ37_uid858_i_unnamed_k0_zts6mmstv225_q = $unsigned(37'b0000000000000000000000000000000000000);

    // r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225(BITSELECT,856)@28
    assign r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_in = r0Sub37_uid851_i_unnamed_k0_zts6mmstv225_q[26:0];
    assign r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_in[26:0];

    // rIteriMuxFirst37_uid859_i_unnamed_k0_zts6mmstv225(BITJOIN,858)@28
    assign rIteriMuxFirst37_uid859_i_unnamed_k0_zts6mmstv225_q = {cstZ37_uid858_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft37_uid857_i_unnamed_k0_zts6mmstv225_b};

    // r37_uid860_i_unnamed_k0_zts6mmstv225(MUX,859)@28 + 1
    assign r37_uid860_i_unnamed_k0_zts6mmstv225_s = opSign37_uid855_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r37_uid860_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r37_uid860_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r37_uid860_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst37_uid859_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r37_uid860_i_unnamed_k0_zts6mmstv225_q <= lshl37_uid856_i_unnamed_k0_zts6mmstv225_b;
                default : r37_uid860_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist26_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc_27(DELAY,1811)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist26_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc_27 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc), .xout(redist26_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid863_i_unnamed_k0_zts6mmstv225(BITJOIN,862)@29
    assign lshl1_uid863_i_unnamed_k0_zts6mmstv225_q = {r37_uid860_i_unnamed_k0_zts6mmstv225_q, redist26_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_cc_27_q};

    // nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225(BITSELECT,864)@29
    assign nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_in = lshl1_uid863_i_unnamed_k0_zts6mmstv225_q[27:0];
    assign nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_in[27:0];

    // r0Sub36_uid866_i_unnamed_k0_zts6mmstv225(SUB,865)@29
    assign r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow36_uid865_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow36_uid864_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_q = r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_o[28:0];

    // cond36_uid869_i_unnamed_k0_zts6mmstv225(BITSELECT,868)@29
    assign cond36_uid869_i_unnamed_k0_zts6mmstv225_in = $unsigned({{36{r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_q[28]}}, r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_q});
    assign cond36_uid869_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond36_uid869_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign36_uid870_i_unnamed_k0_zts6mmstv225(LOGICAL,869)@29
    assign opSign36_uid870_i_unnamed_k0_zts6mmstv225_q = cond36_uid869_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid868_i_unnamed_k0_zts6mmstv225_q;

    // q36_uid876_i_unnamed_k0_zts6mmstv225(LOGICAL,875)@29 + 1
    assign q36_uid876_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign36_uid870_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q36_uid876_i_unnamed_k0_zts6mmstv225_delay ( .xin(q36_uid876_i_unnamed_k0_zts6mmstv225_qi), .xout(q36_uid876_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist97_q36_uid876_i_unnamed_k0_zts6mmstv225_q_36(DELAY,1882)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist97_q36_uid876_i_unnamed_k0_zts6mmstv225_q_36 ( .xin(q36_uid876_i_unnamed_k0_zts6mmstv225_q), .xout(redist97_q36_uid876_i_unnamed_k0_zts6mmstv225_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR35_uid882_i_unnamed_k0_zts6mmstv225(BITSELECT,881)@30
    assign topBitsDOR35_uid882_i_unnamed_k0_zts6mmstv225_b = redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q[63:29];

    // topBitsDOR_uid883_i_unnamed_k0_zts6mmstv225(LOGICAL,882)@30
    assign topBitsDOR_uid883_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR35_uid882_i_unnamed_k0_zts6mmstv225_b != 35'b00000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225(BITSELECT,878)@30
    assign dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_in = redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q[28:0];
    assign dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_in[28:0];

    // lshl36_uid871_i_unnamed_k0_zts6mmstv225(BITSELECT,870)@29
    assign lshl36_uid871_i_unnamed_k0_zts6mmstv225_in = lshl1_uid863_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl36_uid871_i_unnamed_k0_zts6mmstv225_b = lshl36_uid871_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ36_uid873_i_unnamed_k0_zts6mmstv225(CONSTANT,872)
    assign cstZ36_uid873_i_unnamed_k0_zts6mmstv225_q = $unsigned(36'b000000000000000000000000000000000000);

    // r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225(BITSELECT,871)@29
    assign r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_in = r0Sub36_uid866_i_unnamed_k0_zts6mmstv225_q[27:0];
    assign r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_in[27:0];

    // rIteriMuxFirst36_uid874_i_unnamed_k0_zts6mmstv225(BITJOIN,873)@29
    assign rIteriMuxFirst36_uid874_i_unnamed_k0_zts6mmstv225_q = {cstZ36_uid873_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft36_uid872_i_unnamed_k0_zts6mmstv225_b};

    // r36_uid875_i_unnamed_k0_zts6mmstv225(MUX,874)@29 + 1
    assign r36_uid875_i_unnamed_k0_zts6mmstv225_s = opSign36_uid870_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r36_uid875_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r36_uid875_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r36_uid875_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst36_uid874_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r36_uid875_i_unnamed_k0_zts6mmstv225_q <= lshl36_uid871_i_unnamed_k0_zts6mmstv225_b;
                default : r36_uid875_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist27_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd_28(DELAY,1812)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist27_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd_28 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd), .xout(redist27_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid878_i_unnamed_k0_zts6mmstv225(BITJOIN,877)@30
    assign lshl1_uid878_i_unnamed_k0_zts6mmstv225_q = {r36_uid875_i_unnamed_k0_zts6mmstv225_q, redist27_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_dd_28_q};

    // nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225(BITSELECT,879)@30
    assign nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_in = lshl1_uid878_i_unnamed_k0_zts6mmstv225_q[28:0];
    assign nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_in[28:0];

    // r0Sub35_uid881_i_unnamed_k0_zts6mmstv225(SUB,880)@30
    assign r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow35_uid880_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow35_uid879_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_q = r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_o[29:0];

    // cond35_uid884_i_unnamed_k0_zts6mmstv225(BITSELECT,883)@30
    assign cond35_uid884_i_unnamed_k0_zts6mmstv225_in = $unsigned({{35{r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_q[29]}}, r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_q});
    assign cond35_uid884_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond35_uid884_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign35_uid885_i_unnamed_k0_zts6mmstv225(LOGICAL,884)@30
    assign opSign35_uid885_i_unnamed_k0_zts6mmstv225_q = cond35_uid884_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid883_i_unnamed_k0_zts6mmstv225_q;

    // q35_uid891_i_unnamed_k0_zts6mmstv225(LOGICAL,890)@30 + 1
    assign q35_uid891_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign35_uid885_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q35_uid891_i_unnamed_k0_zts6mmstv225_delay ( .xin(q35_uid891_i_unnamed_k0_zts6mmstv225_qi), .xout(q35_uid891_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist96_q35_uid891_i_unnamed_k0_zts6mmstv225_q_35(DELAY,1881)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist96_q35_uid891_i_unnamed_k0_zts6mmstv225_q_35 ( .xin(q35_uid891_i_unnamed_k0_zts6mmstv225_q), .xout(redist96_q35_uid891_i_unnamed_k0_zts6mmstv225_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_notEnable(LOGICAL,2151)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_nor(LOGICAL,2152)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_nor_q = ~ (redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_notEnable_q | redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena_q);

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_last(CONSTANT,2148)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_last_q = $unsigned(6'b011110);

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp(LOGICAL,2149)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_b = {1'b0, redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_q};
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_q = $unsigned(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_last_q == redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_b ? 1'b1 : 1'b0);

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmpReg(REG,2150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmpReg_q <= $unsigned(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmp_q);
        end
    end

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena(REG,2153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_nor_q == 1'b1)
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena_q <= $unsigned(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_cmpReg_q);
        end
    end

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_enaAnd(LOGICAL,2154)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_enaAnd_q = redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_sticky_ena_q & VCC_q;

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt(COUNTER,2146)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_i <= $unsigned(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_q = redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_i[4:0];

    // redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29(DELAY,2022)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q <= '0;
        end
        else
        begin
            redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q <= $unsigned(redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_28_q);
        end
    end

    // topBitsDOR34_uid897_i_unnamed_k0_zts6mmstv225(BITSELECT,896)@31
    assign topBitsDOR34_uid897_i_unnamed_k0_zts6mmstv225_b = redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q[63:30];

    // topBitsDOR_uid898_i_unnamed_k0_zts6mmstv225(LOGICAL,897)@31
    assign topBitsDOR_uid898_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR34_uid897_i_unnamed_k0_zts6mmstv225_b != 34'b0000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225(BITSELECT,893)@31
    assign dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_in = redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q[29:0];
    assign dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_in[29:0];

    // lshl35_uid886_i_unnamed_k0_zts6mmstv225(BITSELECT,885)@30
    assign lshl35_uid886_i_unnamed_k0_zts6mmstv225_in = lshl1_uid878_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl35_uid886_i_unnamed_k0_zts6mmstv225_b = lshl35_uid886_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ35_uid888_i_unnamed_k0_zts6mmstv225(CONSTANT,887)
    assign cstZ35_uid888_i_unnamed_k0_zts6mmstv225_q = $unsigned(35'b00000000000000000000000000000000000);

    // r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225(BITSELECT,886)@30
    assign r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_in = r0Sub35_uid881_i_unnamed_k0_zts6mmstv225_q[28:0];
    assign r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_in[28:0];

    // rIteriMuxFirst35_uid889_i_unnamed_k0_zts6mmstv225(BITJOIN,888)@30
    assign rIteriMuxFirst35_uid889_i_unnamed_k0_zts6mmstv225_q = {cstZ35_uid888_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft35_uid887_i_unnamed_k0_zts6mmstv225_b};

    // r35_uid890_i_unnamed_k0_zts6mmstv225(MUX,889)@30 + 1
    assign r35_uid890_i_unnamed_k0_zts6mmstv225_s = opSign35_uid885_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r35_uid890_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r35_uid890_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r35_uid890_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst35_uid889_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r35_uid890_i_unnamed_k0_zts6mmstv225_q <= lshl35_uid886_i_unnamed_k0_zts6mmstv225_b;
                default : r35_uid890_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist28_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee_29(DELAY,1813)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist28_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee_29 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee), .xout(redist28_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid893_i_unnamed_k0_zts6mmstv225(BITJOIN,892)@31
    assign lshl1_uid893_i_unnamed_k0_zts6mmstv225_q = {r35_uid890_i_unnamed_k0_zts6mmstv225_q, redist28_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ee_29_q};

    // nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225(BITSELECT,894)@31
    assign nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_in = lshl1_uid893_i_unnamed_k0_zts6mmstv225_q[29:0];
    assign nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_in[29:0];

    // r0Sub34_uid896_i_unnamed_k0_zts6mmstv225(SUB,895)@31
    assign r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow34_uid895_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow34_uid894_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_q = r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_o[30:0];

    // cond34_uid899_i_unnamed_k0_zts6mmstv225(BITSELECT,898)@31
    assign cond34_uid899_i_unnamed_k0_zts6mmstv225_in = $unsigned({{34{r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_q[30]}}, r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_q});
    assign cond34_uid899_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond34_uid899_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign34_uid900_i_unnamed_k0_zts6mmstv225(LOGICAL,899)@31
    assign opSign34_uid900_i_unnamed_k0_zts6mmstv225_q = cond34_uid899_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid898_i_unnamed_k0_zts6mmstv225_q;

    // q34_uid906_i_unnamed_k0_zts6mmstv225(LOGICAL,905)@31 + 1
    assign q34_uid906_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign34_uid900_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q34_uid906_i_unnamed_k0_zts6mmstv225_delay ( .xin(q34_uid906_i_unnamed_k0_zts6mmstv225_qi), .xout(q34_uid906_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_wraddr(REG,2147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_wraddr_q <= $unsigned(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_q);
        end
    end

    // redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem(DUALMEM,2145)
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ia = $unsigned(q34_uid906_i_unnamed_k0_zts6mmstv225_q);
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_aa = redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_wraddr_q;
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ab = redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_rdcnt_q;
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_dmem (
        .clocken1(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_reset0),
        .clock1(clock),
        .address_a(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_aa),
        .data_a(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_ab),
        .q_b(redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_q = redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_iq[0:0];

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_notEnable(LOGICAL,2141)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_nor(LOGICAL,2142)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_nor_q = ~ (redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_notEnable_q | redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena_q);

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_last(CONSTANT,2138)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_last_q = $unsigned(6'b011101);

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp(LOGICAL,2139)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_b = {1'b0, redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_q};
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_q = $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_last_q == redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_b ? 1'b1 : 1'b0);

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmpReg(REG,2140)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmpReg_q <= $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmp_q);
        end
    end

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena(REG,2143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_nor_q == 1'b1)
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena_q <= $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_cmpReg_q);
        end
    end

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_enaAnd(LOGICAL,2144)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_enaAnd_q = redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_sticky_ena_q & VCC_q;

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt(COUNTER,2136)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i <= 5'd0;
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i == 5'd29)
            begin
                redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_eq <= 1'b0;
            end
            if (redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_eq == 1'b1)
            begin
                redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i <= $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i <= $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_q = redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_i[4:0];

    // redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30(DELAY,2023)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q <= '0;
        end
        else
        begin
            redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q <= $unsigned(redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_29_q);
        end
    end

    // topBitsDOR33_uid912_i_unnamed_k0_zts6mmstv225(BITSELECT,911)@32
    assign topBitsDOR33_uid912_i_unnamed_k0_zts6mmstv225_b = redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q[63:31];

    // topBitsDOR_uid913_i_unnamed_k0_zts6mmstv225(LOGICAL,912)@32
    assign topBitsDOR_uid913_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR33_uid912_i_unnamed_k0_zts6mmstv225_b != 33'b000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225(BITSELECT,908)@32
    assign dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_in = redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q[30:0];
    assign dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_in[30:0];

    // lshl34_uid901_i_unnamed_k0_zts6mmstv225(BITSELECT,900)@31
    assign lshl34_uid901_i_unnamed_k0_zts6mmstv225_in = lshl1_uid893_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl34_uid901_i_unnamed_k0_zts6mmstv225_b = lshl34_uid901_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ34_uid903_i_unnamed_k0_zts6mmstv225(CONSTANT,902)
    assign cstZ34_uid903_i_unnamed_k0_zts6mmstv225_q = $unsigned(34'b0000000000000000000000000000000000);

    // r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225(BITSELECT,901)@31
    assign r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_in = r0Sub34_uid896_i_unnamed_k0_zts6mmstv225_q[29:0];
    assign r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_in[29:0];

    // rIteriMuxFirst34_uid904_i_unnamed_k0_zts6mmstv225(BITJOIN,903)@31
    assign rIteriMuxFirst34_uid904_i_unnamed_k0_zts6mmstv225_q = {cstZ34_uid903_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft34_uid902_i_unnamed_k0_zts6mmstv225_b};

    // r34_uid905_i_unnamed_k0_zts6mmstv225(MUX,904)@31 + 1
    assign r34_uid905_i_unnamed_k0_zts6mmstv225_s = opSign34_uid900_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r34_uid905_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r34_uid905_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r34_uid905_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst34_uid904_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r34_uid905_i_unnamed_k0_zts6mmstv225_q <= lshl34_uid901_i_unnamed_k0_zts6mmstv225_b;
                default : r34_uid905_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist29_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff_30(DELAY,1814)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist29_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff_30 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff), .xout(redist29_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid908_i_unnamed_k0_zts6mmstv225(BITJOIN,907)@32
    assign lshl1_uid908_i_unnamed_k0_zts6mmstv225_q = {r34_uid905_i_unnamed_k0_zts6mmstv225_q, redist29_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ff_30_q};

    // nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225(BITSELECT,909)@32
    assign nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_in = lshl1_uid908_i_unnamed_k0_zts6mmstv225_q[30:0];
    assign nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_in[30:0];

    // r0Sub33_uid911_i_unnamed_k0_zts6mmstv225(SUB,910)@32
    assign r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow33_uid910_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow33_uid909_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_q = r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_o[31:0];

    // cond33_uid914_i_unnamed_k0_zts6mmstv225(BITSELECT,913)@32
    assign cond33_uid914_i_unnamed_k0_zts6mmstv225_in = $unsigned({{33{r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_q[31]}}, r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_q});
    assign cond33_uid914_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond33_uid914_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign33_uid915_i_unnamed_k0_zts6mmstv225(LOGICAL,914)@32
    assign opSign33_uid915_i_unnamed_k0_zts6mmstv225_q = cond33_uid914_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid913_i_unnamed_k0_zts6mmstv225_q;

    // q33_uid921_i_unnamed_k0_zts6mmstv225(LOGICAL,920)@32 + 1
    assign q33_uid921_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign33_uid915_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q33_uid921_i_unnamed_k0_zts6mmstv225_delay ( .xin(q33_uid921_i_unnamed_k0_zts6mmstv225_qi), .xout(q33_uid921_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_wraddr(REG,2137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_wraddr_q <= $unsigned(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_q);
        end
    end

    // redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem(DUALMEM,2135)
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ia = $unsigned(q33_uid921_i_unnamed_k0_zts6mmstv225_q);
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_aa = redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_wraddr_q;
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ab = redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_rdcnt_q;
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_dmem (
        .clocken1(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_reset0),
        .clock1(clock),
        .address_a(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_aa),
        .data_a(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_ab),
        .q_b(redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_q = redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_iq[0:0];

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_notEnable(LOGICAL,2131)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_nor(LOGICAL,2132)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_nor_q = ~ (redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_notEnable_q | redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena_q);

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_last(CONSTANT,2128)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_last_q = $unsigned(6'b011100);

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp(LOGICAL,2129)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_b = {1'b0, redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_q};
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_q = $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_last_q == redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_b ? 1'b1 : 1'b0);

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmpReg(REG,2130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmpReg_q <= $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmp_q);
        end
    end

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena(REG,2133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_nor_q == 1'b1)
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena_q <= $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_cmpReg_q);
        end
    end

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_enaAnd(LOGICAL,2134)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_enaAnd_q = redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_sticky_ena_q & VCC_q;

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt(COUNTER,2126)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i <= 5'd0;
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i == 5'd28)
            begin
                redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_eq <= 1'b0;
            end
            if (redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_eq == 1'b1)
            begin
                redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i <= $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i <= $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_q = redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_i[4:0];

    // redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31(DELAY,2024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q <= '0;
        end
        else
        begin
            redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q <= $unsigned(redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_30_q);
        end
    end

    // topBitsDOR32_uid927_i_unnamed_k0_zts6mmstv225(BITSELECT,926)@33
    assign topBitsDOR32_uid927_i_unnamed_k0_zts6mmstv225_b = redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q[63:32];

    // topBitsDOR_uid928_i_unnamed_k0_zts6mmstv225(LOGICAL,927)@33
    assign topBitsDOR_uid928_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR32_uid927_i_unnamed_k0_zts6mmstv225_b != 32'b00000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225(BITSELECT,923)@33
    assign dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_in = redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q[31:0];
    assign dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_in[31:0];

    // lshl33_uid916_i_unnamed_k0_zts6mmstv225(BITSELECT,915)@32
    assign lshl33_uid916_i_unnamed_k0_zts6mmstv225_in = lshl1_uid908_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl33_uid916_i_unnamed_k0_zts6mmstv225_b = lshl33_uid916_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ33_uid918_i_unnamed_k0_zts6mmstv225(CONSTANT,917)
    assign cstZ33_uid918_i_unnamed_k0_zts6mmstv225_q = $unsigned(33'b000000000000000000000000000000000);

    // r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225(BITSELECT,916)@32
    assign r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_in = r0Sub33_uid911_i_unnamed_k0_zts6mmstv225_q[30:0];
    assign r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_in[30:0];

    // rIteriMuxFirst33_uid919_i_unnamed_k0_zts6mmstv225(BITJOIN,918)@32
    assign rIteriMuxFirst33_uid919_i_unnamed_k0_zts6mmstv225_q = {cstZ33_uid918_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft33_uid917_i_unnamed_k0_zts6mmstv225_b};

    // r33_uid920_i_unnamed_k0_zts6mmstv225(MUX,919)@32 + 1
    assign r33_uid920_i_unnamed_k0_zts6mmstv225_s = opSign33_uid915_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r33_uid920_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r33_uid920_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r33_uid920_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst33_uid919_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r33_uid920_i_unnamed_k0_zts6mmstv225_q <= lshl33_uid916_i_unnamed_k0_zts6mmstv225_b;
                default : r33_uid920_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31(DELAY,1815)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg), .xout(redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_outputreg0(DELAY,2092)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_outputreg0_q <= '0;
        end
        else
        begin
            redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_outputreg0_q <= $unsigned(redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_q);
        end
    end

    // lshl1_uid923_i_unnamed_k0_zts6mmstv225(BITJOIN,922)@33
    assign lshl1_uid923_i_unnamed_k0_zts6mmstv225_q = {r33_uid920_i_unnamed_k0_zts6mmstv225_q, redist30_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_gg_31_outputreg0_q};

    // nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225(BITSELECT,924)@33
    assign nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_in = lshl1_uid923_i_unnamed_k0_zts6mmstv225_q[31:0];
    assign nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_in[31:0];

    // r0Sub32_uid926_i_unnamed_k0_zts6mmstv225(SUB,925)@33
    assign r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow32_uid925_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow32_uid924_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_q = r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_o[32:0];

    // cond32_uid929_i_unnamed_k0_zts6mmstv225(BITSELECT,928)@33
    assign cond32_uid929_i_unnamed_k0_zts6mmstv225_in = $unsigned({{32{r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_q[32]}}, r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_q});
    assign cond32_uid929_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond32_uid929_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign32_uid930_i_unnamed_k0_zts6mmstv225(LOGICAL,929)@33
    assign opSign32_uid930_i_unnamed_k0_zts6mmstv225_q = cond32_uid929_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid928_i_unnamed_k0_zts6mmstv225_q;

    // q32_uid936_i_unnamed_k0_zts6mmstv225(LOGICAL,935)@33 + 1
    assign q32_uid936_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign32_uid930_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q32_uid936_i_unnamed_k0_zts6mmstv225_delay ( .xin(q32_uid936_i_unnamed_k0_zts6mmstv225_qi), .xout(q32_uid936_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_wraddr(REG,2127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_wraddr_q <= $unsigned(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_q);
        end
    end

    // redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem(DUALMEM,2125)
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ia = $unsigned(q32_uid936_i_unnamed_k0_zts6mmstv225_q);
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_aa = redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_wraddr_q;
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ab = redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_rdcnt_q;
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_dmem (
        .clocken1(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_reset0),
        .clock1(clock),
        .address_a(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_aa),
        .data_a(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_ab),
        .q_b(redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_q = redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_iq[0:0];

    // redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32(DELAY,2025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q <= '0;
        end
        else
        begin
            redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q <= $unsigned(redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_31_q);
        end
    end

    // topBitsDOR31_uid942_i_unnamed_k0_zts6mmstv225(BITSELECT,941)@34
    assign topBitsDOR31_uid942_i_unnamed_k0_zts6mmstv225_b = redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q[63:33];

    // topBitsDOR_uid943_i_unnamed_k0_zts6mmstv225(LOGICAL,942)@34
    assign topBitsDOR_uid943_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR31_uid942_i_unnamed_k0_zts6mmstv225_b != 31'b0000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225(BITSELECT,938)@34
    assign dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_in = redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q[32:0];
    assign dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_in[32:0];

    // lshl32_uid931_i_unnamed_k0_zts6mmstv225(BITSELECT,930)@33
    assign lshl32_uid931_i_unnamed_k0_zts6mmstv225_in = lshl1_uid923_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl32_uid931_i_unnamed_k0_zts6mmstv225_b = lshl32_uid931_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ32_uid933_i_unnamed_k0_zts6mmstv225(CONSTANT,932)
    assign cstZ32_uid933_i_unnamed_k0_zts6mmstv225_q = $unsigned(32'b00000000000000000000000000000000);

    // r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225(BITSELECT,931)@33
    assign r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_in = r0Sub32_uid926_i_unnamed_k0_zts6mmstv225_q[31:0];
    assign r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_in[31:0];

    // rIteriMuxFirst32_uid934_i_unnamed_k0_zts6mmstv225(BITJOIN,933)@33
    assign rIteriMuxFirst32_uid934_i_unnamed_k0_zts6mmstv225_q = {cstZ32_uid933_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft32_uid932_i_unnamed_k0_zts6mmstv225_b};

    // r32_uid935_i_unnamed_k0_zts6mmstv225(MUX,934)@33 + 1
    assign r32_uid935_i_unnamed_k0_zts6mmstv225_s = opSign32_uid930_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r32_uid935_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r32_uid935_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r32_uid935_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst32_uid934_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r32_uid935_i_unnamed_k0_zts6mmstv225_q <= lshl32_uid931_i_unnamed_k0_zts6mmstv225_b;
                default : r32_uid935_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_notEnable(LOGICAL,2100)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_nor(LOGICAL,2101)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_nor_q = ~ (redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_notEnable_q | redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena_q);

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_last(CONSTANT,2097)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_last_q = $unsigned(6'b011100);

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp(LOGICAL,2098)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_b = {1'b0, redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_q};
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_q = $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_last_q == redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_b ? 1'b1 : 1'b0);

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmpReg(REG,2099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmpReg_q <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmp_q);
        end
    end

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena(REG,2102)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_nor_q == 1'b1)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_cmpReg_q);
        end
    end

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_enaAnd(LOGICAL,2103)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_enaAnd_q = redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_sticky_ena_q & VCC_q;

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt(COUNTER,2095)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i <= 5'd0;
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i == 5'd28)
            begin
                redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
            end
            if (redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_eq == 1'b1)
            begin
                redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_q = redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_i[4:0];

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_wraddr(REG,2096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_wraddr_q <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_q);
        end
    end

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem(DUALMEM,2094)
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ia = $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh);
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_aa = redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_wraddr_q;
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ab = redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_rdcnt_q;
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_dmem (
        .clocken1(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_reset0),
        .clock1(clock),
        .address_a(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_aa),
        .data_a(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_ab),
        .q_b(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_q = redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_iq[0:0];

    // redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_outputreg0(DELAY,2093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_outputreg0_q <= '0;
        end
        else
        begin
            redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_outputreg0_q <= $unsigned(redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_mem_q);
        end
    end

    // lshl1_uid938_i_unnamed_k0_zts6mmstv225(BITJOIN,937)@34
    assign lshl1_uid938_i_unnamed_k0_zts6mmstv225_q = {r32_uid935_i_unnamed_k0_zts6mmstv225_q, redist31_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_hh_32_outputreg0_q};

    // nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225(BITSELECT,939)@34
    assign nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_in = lshl1_uid938_i_unnamed_k0_zts6mmstv225_q[32:0];
    assign nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_in[32:0];

    // r0Sub31_uid941_i_unnamed_k0_zts6mmstv225(SUB,940)@34
    assign r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow31_uid940_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow31_uid939_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_q = r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_o[33:0];

    // cond31_uid944_i_unnamed_k0_zts6mmstv225(BITSELECT,943)@34
    assign cond31_uid944_i_unnamed_k0_zts6mmstv225_in = $unsigned({{31{r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_q[33]}}, r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_q});
    assign cond31_uid944_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond31_uid944_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign31_uid945_i_unnamed_k0_zts6mmstv225(LOGICAL,944)@34
    assign opSign31_uid945_i_unnamed_k0_zts6mmstv225_q = cond31_uid944_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid943_i_unnamed_k0_zts6mmstv225_q;

    // q31_uid951_i_unnamed_k0_zts6mmstv225(LOGICAL,950)@34 + 1
    assign q31_uid951_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign31_uid945_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q31_uid951_i_unnamed_k0_zts6mmstv225_delay ( .xin(q31_uid951_i_unnamed_k0_zts6mmstv225_qi), .xout(q31_uid951_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist92_q31_uid951_i_unnamed_k0_zts6mmstv225_q_31(DELAY,1877)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist92_q31_uid951_i_unnamed_k0_zts6mmstv225_q_31 ( .xin(q31_uid951_i_unnamed_k0_zts6mmstv225_q), .xout(redist92_q31_uid951_i_unnamed_k0_zts6mmstv225_q_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33(DELAY,2026)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q <= '0;
        end
        else
        begin
            redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q <= $unsigned(redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_32_q);
        end
    end

    // topBitsDOR30_uid957_i_unnamed_k0_zts6mmstv225(BITSELECT,956)@35
    assign topBitsDOR30_uid957_i_unnamed_k0_zts6mmstv225_b = redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q[63:34];

    // topBitsDOR_uid958_i_unnamed_k0_zts6mmstv225(LOGICAL,957)@35
    assign topBitsDOR_uid958_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR30_uid957_i_unnamed_k0_zts6mmstv225_b != 30'b000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225(BITSELECT,953)@35
    assign dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_in = redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q[33:0];
    assign dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_in[33:0];

    // lshl31_uid946_i_unnamed_k0_zts6mmstv225(BITSELECT,945)@34
    assign lshl31_uid946_i_unnamed_k0_zts6mmstv225_in = lshl1_uid938_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl31_uid946_i_unnamed_k0_zts6mmstv225_b = lshl31_uid946_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ31_uid948_i_unnamed_k0_zts6mmstv225(CONSTANT,947)
    assign cstZ31_uid948_i_unnamed_k0_zts6mmstv225_q = $unsigned(31'b0000000000000000000000000000000);

    // r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225(BITSELECT,946)@34
    assign r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_in = r0Sub31_uid941_i_unnamed_k0_zts6mmstv225_q[32:0];
    assign r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_in[32:0];

    // rIteriMuxFirst31_uid949_i_unnamed_k0_zts6mmstv225(BITJOIN,948)@34
    assign rIteriMuxFirst31_uid949_i_unnamed_k0_zts6mmstv225_q = {cstZ31_uid948_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft31_uid947_i_unnamed_k0_zts6mmstv225_b};

    // r31_uid950_i_unnamed_k0_zts6mmstv225(MUX,949)@34 + 1
    assign r31_uid950_i_unnamed_k0_zts6mmstv225_s = opSign31_uid945_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r31_uid950_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r31_uid950_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r31_uid950_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst31_uid949_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r31_uid950_i_unnamed_k0_zts6mmstv225_q <= lshl31_uid946_i_unnamed_k0_zts6mmstv225_b;
                default : r31_uid950_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_notEnable(LOGICAL,2111)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_nor(LOGICAL,2112)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_nor_q = ~ (redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_notEnable_q | redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena_q);

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_last(CONSTANT,2108)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_last_q = $unsigned(6'b011101);

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp(LOGICAL,2109)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_b = {1'b0, redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_q};
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_q = $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_last_q == redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_b ? 1'b1 : 1'b0);

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmpReg(REG,2110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmpReg_q <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmp_q);
        end
    end

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena(REG,2113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_nor_q == 1'b1)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_cmpReg_q);
        end
    end

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_enaAnd(LOGICAL,2114)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_enaAnd_q = redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_sticky_ena_q & VCC_q;

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt(COUNTER,2106)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i <= 5'd0;
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i == 5'd29)
            begin
                redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
            end
            if (redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_eq == 1'b1)
            begin
                redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_q = redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_i[4:0];

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_wraddr(REG,2107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_wraddr_q <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_q);
        end
    end

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem(DUALMEM,2105)
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ia = $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii);
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_aa = redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_wraddr_q;
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ab = redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_rdcnt_q;
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_dmem (
        .clocken1(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_reset0),
        .clock1(clock),
        .address_a(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_aa),
        .data_a(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_ab),
        .q_b(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_q = redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_iq[0:0];

    // redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_outputreg0(DELAY,2104)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_outputreg0_q <= '0;
        end
        else
        begin
            redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_outputreg0_q <= $unsigned(redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_mem_q);
        end
    end

    // lshl1_uid953_i_unnamed_k0_zts6mmstv225(BITJOIN,952)@35
    assign lshl1_uid953_i_unnamed_k0_zts6mmstv225_q = {r31_uid950_i_unnamed_k0_zts6mmstv225_q, redist32_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ii_33_outputreg0_q};

    // nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225(BITSELECT,954)@35
    assign nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_in = lshl1_uid953_i_unnamed_k0_zts6mmstv225_q[33:0];
    assign nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_in[33:0];

    // r0Sub30_uid956_i_unnamed_k0_zts6mmstv225(SUB,955)@35
    assign r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow30_uid955_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow30_uid954_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_q = r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_o[34:0];

    // cond30_uid959_i_unnamed_k0_zts6mmstv225(BITSELECT,958)@35
    assign cond30_uid959_i_unnamed_k0_zts6mmstv225_in = $unsigned({{30{r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_q[34]}}, r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_q});
    assign cond30_uid959_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond30_uid959_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign30_uid960_i_unnamed_k0_zts6mmstv225(LOGICAL,959)@35
    assign opSign30_uid960_i_unnamed_k0_zts6mmstv225_q = cond30_uid959_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid958_i_unnamed_k0_zts6mmstv225_q;

    // q30_uid966_i_unnamed_k0_zts6mmstv225(LOGICAL,965)@35 + 1
    assign q30_uid966_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign30_uid960_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q30_uid966_i_unnamed_k0_zts6mmstv225_delay ( .xin(q30_uid966_i_unnamed_k0_zts6mmstv225_qi), .xout(q30_uid966_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist91_q30_uid966_i_unnamed_k0_zts6mmstv225_q_30(DELAY,1876)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist91_q30_uid966_i_unnamed_k0_zts6mmstv225_q_30 ( .xin(q30_uid966_i_unnamed_k0_zts6mmstv225_q), .xout(redist91_q30_uid966_i_unnamed_k0_zts6mmstv225_q_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34(DELAY,2027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q <= '0;
        end
        else
        begin
            redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q <= $unsigned(redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_33_q);
        end
    end

    // topBitsDOR29_uid972_i_unnamed_k0_zts6mmstv225(BITSELECT,971)@36
    assign topBitsDOR29_uid972_i_unnamed_k0_zts6mmstv225_b = redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q[63:35];

    // topBitsDOR_uid973_i_unnamed_k0_zts6mmstv225(LOGICAL,972)@36
    assign topBitsDOR_uid973_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR29_uid972_i_unnamed_k0_zts6mmstv225_b != 29'b00000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225(BITSELECT,968)@36
    assign dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_in = redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q[34:0];
    assign dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_in[34:0];

    // lshl30_uid961_i_unnamed_k0_zts6mmstv225(BITSELECT,960)@35
    assign lshl30_uid961_i_unnamed_k0_zts6mmstv225_in = lshl1_uid953_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl30_uid961_i_unnamed_k0_zts6mmstv225_b = lshl30_uid961_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ30_uid963_i_unnamed_k0_zts6mmstv225(CONSTANT,962)
    assign cstZ30_uid963_i_unnamed_k0_zts6mmstv225_q = $unsigned(30'b000000000000000000000000000000);

    // r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225(BITSELECT,961)@35
    assign r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_in = r0Sub30_uid956_i_unnamed_k0_zts6mmstv225_q[33:0];
    assign r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_in[33:0];

    // rIteriMuxFirst30_uid964_i_unnamed_k0_zts6mmstv225(BITJOIN,963)@35
    assign rIteriMuxFirst30_uid964_i_unnamed_k0_zts6mmstv225_q = {cstZ30_uid963_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft30_uid962_i_unnamed_k0_zts6mmstv225_b};

    // r30_uid965_i_unnamed_k0_zts6mmstv225(MUX,964)@35 + 1
    assign r30_uid965_i_unnamed_k0_zts6mmstv225_s = opSign30_uid960_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r30_uid965_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r30_uid965_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r30_uid965_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst30_uid964_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r30_uid965_i_unnamed_k0_zts6mmstv225_q <= lshl30_uid961_i_unnamed_k0_zts6mmstv225_b;
                default : r30_uid965_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist33_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj_34(DELAY,1818)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist33_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj_34 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj), .xout(redist33_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj_34_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid968_i_unnamed_k0_zts6mmstv225(BITJOIN,967)@36
    assign lshl1_uid968_i_unnamed_k0_zts6mmstv225_q = {r30_uid965_i_unnamed_k0_zts6mmstv225_q, redist33_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_jj_34_q};

    // nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225(BITSELECT,969)@36
    assign nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_in = lshl1_uid968_i_unnamed_k0_zts6mmstv225_q[34:0];
    assign nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_in[34:0];

    // r0Sub29_uid971_i_unnamed_k0_zts6mmstv225(SUB,970)@36
    assign r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow29_uid970_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow29_uid969_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_q = r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_o[35:0];

    // cond29_uid974_i_unnamed_k0_zts6mmstv225(BITSELECT,973)@36
    assign cond29_uid974_i_unnamed_k0_zts6mmstv225_in = $unsigned({{29{r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_q[35]}}, r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_q});
    assign cond29_uid974_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond29_uid974_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign29_uid975_i_unnamed_k0_zts6mmstv225(LOGICAL,974)@36
    assign opSign29_uid975_i_unnamed_k0_zts6mmstv225_q = cond29_uid974_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid973_i_unnamed_k0_zts6mmstv225_q;

    // q29_uid981_i_unnamed_k0_zts6mmstv225(LOGICAL,980)@36 + 1
    assign q29_uid981_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign29_uid975_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q29_uid981_i_unnamed_k0_zts6mmstv225_delay ( .xin(q29_uid981_i_unnamed_k0_zts6mmstv225_qi), .xout(q29_uid981_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist90_q29_uid981_i_unnamed_k0_zts6mmstv225_q_29(DELAY,1875)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist90_q29_uid981_i_unnamed_k0_zts6mmstv225_q_29 ( .xin(q29_uid981_i_unnamed_k0_zts6mmstv225_q), .xout(redist90_q29_uid981_i_unnamed_k0_zts6mmstv225_q_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35(DELAY,2028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q <= '0;
        end
        else
        begin
            redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q <= $unsigned(redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_34_q);
        end
    end

    // topBitsDOR28_uid987_i_unnamed_k0_zts6mmstv225(BITSELECT,986)@37
    assign topBitsDOR28_uid987_i_unnamed_k0_zts6mmstv225_b = redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q[63:36];

    // topBitsDOR_uid988_i_unnamed_k0_zts6mmstv225(LOGICAL,987)@37
    assign topBitsDOR_uid988_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR28_uid987_i_unnamed_k0_zts6mmstv225_b != 28'b0000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225(BITSELECT,983)@37
    assign dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_in = redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q[35:0];
    assign dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_in[35:0];

    // lshl29_uid976_i_unnamed_k0_zts6mmstv225(BITSELECT,975)@36
    assign lshl29_uid976_i_unnamed_k0_zts6mmstv225_in = lshl1_uid968_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl29_uid976_i_unnamed_k0_zts6mmstv225_b = lshl29_uid976_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ29_uid978_i_unnamed_k0_zts6mmstv225(CONSTANT,977)
    assign cstZ29_uid978_i_unnamed_k0_zts6mmstv225_q = $unsigned(29'b00000000000000000000000000000);

    // r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225(BITSELECT,976)@36
    assign r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_in = r0Sub29_uid971_i_unnamed_k0_zts6mmstv225_q[34:0];
    assign r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_in[34:0];

    // rIteriMuxFirst29_uid979_i_unnamed_k0_zts6mmstv225(BITJOIN,978)@36
    assign rIteriMuxFirst29_uid979_i_unnamed_k0_zts6mmstv225_q = {cstZ29_uid978_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft29_uid977_i_unnamed_k0_zts6mmstv225_b};

    // r29_uid980_i_unnamed_k0_zts6mmstv225(MUX,979)@36 + 1
    assign r29_uid980_i_unnamed_k0_zts6mmstv225_s = opSign29_uid975_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r29_uid980_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r29_uid980_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r29_uid980_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst29_uid979_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r29_uid980_i_unnamed_k0_zts6mmstv225_q <= lshl29_uid976_i_unnamed_k0_zts6mmstv225_b;
                default : r29_uid980_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist34_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk_35(DELAY,1819)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist34_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk_35 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk), .xout(redist34_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid983_i_unnamed_k0_zts6mmstv225(BITJOIN,982)@37
    assign lshl1_uid983_i_unnamed_k0_zts6mmstv225_q = {r29_uid980_i_unnamed_k0_zts6mmstv225_q, redist34_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_kk_35_q};

    // nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225(BITSELECT,984)@37
    assign nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_in = lshl1_uid983_i_unnamed_k0_zts6mmstv225_q[35:0];
    assign nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_in[35:0];

    // r0Sub28_uid986_i_unnamed_k0_zts6mmstv225(SUB,985)@37
    assign r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow28_uid985_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow28_uid984_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_q = r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_o[36:0];

    // cond28_uid989_i_unnamed_k0_zts6mmstv225(BITSELECT,988)@37
    assign cond28_uid989_i_unnamed_k0_zts6mmstv225_in = $unsigned({{28{r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_q[36]}}, r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_q});
    assign cond28_uid989_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond28_uid989_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign28_uid990_i_unnamed_k0_zts6mmstv225(LOGICAL,989)@37
    assign opSign28_uid990_i_unnamed_k0_zts6mmstv225_q = cond28_uid989_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid988_i_unnamed_k0_zts6mmstv225_q;

    // q28_uid996_i_unnamed_k0_zts6mmstv225(LOGICAL,995)@37 + 1
    assign q28_uid996_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign28_uid990_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q28_uid996_i_unnamed_k0_zts6mmstv225_delay ( .xin(q28_uid996_i_unnamed_k0_zts6mmstv225_qi), .xout(q28_uid996_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist89_q28_uid996_i_unnamed_k0_zts6mmstv225_q_28(DELAY,1874)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist89_q28_uid996_i_unnamed_k0_zts6mmstv225_q_28 ( .xin(q28_uid996_i_unnamed_k0_zts6mmstv225_q), .xout(redist89_q28_uid996_i_unnamed_k0_zts6mmstv225_q_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36(DELAY,2029)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q <= '0;
        end
        else
        begin
            redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q <= $unsigned(redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_35_q);
        end
    end

    // topBitsDOR27_uid1002_i_unnamed_k0_zts6mmstv225(BITSELECT,1001)@38
    assign topBitsDOR27_uid1002_i_unnamed_k0_zts6mmstv225_b = redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q[63:37];

    // topBitsDOR_uid1003_i_unnamed_k0_zts6mmstv225(LOGICAL,1002)@38
    assign topBitsDOR_uid1003_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR27_uid1002_i_unnamed_k0_zts6mmstv225_b != 27'b000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225(BITSELECT,998)@38
    assign dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_in = redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q[36:0];
    assign dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_in[36:0];

    // lshl28_uid991_i_unnamed_k0_zts6mmstv225(BITSELECT,990)@37
    assign lshl28_uid991_i_unnamed_k0_zts6mmstv225_in = lshl1_uid983_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl28_uid991_i_unnamed_k0_zts6mmstv225_b = lshl28_uid991_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ28_uid993_i_unnamed_k0_zts6mmstv225(CONSTANT,992)
    assign cstZ28_uid993_i_unnamed_k0_zts6mmstv225_q = $unsigned(28'b0000000000000000000000000000);

    // r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225(BITSELECT,991)@37
    assign r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_in = r0Sub28_uid986_i_unnamed_k0_zts6mmstv225_q[35:0];
    assign r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_in[35:0];

    // rIteriMuxFirst28_uid994_i_unnamed_k0_zts6mmstv225(BITJOIN,993)@37
    assign rIteriMuxFirst28_uid994_i_unnamed_k0_zts6mmstv225_q = {cstZ28_uid993_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft28_uid992_i_unnamed_k0_zts6mmstv225_b};

    // r28_uid995_i_unnamed_k0_zts6mmstv225(MUX,994)@37 + 1
    assign r28_uid995_i_unnamed_k0_zts6mmstv225_s = opSign28_uid990_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r28_uid995_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r28_uid995_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r28_uid995_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst28_uid994_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r28_uid995_i_unnamed_k0_zts6mmstv225_q <= lshl28_uid991_i_unnamed_k0_zts6mmstv225_b;
                default : r28_uid995_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist35_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll_36(DELAY,1820)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist35_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll_36 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll), .xout(redist35_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid998_i_unnamed_k0_zts6mmstv225(BITJOIN,997)@38
    assign lshl1_uid998_i_unnamed_k0_zts6mmstv225_q = {r28_uid995_i_unnamed_k0_zts6mmstv225_q, redist35_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ll_36_q};

    // nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225(BITSELECT,999)@38
    assign nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_in = lshl1_uid998_i_unnamed_k0_zts6mmstv225_q[36:0];
    assign nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_in[36:0];

    // r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225(SUB,1000)@38
    assign r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow27_uid1000_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow27_uid999_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_q = r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_o[37:0];

    // cond27_uid1004_i_unnamed_k0_zts6mmstv225(BITSELECT,1003)@38
    assign cond27_uid1004_i_unnamed_k0_zts6mmstv225_in = $unsigned({{27{r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_q[37]}}, r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_q});
    assign cond27_uid1004_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond27_uid1004_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign27_uid1005_i_unnamed_k0_zts6mmstv225(LOGICAL,1004)@38
    assign opSign27_uid1005_i_unnamed_k0_zts6mmstv225_q = cond27_uid1004_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1003_i_unnamed_k0_zts6mmstv225_q;

    // q27_uid1011_i_unnamed_k0_zts6mmstv225(LOGICAL,1010)@38 + 1
    assign q27_uid1011_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign27_uid1005_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q27_uid1011_i_unnamed_k0_zts6mmstv225_delay ( .xin(q27_uid1011_i_unnamed_k0_zts6mmstv225_qi), .xout(q27_uid1011_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist88_q27_uid1011_i_unnamed_k0_zts6mmstv225_q_27(DELAY,1873)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist88_q27_uid1011_i_unnamed_k0_zts6mmstv225_q_27 ( .xin(q27_uid1011_i_unnamed_k0_zts6mmstv225_q), .xout(redist88_q27_uid1011_i_unnamed_k0_zts6mmstv225_q_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37(DELAY,2030)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q <= '0;
        end
        else
        begin
            redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q <= $unsigned(redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_36_q);
        end
    end

    // topBitsDOR26_uid1017_i_unnamed_k0_zts6mmstv225(BITSELECT,1016)@39
    assign topBitsDOR26_uid1017_i_unnamed_k0_zts6mmstv225_b = redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q[63:38];

    // topBitsDOR_uid1018_i_unnamed_k0_zts6mmstv225(LOGICAL,1017)@39
    assign topBitsDOR_uid1018_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR26_uid1017_i_unnamed_k0_zts6mmstv225_b != 26'b00000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225(BITSELECT,1013)@39
    assign dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_in = redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q[37:0];
    assign dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_in[37:0];

    // lshl27_uid1006_i_unnamed_k0_zts6mmstv225(BITSELECT,1005)@38
    assign lshl27_uid1006_i_unnamed_k0_zts6mmstv225_in = lshl1_uid998_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl27_uid1006_i_unnamed_k0_zts6mmstv225_b = lshl27_uid1006_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ27_uid1008_i_unnamed_k0_zts6mmstv225(CONSTANT,1007)
    assign cstZ27_uid1008_i_unnamed_k0_zts6mmstv225_q = $unsigned(27'b000000000000000000000000000);

    // r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225(BITSELECT,1006)@38
    assign r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_in = r0Sub27_uid1001_i_unnamed_k0_zts6mmstv225_q[36:0];
    assign r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_in[36:0];

    // rIteriMuxFirst27_uid1009_i_unnamed_k0_zts6mmstv225(BITJOIN,1008)@38
    assign rIteriMuxFirst27_uid1009_i_unnamed_k0_zts6mmstv225_q = {cstZ27_uid1008_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft27_uid1007_i_unnamed_k0_zts6mmstv225_b};

    // r27_uid1010_i_unnamed_k0_zts6mmstv225(MUX,1009)@38 + 1
    assign r27_uid1010_i_unnamed_k0_zts6mmstv225_s = opSign27_uid1005_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r27_uid1010_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r27_uid1010_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r27_uid1010_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst27_uid1009_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r27_uid1010_i_unnamed_k0_zts6mmstv225_q <= lshl27_uid1006_i_unnamed_k0_zts6mmstv225_b;
                default : r27_uid1010_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist36_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm_37(DELAY,1821)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist36_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm_37 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm), .xout(redist36_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1013_i_unnamed_k0_zts6mmstv225(BITJOIN,1012)@39
    assign lshl1_uid1013_i_unnamed_k0_zts6mmstv225_q = {r27_uid1010_i_unnamed_k0_zts6mmstv225_q, redist36_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_mm_37_q};

    // nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225(BITSELECT,1014)@39
    assign nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1013_i_unnamed_k0_zts6mmstv225_q[37:0];
    assign nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_in[37:0];

    // r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225(SUB,1015)@39
    assign r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow26_uid1015_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow26_uid1014_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_q = r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_o[38:0];

    // cond26_uid1019_i_unnamed_k0_zts6mmstv225(BITSELECT,1018)@39
    assign cond26_uid1019_i_unnamed_k0_zts6mmstv225_in = $unsigned({{26{r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_q[38]}}, r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_q});
    assign cond26_uid1019_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond26_uid1019_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign26_uid1020_i_unnamed_k0_zts6mmstv225(LOGICAL,1019)@39
    assign opSign26_uid1020_i_unnamed_k0_zts6mmstv225_q = cond26_uid1019_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1018_i_unnamed_k0_zts6mmstv225_q;

    // q26_uid1026_i_unnamed_k0_zts6mmstv225(LOGICAL,1025)@39 + 1
    assign q26_uid1026_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign26_uid1020_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q26_uid1026_i_unnamed_k0_zts6mmstv225_delay ( .xin(q26_uid1026_i_unnamed_k0_zts6mmstv225_qi), .xout(q26_uid1026_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist87_q26_uid1026_i_unnamed_k0_zts6mmstv225_q_26(DELAY,1872)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist87_q26_uid1026_i_unnamed_k0_zts6mmstv225_q_26 ( .xin(q26_uid1026_i_unnamed_k0_zts6mmstv225_q), .xout(redist87_q26_uid1026_i_unnamed_k0_zts6mmstv225_q_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38(DELAY,2031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q <= '0;
        end
        else
        begin
            redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q <= $unsigned(redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_37_q);
        end
    end

    // topBitsDOR25_uid1032_i_unnamed_k0_zts6mmstv225(BITSELECT,1031)@40
    assign topBitsDOR25_uid1032_i_unnamed_k0_zts6mmstv225_b = redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q[63:39];

    // topBitsDOR_uid1033_i_unnamed_k0_zts6mmstv225(LOGICAL,1032)@40
    assign topBitsDOR_uid1033_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR25_uid1032_i_unnamed_k0_zts6mmstv225_b != 25'b0000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225(BITSELECT,1028)@40
    assign dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_in = redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q[38:0];
    assign dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_in[38:0];

    // lshl26_uid1021_i_unnamed_k0_zts6mmstv225(BITSELECT,1020)@39
    assign lshl26_uid1021_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1013_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl26_uid1021_i_unnamed_k0_zts6mmstv225_b = lshl26_uid1021_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ26_uid1023_i_unnamed_k0_zts6mmstv225(CONSTANT,1022)
    assign cstZ26_uid1023_i_unnamed_k0_zts6mmstv225_q = $unsigned(26'b00000000000000000000000000);

    // r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225(BITSELECT,1021)@39
    assign r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_in = r0Sub26_uid1016_i_unnamed_k0_zts6mmstv225_q[37:0];
    assign r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_in[37:0];

    // rIteriMuxFirst26_uid1024_i_unnamed_k0_zts6mmstv225(BITJOIN,1023)@39
    assign rIteriMuxFirst26_uid1024_i_unnamed_k0_zts6mmstv225_q = {cstZ26_uid1023_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft26_uid1022_i_unnamed_k0_zts6mmstv225_b};

    // r26_uid1025_i_unnamed_k0_zts6mmstv225(MUX,1024)@39 + 1
    assign r26_uid1025_i_unnamed_k0_zts6mmstv225_s = opSign26_uid1020_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r26_uid1025_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r26_uid1025_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r26_uid1025_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst26_uid1024_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r26_uid1025_i_unnamed_k0_zts6mmstv225_q <= lshl26_uid1021_i_unnamed_k0_zts6mmstv225_b;
                default : r26_uid1025_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist37_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn_38(DELAY,1822)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist37_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn_38 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn), .xout(redist37_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1028_i_unnamed_k0_zts6mmstv225(BITJOIN,1027)@40
    assign lshl1_uid1028_i_unnamed_k0_zts6mmstv225_q = {r26_uid1025_i_unnamed_k0_zts6mmstv225_q, redist37_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_nn_38_q};

    // nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225(BITSELECT,1029)@40
    assign nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1028_i_unnamed_k0_zts6mmstv225_q[38:0];
    assign nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_in[38:0];

    // r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225(SUB,1030)@40
    assign r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow25_uid1030_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow25_uid1029_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_q = r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_o[39:0];

    // cond25_uid1034_i_unnamed_k0_zts6mmstv225(BITSELECT,1033)@40
    assign cond25_uid1034_i_unnamed_k0_zts6mmstv225_in = $unsigned({{25{r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_q[39]}}, r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_q});
    assign cond25_uid1034_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond25_uid1034_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign25_uid1035_i_unnamed_k0_zts6mmstv225(LOGICAL,1034)@40
    assign opSign25_uid1035_i_unnamed_k0_zts6mmstv225_q = cond25_uid1034_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1033_i_unnamed_k0_zts6mmstv225_q;

    // q25_uid1041_i_unnamed_k0_zts6mmstv225(LOGICAL,1040)@40 + 1
    assign q25_uid1041_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign25_uid1035_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q25_uid1041_i_unnamed_k0_zts6mmstv225_delay ( .xin(q25_uid1041_i_unnamed_k0_zts6mmstv225_qi), .xout(q25_uid1041_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist86_q25_uid1041_i_unnamed_k0_zts6mmstv225_q_25(DELAY,1871)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist86_q25_uid1041_i_unnamed_k0_zts6mmstv225_q_25 ( .xin(q25_uid1041_i_unnamed_k0_zts6mmstv225_q), .xout(redist86_q25_uid1041_i_unnamed_k0_zts6mmstv225_q_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39(DELAY,2032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q <= '0;
        end
        else
        begin
            redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q <= $unsigned(redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_38_q);
        end
    end

    // topBitsDOR24_uid1047_i_unnamed_k0_zts6mmstv225(BITSELECT,1046)@41
    assign topBitsDOR24_uid1047_i_unnamed_k0_zts6mmstv225_b = redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q[63:40];

    // topBitsDOR_uid1048_i_unnamed_k0_zts6mmstv225(LOGICAL,1047)@41
    assign topBitsDOR_uid1048_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR24_uid1047_i_unnamed_k0_zts6mmstv225_b != 24'b000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225(BITSELECT,1043)@41
    assign dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_in = redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q[39:0];
    assign dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_in[39:0];

    // lshl25_uid1036_i_unnamed_k0_zts6mmstv225(BITSELECT,1035)@40
    assign lshl25_uid1036_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1028_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl25_uid1036_i_unnamed_k0_zts6mmstv225_b = lshl25_uid1036_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ25_uid1038_i_unnamed_k0_zts6mmstv225(CONSTANT,1037)
    assign cstZ25_uid1038_i_unnamed_k0_zts6mmstv225_q = $unsigned(25'b0000000000000000000000000);

    // r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225(BITSELECT,1036)@40
    assign r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_in = r0Sub25_uid1031_i_unnamed_k0_zts6mmstv225_q[38:0];
    assign r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_in[38:0];

    // rIteriMuxFirst25_uid1039_i_unnamed_k0_zts6mmstv225(BITJOIN,1038)@40
    assign rIteriMuxFirst25_uid1039_i_unnamed_k0_zts6mmstv225_q = {cstZ25_uid1038_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft25_uid1037_i_unnamed_k0_zts6mmstv225_b};

    // r25_uid1040_i_unnamed_k0_zts6mmstv225(MUX,1039)@40 + 1
    assign r25_uid1040_i_unnamed_k0_zts6mmstv225_s = opSign25_uid1035_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r25_uid1040_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r25_uid1040_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r25_uid1040_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst25_uid1039_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r25_uid1040_i_unnamed_k0_zts6mmstv225_q <= lshl25_uid1036_i_unnamed_k0_zts6mmstv225_b;
                default : r25_uid1040_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist38_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo_39(DELAY,1823)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist38_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo_39 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo), .xout(redist38_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1043_i_unnamed_k0_zts6mmstv225(BITJOIN,1042)@41
    assign lshl1_uid1043_i_unnamed_k0_zts6mmstv225_q = {r25_uid1040_i_unnamed_k0_zts6mmstv225_q, redist38_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_oo_39_q};

    // nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225(BITSELECT,1044)@41
    assign nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1043_i_unnamed_k0_zts6mmstv225_q[39:0];
    assign nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_in[39:0];

    // r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225(SUB,1045)@41
    assign r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow24_uid1045_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow24_uid1044_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_q = r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_o[40:0];

    // cond24_uid1049_i_unnamed_k0_zts6mmstv225(BITSELECT,1048)@41
    assign cond24_uid1049_i_unnamed_k0_zts6mmstv225_in = $unsigned({{24{r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_q[40]}}, r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_q});
    assign cond24_uid1049_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond24_uid1049_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign24_uid1050_i_unnamed_k0_zts6mmstv225(LOGICAL,1049)@41
    assign opSign24_uid1050_i_unnamed_k0_zts6mmstv225_q = cond24_uid1049_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1048_i_unnamed_k0_zts6mmstv225_q;

    // q24_uid1056_i_unnamed_k0_zts6mmstv225(LOGICAL,1055)@41 + 1
    assign q24_uid1056_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign24_uid1050_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q24_uid1056_i_unnamed_k0_zts6mmstv225_delay ( .xin(q24_uid1056_i_unnamed_k0_zts6mmstv225_qi), .xout(q24_uid1056_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist85_q24_uid1056_i_unnamed_k0_zts6mmstv225_q_24(DELAY,1870)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist85_q24_uid1056_i_unnamed_k0_zts6mmstv225_q_24 ( .xin(q24_uid1056_i_unnamed_k0_zts6mmstv225_q), .xout(redist85_q24_uid1056_i_unnamed_k0_zts6mmstv225_q_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40(DELAY,2033)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q <= '0;
        end
        else
        begin
            redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q <= $unsigned(redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_39_q);
        end
    end

    // topBitsDOR23_uid1062_i_unnamed_k0_zts6mmstv225(BITSELECT,1061)@42
    assign topBitsDOR23_uid1062_i_unnamed_k0_zts6mmstv225_b = redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q[63:41];

    // topBitsDOR_uid1063_i_unnamed_k0_zts6mmstv225(LOGICAL,1062)@42
    assign topBitsDOR_uid1063_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR23_uid1062_i_unnamed_k0_zts6mmstv225_b != 23'b00000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225(BITSELECT,1058)@42
    assign dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_in = redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q[40:0];
    assign dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_in[40:0];

    // lshl24_uid1051_i_unnamed_k0_zts6mmstv225(BITSELECT,1050)@41
    assign lshl24_uid1051_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1043_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl24_uid1051_i_unnamed_k0_zts6mmstv225_b = lshl24_uid1051_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ24_uid1053_i_unnamed_k0_zts6mmstv225(CONSTANT,1052)
    assign cstZ24_uid1053_i_unnamed_k0_zts6mmstv225_q = $unsigned(24'b000000000000000000000000);

    // r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225(BITSELECT,1051)@41
    assign r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_in = r0Sub24_uid1046_i_unnamed_k0_zts6mmstv225_q[39:0];
    assign r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_in[39:0];

    // rIteriMuxFirst24_uid1054_i_unnamed_k0_zts6mmstv225(BITJOIN,1053)@41
    assign rIteriMuxFirst24_uid1054_i_unnamed_k0_zts6mmstv225_q = {cstZ24_uid1053_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft24_uid1052_i_unnamed_k0_zts6mmstv225_b};

    // r24_uid1055_i_unnamed_k0_zts6mmstv225(MUX,1054)@41 + 1
    assign r24_uid1055_i_unnamed_k0_zts6mmstv225_s = opSign24_uid1050_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r24_uid1055_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r24_uid1055_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r24_uid1055_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst24_uid1054_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r24_uid1055_i_unnamed_k0_zts6mmstv225_q <= lshl24_uid1051_i_unnamed_k0_zts6mmstv225_b;
                default : r24_uid1055_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist39_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp_40(DELAY,1824)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist39_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp_40 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp), .xout(redist39_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1058_i_unnamed_k0_zts6mmstv225(BITJOIN,1057)@42
    assign lshl1_uid1058_i_unnamed_k0_zts6mmstv225_q = {r24_uid1055_i_unnamed_k0_zts6mmstv225_q, redist39_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_pp_40_q};

    // nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225(BITSELECT,1059)@42
    assign nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1058_i_unnamed_k0_zts6mmstv225_q[40:0];
    assign nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_in[40:0];

    // r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225(SUB,1060)@42
    assign r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow23_uid1060_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow23_uid1059_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_q = r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_o[41:0];

    // cond23_uid1064_i_unnamed_k0_zts6mmstv225(BITSELECT,1063)@42
    assign cond23_uid1064_i_unnamed_k0_zts6mmstv225_in = $unsigned({{23{r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_q[41]}}, r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_q});
    assign cond23_uid1064_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond23_uid1064_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign23_uid1065_i_unnamed_k0_zts6mmstv225(LOGICAL,1064)@42
    assign opSign23_uid1065_i_unnamed_k0_zts6mmstv225_q = cond23_uid1064_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1063_i_unnamed_k0_zts6mmstv225_q;

    // q23_uid1071_i_unnamed_k0_zts6mmstv225(LOGICAL,1070)@42 + 1
    assign q23_uid1071_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign23_uid1065_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q23_uid1071_i_unnamed_k0_zts6mmstv225_delay ( .xin(q23_uid1071_i_unnamed_k0_zts6mmstv225_qi), .xout(q23_uid1071_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist84_q23_uid1071_i_unnamed_k0_zts6mmstv225_q_23(DELAY,1869)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist84_q23_uid1071_i_unnamed_k0_zts6mmstv225_q_23 ( .xin(q23_uid1071_i_unnamed_k0_zts6mmstv225_q), .xout(redist84_q23_uid1071_i_unnamed_k0_zts6mmstv225_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41(DELAY,2034)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q <= '0;
        end
        else
        begin
            redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q <= $unsigned(redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_40_q);
        end
    end

    // topBitsDOR22_uid1077_i_unnamed_k0_zts6mmstv225(BITSELECT,1076)@43
    assign topBitsDOR22_uid1077_i_unnamed_k0_zts6mmstv225_b = redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q[63:42];

    // topBitsDOR_uid1078_i_unnamed_k0_zts6mmstv225(LOGICAL,1077)@43
    assign topBitsDOR_uid1078_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR22_uid1077_i_unnamed_k0_zts6mmstv225_b != 22'b0000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225(BITSELECT,1073)@43
    assign dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_in = redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q[41:0];
    assign dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_in[41:0];

    // lshl23_uid1066_i_unnamed_k0_zts6mmstv225(BITSELECT,1065)@42
    assign lshl23_uid1066_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1058_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl23_uid1066_i_unnamed_k0_zts6mmstv225_b = lshl23_uid1066_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ23_uid1068_i_unnamed_k0_zts6mmstv225(CONSTANT,1067)
    assign cstZ23_uid1068_i_unnamed_k0_zts6mmstv225_q = $unsigned(23'b00000000000000000000000);

    // r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225(BITSELECT,1066)@42
    assign r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_in = r0Sub23_uid1061_i_unnamed_k0_zts6mmstv225_q[40:0];
    assign r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_in[40:0];

    // rIteriMuxFirst23_uid1069_i_unnamed_k0_zts6mmstv225(BITJOIN,1068)@42
    assign rIteriMuxFirst23_uid1069_i_unnamed_k0_zts6mmstv225_q = {cstZ23_uid1068_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft23_uid1067_i_unnamed_k0_zts6mmstv225_b};

    // r23_uid1070_i_unnamed_k0_zts6mmstv225(MUX,1069)@42 + 1
    assign r23_uid1070_i_unnamed_k0_zts6mmstv225_s = opSign23_uid1065_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r23_uid1070_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r23_uid1070_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r23_uid1070_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst23_uid1069_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r23_uid1070_i_unnamed_k0_zts6mmstv225_q <= lshl23_uid1066_i_unnamed_k0_zts6mmstv225_b;
                default : r23_uid1070_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist40_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq_41(DELAY,1825)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist40_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq_41 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq), .xout(redist40_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1073_i_unnamed_k0_zts6mmstv225(BITJOIN,1072)@43
    assign lshl1_uid1073_i_unnamed_k0_zts6mmstv225_q = {r23_uid1070_i_unnamed_k0_zts6mmstv225_q, redist40_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_qq_41_q};

    // nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225(BITSELECT,1074)@43
    assign nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1073_i_unnamed_k0_zts6mmstv225_q[41:0];
    assign nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_in[41:0];

    // r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225(SUB,1075)@43
    assign r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow22_uid1075_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow22_uid1074_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_q = r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_o[42:0];

    // cond22_uid1079_i_unnamed_k0_zts6mmstv225(BITSELECT,1078)@43
    assign cond22_uid1079_i_unnamed_k0_zts6mmstv225_in = $unsigned({{22{r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_q[42]}}, r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_q});
    assign cond22_uid1079_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond22_uid1079_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign22_uid1080_i_unnamed_k0_zts6mmstv225(LOGICAL,1079)@43
    assign opSign22_uid1080_i_unnamed_k0_zts6mmstv225_q = cond22_uid1079_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1078_i_unnamed_k0_zts6mmstv225_q;

    // q22_uid1086_i_unnamed_k0_zts6mmstv225(LOGICAL,1085)@43 + 1
    assign q22_uid1086_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign22_uid1080_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q22_uid1086_i_unnamed_k0_zts6mmstv225_delay ( .xin(q22_uid1086_i_unnamed_k0_zts6mmstv225_qi), .xout(q22_uid1086_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist83_q22_uid1086_i_unnamed_k0_zts6mmstv225_q_22(DELAY,1868)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist83_q22_uid1086_i_unnamed_k0_zts6mmstv225_q_22 ( .xin(q22_uid1086_i_unnamed_k0_zts6mmstv225_q), .xout(redist83_q22_uid1086_i_unnamed_k0_zts6mmstv225_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42(DELAY,2035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q <= '0;
        end
        else
        begin
            redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q <= $unsigned(redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_41_q);
        end
    end

    // topBitsDOR21_uid1092_i_unnamed_k0_zts6mmstv225(BITSELECT,1091)@44
    assign topBitsDOR21_uid1092_i_unnamed_k0_zts6mmstv225_b = redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q[63:43];

    // topBitsDOR_uid1093_i_unnamed_k0_zts6mmstv225(LOGICAL,1092)@44
    assign topBitsDOR_uid1093_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR21_uid1092_i_unnamed_k0_zts6mmstv225_b != 21'b000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225(BITSELECT,1088)@44
    assign dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_in = redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q[42:0];
    assign dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_in[42:0];

    // lshl22_uid1081_i_unnamed_k0_zts6mmstv225(BITSELECT,1080)@43
    assign lshl22_uid1081_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1073_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl22_uid1081_i_unnamed_k0_zts6mmstv225_b = lshl22_uid1081_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ22_uid1083_i_unnamed_k0_zts6mmstv225(CONSTANT,1082)
    assign cstZ22_uid1083_i_unnamed_k0_zts6mmstv225_q = $unsigned(22'b0000000000000000000000);

    // r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225(BITSELECT,1081)@43
    assign r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_in = r0Sub22_uid1076_i_unnamed_k0_zts6mmstv225_q[41:0];
    assign r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_in[41:0];

    // rIteriMuxFirst22_uid1084_i_unnamed_k0_zts6mmstv225(BITJOIN,1083)@43
    assign rIteriMuxFirst22_uid1084_i_unnamed_k0_zts6mmstv225_q = {cstZ22_uid1083_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft22_uid1082_i_unnamed_k0_zts6mmstv225_b};

    // r22_uid1085_i_unnamed_k0_zts6mmstv225(MUX,1084)@43 + 1
    assign r22_uid1085_i_unnamed_k0_zts6mmstv225_s = opSign22_uid1080_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r22_uid1085_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r22_uid1085_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r22_uid1085_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst22_uid1084_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r22_uid1085_i_unnamed_k0_zts6mmstv225_q <= lshl22_uid1081_i_unnamed_k0_zts6mmstv225_b;
                default : r22_uid1085_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist41_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr_42(DELAY,1826)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist41_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr_42 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr), .xout(redist41_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1088_i_unnamed_k0_zts6mmstv225(BITJOIN,1087)@44
    assign lshl1_uid1088_i_unnamed_k0_zts6mmstv225_q = {r22_uid1085_i_unnamed_k0_zts6mmstv225_q, redist41_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_rr_42_q};

    // nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225(BITSELECT,1089)@44
    assign nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1088_i_unnamed_k0_zts6mmstv225_q[42:0];
    assign nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_in[42:0];

    // r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225(SUB,1090)@44
    assign r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow21_uid1090_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow21_uid1089_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_q = r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_o[43:0];

    // cond21_uid1094_i_unnamed_k0_zts6mmstv225(BITSELECT,1093)@44
    assign cond21_uid1094_i_unnamed_k0_zts6mmstv225_in = $unsigned({{21{r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_q[43]}}, r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_q});
    assign cond21_uid1094_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond21_uid1094_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign21_uid1095_i_unnamed_k0_zts6mmstv225(LOGICAL,1094)@44
    assign opSign21_uid1095_i_unnamed_k0_zts6mmstv225_q = cond21_uid1094_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1093_i_unnamed_k0_zts6mmstv225_q;

    // q21_uid1101_i_unnamed_k0_zts6mmstv225(LOGICAL,1100)@44 + 1
    assign q21_uid1101_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign21_uid1095_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q21_uid1101_i_unnamed_k0_zts6mmstv225_delay ( .xin(q21_uid1101_i_unnamed_k0_zts6mmstv225_qi), .xout(q21_uid1101_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist82_q21_uid1101_i_unnamed_k0_zts6mmstv225_q_21(DELAY,1867)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist82_q21_uid1101_i_unnamed_k0_zts6mmstv225_q_21 ( .xin(q21_uid1101_i_unnamed_k0_zts6mmstv225_q), .xout(redist82_q21_uid1101_i_unnamed_k0_zts6mmstv225_q_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43(DELAY,2036)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q <= '0;
        end
        else
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q <= $unsigned(redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_42_q);
        end
    end

    // topBitsDOR20_uid1107_i_unnamed_k0_zts6mmstv225(BITSELECT,1106)@45
    assign topBitsDOR20_uid1107_i_unnamed_k0_zts6mmstv225_b = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q[63:44];

    // topBitsDOR_uid1108_i_unnamed_k0_zts6mmstv225(LOGICAL,1107)@45
    assign topBitsDOR_uid1108_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR20_uid1107_i_unnamed_k0_zts6mmstv225_b != 20'b00000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225(BITSELECT,1103)@45
    assign dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_in = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q[43:0];
    assign dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_in[43:0];

    // lshl21_uid1096_i_unnamed_k0_zts6mmstv225(BITSELECT,1095)@44
    assign lshl21_uid1096_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1088_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl21_uid1096_i_unnamed_k0_zts6mmstv225_b = lshl21_uid1096_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ21_uid1098_i_unnamed_k0_zts6mmstv225(CONSTANT,1097)
    assign cstZ21_uid1098_i_unnamed_k0_zts6mmstv225_q = $unsigned(21'b000000000000000000000);

    // r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225(BITSELECT,1096)@44
    assign r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_in = r0Sub21_uid1091_i_unnamed_k0_zts6mmstv225_q[42:0];
    assign r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_in[42:0];

    // rIteriMuxFirst21_uid1099_i_unnamed_k0_zts6mmstv225(BITJOIN,1098)@44
    assign rIteriMuxFirst21_uid1099_i_unnamed_k0_zts6mmstv225_q = {cstZ21_uid1098_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft21_uid1097_i_unnamed_k0_zts6mmstv225_b};

    // r21_uid1100_i_unnamed_k0_zts6mmstv225(MUX,1099)@44 + 1
    assign r21_uid1100_i_unnamed_k0_zts6mmstv225_s = opSign21_uid1095_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r21_uid1100_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r21_uid1100_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r21_uid1100_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst21_uid1099_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r21_uid1100_i_unnamed_k0_zts6mmstv225_q <= lshl21_uid1096_i_unnamed_k0_zts6mmstv225_b;
                default : r21_uid1100_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist42_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss_43(DELAY,1827)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist42_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss_43 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss), .xout(redist42_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1103_i_unnamed_k0_zts6mmstv225(BITJOIN,1102)@45
    assign lshl1_uid1103_i_unnamed_k0_zts6mmstv225_q = {r21_uid1100_i_unnamed_k0_zts6mmstv225_q, redist42_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ss_43_q};

    // nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225(BITSELECT,1104)@45
    assign nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1103_i_unnamed_k0_zts6mmstv225_q[43:0];
    assign nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_in[43:0];

    // r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225(SUB,1105)@45
    assign r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow20_uid1105_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow20_uid1104_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_q = r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_o[44:0];

    // cond20_uid1109_i_unnamed_k0_zts6mmstv225(BITSELECT,1108)@45
    assign cond20_uid1109_i_unnamed_k0_zts6mmstv225_in = $unsigned({{20{r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_q[44]}}, r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_q});
    assign cond20_uid1109_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond20_uid1109_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign20_uid1110_i_unnamed_k0_zts6mmstv225(LOGICAL,1109)@45
    assign opSign20_uid1110_i_unnamed_k0_zts6mmstv225_q = cond20_uid1109_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1108_i_unnamed_k0_zts6mmstv225_q;

    // q20_uid1116_i_unnamed_k0_zts6mmstv225(LOGICAL,1115)@45 + 1
    assign q20_uid1116_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign20_uid1110_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q20_uid1116_i_unnamed_k0_zts6mmstv225_delay ( .xin(q20_uid1116_i_unnamed_k0_zts6mmstv225_qi), .xout(q20_uid1116_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist81_q20_uid1116_i_unnamed_k0_zts6mmstv225_q_20(DELAY,1866)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist81_q20_uid1116_i_unnamed_k0_zts6mmstv225_q_20 ( .xin(q20_uid1116_i_unnamed_k0_zts6mmstv225_q), .xout(redist81_q20_uid1116_i_unnamed_k0_zts6mmstv225_q_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44(DELAY,2037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q <= '0;
        end
        else
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_43_q);
        end
    end

    // topBitsDOR19_uid1122_i_unnamed_k0_zts6mmstv225(BITSELECT,1121)@46
    assign topBitsDOR19_uid1122_i_unnamed_k0_zts6mmstv225_b = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q[63:45];

    // topBitsDOR_uid1123_i_unnamed_k0_zts6mmstv225(LOGICAL,1122)@46
    assign topBitsDOR_uid1123_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR19_uid1122_i_unnamed_k0_zts6mmstv225_b != 19'b0000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225(BITSELECT,1118)@46
    assign dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_in = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q[44:0];
    assign dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_in[44:0];

    // lshl20_uid1111_i_unnamed_k0_zts6mmstv225(BITSELECT,1110)@45
    assign lshl20_uid1111_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1103_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl20_uid1111_i_unnamed_k0_zts6mmstv225_b = lshl20_uid1111_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ20_uid1113_i_unnamed_k0_zts6mmstv225(CONSTANT,1112)
    assign cstZ20_uid1113_i_unnamed_k0_zts6mmstv225_q = $unsigned(20'b00000000000000000000);

    // r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225(BITSELECT,1111)@45
    assign r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_in = r0Sub20_uid1106_i_unnamed_k0_zts6mmstv225_q[43:0];
    assign r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_in[43:0];

    // rIteriMuxFirst20_uid1114_i_unnamed_k0_zts6mmstv225(BITJOIN,1113)@45
    assign rIteriMuxFirst20_uid1114_i_unnamed_k0_zts6mmstv225_q = {cstZ20_uid1113_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft20_uid1112_i_unnamed_k0_zts6mmstv225_b};

    // r20_uid1115_i_unnamed_k0_zts6mmstv225(MUX,1114)@45 + 1
    assign r20_uid1115_i_unnamed_k0_zts6mmstv225_s = opSign20_uid1110_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r20_uid1115_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r20_uid1115_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r20_uid1115_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst20_uid1114_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r20_uid1115_i_unnamed_k0_zts6mmstv225_q <= lshl20_uid1111_i_unnamed_k0_zts6mmstv225_b;
                default : r20_uid1115_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist43_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt_44(DELAY,1828)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist43_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt_44 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt), .xout(redist43_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1118_i_unnamed_k0_zts6mmstv225(BITJOIN,1117)@46
    assign lshl1_uid1118_i_unnamed_k0_zts6mmstv225_q = {r20_uid1115_i_unnamed_k0_zts6mmstv225_q, redist43_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_tt_44_q};

    // nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225(BITSELECT,1119)@46
    assign nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1118_i_unnamed_k0_zts6mmstv225_q[44:0];
    assign nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_in[44:0];

    // r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225(SUB,1120)@46
    assign r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow19_uid1120_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow19_uid1119_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_q = r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_o[45:0];

    // cond19_uid1124_i_unnamed_k0_zts6mmstv225(BITSELECT,1123)@46
    assign cond19_uid1124_i_unnamed_k0_zts6mmstv225_in = $unsigned({{19{r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_q[45]}}, r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_q});
    assign cond19_uid1124_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond19_uid1124_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign19_uid1125_i_unnamed_k0_zts6mmstv225(LOGICAL,1124)@46
    assign opSign19_uid1125_i_unnamed_k0_zts6mmstv225_q = cond19_uid1124_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1123_i_unnamed_k0_zts6mmstv225_q;

    // q19_uid1131_i_unnamed_k0_zts6mmstv225(LOGICAL,1130)@46 + 1
    assign q19_uid1131_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign19_uid1125_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q19_uid1131_i_unnamed_k0_zts6mmstv225_delay ( .xin(q19_uid1131_i_unnamed_k0_zts6mmstv225_qi), .xout(q19_uid1131_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist80_q19_uid1131_i_unnamed_k0_zts6mmstv225_q_19(DELAY,1865)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist80_q19_uid1131_i_unnamed_k0_zts6mmstv225_q_19 ( .xin(q19_uid1131_i_unnamed_k0_zts6mmstv225_q), .xout(redist80_q19_uid1131_i_unnamed_k0_zts6mmstv225_q_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45(DELAY,2038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q <= '0;
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_44_q);
        end
    end

    // topBitsDOR18_uid1137_i_unnamed_k0_zts6mmstv225(BITSELECT,1136)@47
    assign topBitsDOR18_uid1137_i_unnamed_k0_zts6mmstv225_b = redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q[63:46];

    // topBitsDOR_uid1138_i_unnamed_k0_zts6mmstv225(LOGICAL,1137)@47
    assign topBitsDOR_uid1138_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR18_uid1137_i_unnamed_k0_zts6mmstv225_b != 18'b000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225(BITSELECT,1133)@47
    assign dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_in = redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q[45:0];
    assign dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_in[45:0];

    // lshl19_uid1126_i_unnamed_k0_zts6mmstv225(BITSELECT,1125)@46
    assign lshl19_uid1126_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1118_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl19_uid1126_i_unnamed_k0_zts6mmstv225_b = lshl19_uid1126_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ19_uid1128_i_unnamed_k0_zts6mmstv225(CONSTANT,1127)
    assign cstZ19_uid1128_i_unnamed_k0_zts6mmstv225_q = $unsigned(19'b0000000000000000000);

    // r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225(BITSELECT,1126)@46
    assign r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_in = r0Sub19_uid1121_i_unnamed_k0_zts6mmstv225_q[44:0];
    assign r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_in[44:0];

    // rIteriMuxFirst19_uid1129_i_unnamed_k0_zts6mmstv225(BITJOIN,1128)@46
    assign rIteriMuxFirst19_uid1129_i_unnamed_k0_zts6mmstv225_q = {cstZ19_uid1128_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft19_uid1127_i_unnamed_k0_zts6mmstv225_b};

    // r19_uid1130_i_unnamed_k0_zts6mmstv225(MUX,1129)@46 + 1
    assign r19_uid1130_i_unnamed_k0_zts6mmstv225_s = opSign19_uid1125_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r19_uid1130_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r19_uid1130_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r19_uid1130_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst19_uid1129_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r19_uid1130_i_unnamed_k0_zts6mmstv225_q <= lshl19_uid1126_i_unnamed_k0_zts6mmstv225_b;
                default : r19_uid1130_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist44_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu_45(DELAY,1829)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist44_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu_45 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu), .xout(redist44_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1133_i_unnamed_k0_zts6mmstv225(BITJOIN,1132)@47
    assign lshl1_uid1133_i_unnamed_k0_zts6mmstv225_q = {r19_uid1130_i_unnamed_k0_zts6mmstv225_q, redist44_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_uu_45_q};

    // nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225(BITSELECT,1134)@47
    assign nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1133_i_unnamed_k0_zts6mmstv225_q[45:0];
    assign nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_in[45:0];

    // r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225(SUB,1135)@47
    assign r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow18_uid1135_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow18_uid1134_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_q = r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_o[46:0];

    // cond18_uid1139_i_unnamed_k0_zts6mmstv225(BITSELECT,1138)@47
    assign cond18_uid1139_i_unnamed_k0_zts6mmstv225_in = $unsigned({{18{r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_q[46]}}, r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_q});
    assign cond18_uid1139_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond18_uid1139_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign18_uid1140_i_unnamed_k0_zts6mmstv225(LOGICAL,1139)@47
    assign opSign18_uid1140_i_unnamed_k0_zts6mmstv225_q = cond18_uid1139_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1138_i_unnamed_k0_zts6mmstv225_q;

    // q18_uid1146_i_unnamed_k0_zts6mmstv225(LOGICAL,1145)@47 + 1
    assign q18_uid1146_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign18_uid1140_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q18_uid1146_i_unnamed_k0_zts6mmstv225_delay ( .xin(q18_uid1146_i_unnamed_k0_zts6mmstv225_qi), .xout(q18_uid1146_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist79_q18_uid1146_i_unnamed_k0_zts6mmstv225_q_18(DELAY,1864)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist79_q18_uid1146_i_unnamed_k0_zts6mmstv225_q_18 ( .xin(q18_uid1146_i_unnamed_k0_zts6mmstv225_q), .xout(redist79_q18_uid1146_i_unnamed_k0_zts6mmstv225_q_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46(DELAY,2039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q <= '0;
        end
        else
        begin
            redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q <= $unsigned(redist253_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_45_q);
        end
    end

    // topBitsDOR17_uid1152_i_unnamed_k0_zts6mmstv225(BITSELECT,1151)@48
    assign topBitsDOR17_uid1152_i_unnamed_k0_zts6mmstv225_b = redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q[63:47];

    // topBitsDOR_uid1153_i_unnamed_k0_zts6mmstv225(LOGICAL,1152)@48
    assign topBitsDOR_uid1153_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR17_uid1152_i_unnamed_k0_zts6mmstv225_b != 17'b00000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225(BITSELECT,1148)@48
    assign dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_in = redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q[46:0];
    assign dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_in[46:0];

    // lshl18_uid1141_i_unnamed_k0_zts6mmstv225(BITSELECT,1140)@47
    assign lshl18_uid1141_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1133_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl18_uid1141_i_unnamed_k0_zts6mmstv225_b = lshl18_uid1141_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ18_uid1143_i_unnamed_k0_zts6mmstv225(CONSTANT,1142)
    assign cstZ18_uid1143_i_unnamed_k0_zts6mmstv225_q = $unsigned(18'b000000000000000000);

    // r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225(BITSELECT,1141)@47
    assign r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_in = r0Sub18_uid1136_i_unnamed_k0_zts6mmstv225_q[45:0];
    assign r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_in[45:0];

    // rIteriMuxFirst18_uid1144_i_unnamed_k0_zts6mmstv225(BITJOIN,1143)@47
    assign rIteriMuxFirst18_uid1144_i_unnamed_k0_zts6mmstv225_q = {cstZ18_uid1143_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft18_uid1142_i_unnamed_k0_zts6mmstv225_b};

    // r18_uid1145_i_unnamed_k0_zts6mmstv225(MUX,1144)@47 + 1
    assign r18_uid1145_i_unnamed_k0_zts6mmstv225_s = opSign18_uid1140_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r18_uid1145_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r18_uid1145_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r18_uid1145_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst18_uid1144_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r18_uid1145_i_unnamed_k0_zts6mmstv225_q <= lshl18_uid1141_i_unnamed_k0_zts6mmstv225_b;
                default : r18_uid1145_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist45_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv_46(DELAY,1830)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist45_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv_46 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv), .xout(redist45_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1148_i_unnamed_k0_zts6mmstv225(BITJOIN,1147)@48
    assign lshl1_uid1148_i_unnamed_k0_zts6mmstv225_q = {r18_uid1145_i_unnamed_k0_zts6mmstv225_q, redist45_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_vv_46_q};

    // nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225(BITSELECT,1149)@48
    assign nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1148_i_unnamed_k0_zts6mmstv225_q[46:0];
    assign nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_in[46:0];

    // r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225(SUB,1150)@48
    assign r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow17_uid1150_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow17_uid1149_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_q = r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_o[47:0];

    // cond17_uid1154_i_unnamed_k0_zts6mmstv225(BITSELECT,1153)@48
    assign cond17_uid1154_i_unnamed_k0_zts6mmstv225_in = $unsigned({{17{r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_q[47]}}, r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_q});
    assign cond17_uid1154_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond17_uid1154_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign17_uid1155_i_unnamed_k0_zts6mmstv225(LOGICAL,1154)@48
    assign opSign17_uid1155_i_unnamed_k0_zts6mmstv225_q = cond17_uid1154_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1153_i_unnamed_k0_zts6mmstv225_q;

    // q17_uid1161_i_unnamed_k0_zts6mmstv225(LOGICAL,1160)@48 + 1
    assign q17_uid1161_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign17_uid1155_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q17_uid1161_i_unnamed_k0_zts6mmstv225_delay ( .xin(q17_uid1161_i_unnamed_k0_zts6mmstv225_qi), .xout(q17_uid1161_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist78_q17_uid1161_i_unnamed_k0_zts6mmstv225_q_17(DELAY,1863)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist78_q17_uid1161_i_unnamed_k0_zts6mmstv225_q_17 ( .xin(q17_uid1161_i_unnamed_k0_zts6mmstv225_q), .xout(redist78_q17_uid1161_i_unnamed_k0_zts6mmstv225_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47(DELAY,2040)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q <= '0;
        end
        else
        begin
            redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q <= $unsigned(redist254_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_46_q);
        end
    end

    // topBitsDOR16_uid1167_i_unnamed_k0_zts6mmstv225(BITSELECT,1166)@49
    assign topBitsDOR16_uid1167_i_unnamed_k0_zts6mmstv225_b = redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q[63:48];

    // topBitsDOR_uid1168_i_unnamed_k0_zts6mmstv225(LOGICAL,1167)@49
    assign topBitsDOR_uid1168_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR16_uid1167_i_unnamed_k0_zts6mmstv225_b != 16'b0000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225(BITSELECT,1163)@49
    assign dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_in = redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q[47:0];
    assign dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_in[47:0];

    // lshl17_uid1156_i_unnamed_k0_zts6mmstv225(BITSELECT,1155)@48
    assign lshl17_uid1156_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1148_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl17_uid1156_i_unnamed_k0_zts6mmstv225_b = lshl17_uid1156_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ17_uid1158_i_unnamed_k0_zts6mmstv225(CONSTANT,1157)
    assign cstZ17_uid1158_i_unnamed_k0_zts6mmstv225_q = $unsigned(17'b00000000000000000);

    // r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225(BITSELECT,1156)@48
    assign r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_in = r0Sub17_uid1151_i_unnamed_k0_zts6mmstv225_q[46:0];
    assign r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_in[46:0];

    // rIteriMuxFirst17_uid1159_i_unnamed_k0_zts6mmstv225(BITJOIN,1158)@48
    assign rIteriMuxFirst17_uid1159_i_unnamed_k0_zts6mmstv225_q = {cstZ17_uid1158_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft17_uid1157_i_unnamed_k0_zts6mmstv225_b};

    // r17_uid1160_i_unnamed_k0_zts6mmstv225(MUX,1159)@48 + 1
    assign r17_uid1160_i_unnamed_k0_zts6mmstv225_s = opSign17_uid1155_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r17_uid1160_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r17_uid1160_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r17_uid1160_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst17_uid1159_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r17_uid1160_i_unnamed_k0_zts6mmstv225_q <= lshl17_uid1156_i_unnamed_k0_zts6mmstv225_b;
                default : r17_uid1160_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist46_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww_47(DELAY,1831)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist46_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww_47 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww), .xout(redist46_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1163_i_unnamed_k0_zts6mmstv225(BITJOIN,1162)@49
    assign lshl1_uid1163_i_unnamed_k0_zts6mmstv225_q = {r17_uid1160_i_unnamed_k0_zts6mmstv225_q, redist46_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_ww_47_q};

    // nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225(BITSELECT,1164)@49
    assign nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1163_i_unnamed_k0_zts6mmstv225_q[47:0];
    assign nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_in[47:0];

    // r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225(SUB,1165)@49
    assign r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow16_uid1165_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow16_uid1164_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_q = r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_o[48:0];

    // cond16_uid1169_i_unnamed_k0_zts6mmstv225(BITSELECT,1168)@49
    assign cond16_uid1169_i_unnamed_k0_zts6mmstv225_in = $unsigned({{16{r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_q[48]}}, r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_q});
    assign cond16_uid1169_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond16_uid1169_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign16_uid1170_i_unnamed_k0_zts6mmstv225(LOGICAL,1169)@49
    assign opSign16_uid1170_i_unnamed_k0_zts6mmstv225_q = cond16_uid1169_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1168_i_unnamed_k0_zts6mmstv225_q;

    // q16_uid1176_i_unnamed_k0_zts6mmstv225(LOGICAL,1175)@49 + 1
    assign q16_uid1176_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign16_uid1170_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q16_uid1176_i_unnamed_k0_zts6mmstv225_delay ( .xin(q16_uid1176_i_unnamed_k0_zts6mmstv225_qi), .xout(q16_uid1176_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist77_q16_uid1176_i_unnamed_k0_zts6mmstv225_q_16(DELAY,1862)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist77_q16_uid1176_i_unnamed_k0_zts6mmstv225_q_16 ( .xin(q16_uid1176_i_unnamed_k0_zts6mmstv225_q), .xout(redist77_q16_uid1176_i_unnamed_k0_zts6mmstv225_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48(DELAY,2041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q <= '0;
        end
        else
        begin
            redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q <= $unsigned(redist255_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_47_q);
        end
    end

    // topBitsDOR15_uid1182_i_unnamed_k0_zts6mmstv225(BITSELECT,1181)@50
    assign topBitsDOR15_uid1182_i_unnamed_k0_zts6mmstv225_b = redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q[63:49];

    // topBitsDOR_uid1183_i_unnamed_k0_zts6mmstv225(LOGICAL,1182)@50
    assign topBitsDOR_uid1183_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR15_uid1182_i_unnamed_k0_zts6mmstv225_b != 15'b000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225(BITSELECT,1178)@50
    assign dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_in = redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q[48:0];
    assign dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_in[48:0];

    // lshl16_uid1171_i_unnamed_k0_zts6mmstv225(BITSELECT,1170)@49
    assign lshl16_uid1171_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1163_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl16_uid1171_i_unnamed_k0_zts6mmstv225_b = lshl16_uid1171_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ16_uid1173_i_unnamed_k0_zts6mmstv225(CONSTANT,1172)
    assign cstZ16_uid1173_i_unnamed_k0_zts6mmstv225_q = $unsigned(16'b0000000000000000);

    // r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225(BITSELECT,1171)@49
    assign r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_in = r0Sub16_uid1166_i_unnamed_k0_zts6mmstv225_q[47:0];
    assign r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_in[47:0];

    // rIteriMuxFirst16_uid1174_i_unnamed_k0_zts6mmstv225(BITJOIN,1173)@49
    assign rIteriMuxFirst16_uid1174_i_unnamed_k0_zts6mmstv225_q = {cstZ16_uid1173_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft16_uid1172_i_unnamed_k0_zts6mmstv225_b};

    // r16_uid1175_i_unnamed_k0_zts6mmstv225(MUX,1174)@49 + 1
    assign r16_uid1175_i_unnamed_k0_zts6mmstv225_s = opSign16_uid1170_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r16_uid1175_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r16_uid1175_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r16_uid1175_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst16_uid1174_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r16_uid1175_i_unnamed_k0_zts6mmstv225_q <= lshl16_uid1171_i_unnamed_k0_zts6mmstv225_b;
                default : r16_uid1175_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist47_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx_48(DELAY,1832)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist47_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx_48 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx), .xout(redist47_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1178_i_unnamed_k0_zts6mmstv225(BITJOIN,1177)@50
    assign lshl1_uid1178_i_unnamed_k0_zts6mmstv225_q = {r16_uid1175_i_unnamed_k0_zts6mmstv225_q, redist47_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_xx_48_q};

    // nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225(BITSELECT,1179)@50
    assign nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1178_i_unnamed_k0_zts6mmstv225_q[48:0];
    assign nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_in[48:0];

    // r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225(SUB,1180)@50
    assign r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow15_uid1180_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow15_uid1179_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_q = r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_o[49:0];

    // cond15_uid1184_i_unnamed_k0_zts6mmstv225(BITSELECT,1183)@50
    assign cond15_uid1184_i_unnamed_k0_zts6mmstv225_in = $unsigned({{15{r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_q[49]}}, r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_q});
    assign cond15_uid1184_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond15_uid1184_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign15_uid1185_i_unnamed_k0_zts6mmstv225(LOGICAL,1184)@50
    assign opSign15_uid1185_i_unnamed_k0_zts6mmstv225_q = cond15_uid1184_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1183_i_unnamed_k0_zts6mmstv225_q;

    // q15_uid1191_i_unnamed_k0_zts6mmstv225(LOGICAL,1190)@50 + 1
    assign q15_uid1191_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign15_uid1185_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q15_uid1191_i_unnamed_k0_zts6mmstv225_delay ( .xin(q15_uid1191_i_unnamed_k0_zts6mmstv225_qi), .xout(q15_uid1191_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist76_q15_uid1191_i_unnamed_k0_zts6mmstv225_q_15(DELAY,1861)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist76_q15_uid1191_i_unnamed_k0_zts6mmstv225_q_15 ( .xin(q15_uid1191_i_unnamed_k0_zts6mmstv225_q), .xout(redist76_q15_uid1191_i_unnamed_k0_zts6mmstv225_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49(DELAY,2042)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q <= '0;
        end
        else
        begin
            redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q <= $unsigned(redist256_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_48_q);
        end
    end

    // topBitsDOR14_uid1197_i_unnamed_k0_zts6mmstv225(BITSELECT,1196)@51
    assign topBitsDOR14_uid1197_i_unnamed_k0_zts6mmstv225_b = redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q[63:50];

    // topBitsDOR_uid1198_i_unnamed_k0_zts6mmstv225(LOGICAL,1197)@51
    assign topBitsDOR_uid1198_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR14_uid1197_i_unnamed_k0_zts6mmstv225_b != 14'b00000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225(BITSELECT,1193)@51
    assign dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_in = redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q[49:0];
    assign dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_in[49:0];

    // lshl15_uid1186_i_unnamed_k0_zts6mmstv225(BITSELECT,1185)@50
    assign lshl15_uid1186_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1178_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl15_uid1186_i_unnamed_k0_zts6mmstv225_b = lshl15_uid1186_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ15_uid1188_i_unnamed_k0_zts6mmstv225(CONSTANT,1187)
    assign cstZ15_uid1188_i_unnamed_k0_zts6mmstv225_q = $unsigned(15'b000000000000000);

    // r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225(BITSELECT,1186)@50
    assign r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_in = r0Sub15_uid1181_i_unnamed_k0_zts6mmstv225_q[48:0];
    assign r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_in[48:0];

    // rIteriMuxFirst15_uid1189_i_unnamed_k0_zts6mmstv225(BITJOIN,1188)@50
    assign rIteriMuxFirst15_uid1189_i_unnamed_k0_zts6mmstv225_q = {cstZ15_uid1188_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft15_uid1187_i_unnamed_k0_zts6mmstv225_b};

    // r15_uid1190_i_unnamed_k0_zts6mmstv225(MUX,1189)@50 + 1
    assign r15_uid1190_i_unnamed_k0_zts6mmstv225_s = opSign15_uid1185_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r15_uid1190_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r15_uid1190_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r15_uid1190_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst15_uid1189_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r15_uid1190_i_unnamed_k0_zts6mmstv225_q <= lshl15_uid1186_i_unnamed_k0_zts6mmstv225_b;
                default : r15_uid1190_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist48_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy_49(DELAY,1833)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist48_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy_49 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy), .xout(redist48_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1193_i_unnamed_k0_zts6mmstv225(BITJOIN,1192)@51
    assign lshl1_uid1193_i_unnamed_k0_zts6mmstv225_q = {r15_uid1190_i_unnamed_k0_zts6mmstv225_q, redist48_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_yy_49_q};

    // nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225(BITSELECT,1194)@51
    assign nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1193_i_unnamed_k0_zts6mmstv225_q[49:0];
    assign nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_in[49:0];

    // r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225(SUB,1195)@51
    assign r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow14_uid1195_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow14_uid1194_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_q = r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_o[50:0];

    // cond14_uid1199_i_unnamed_k0_zts6mmstv225(BITSELECT,1198)@51
    assign cond14_uid1199_i_unnamed_k0_zts6mmstv225_in = $unsigned({{14{r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_q[50]}}, r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_q});
    assign cond14_uid1199_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond14_uid1199_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign14_uid1200_i_unnamed_k0_zts6mmstv225(LOGICAL,1199)@51
    assign opSign14_uid1200_i_unnamed_k0_zts6mmstv225_q = cond14_uid1199_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1198_i_unnamed_k0_zts6mmstv225_q;

    // q14_uid1206_i_unnamed_k0_zts6mmstv225(LOGICAL,1205)@51 + 1
    assign q14_uid1206_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign14_uid1200_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q14_uid1206_i_unnamed_k0_zts6mmstv225_delay ( .xin(q14_uid1206_i_unnamed_k0_zts6mmstv225_qi), .xout(q14_uid1206_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist75_q14_uid1206_i_unnamed_k0_zts6mmstv225_q_14(DELAY,1860)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist75_q14_uid1206_i_unnamed_k0_zts6mmstv225_q_14 ( .xin(q14_uid1206_i_unnamed_k0_zts6mmstv225_q), .xout(redist75_q14_uid1206_i_unnamed_k0_zts6mmstv225_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50(DELAY,2043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q <= '0;
        end
        else
        begin
            redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q <= $unsigned(redist257_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_49_q);
        end
    end

    // topBitsDOR13_uid1212_i_unnamed_k0_zts6mmstv225(BITSELECT,1211)@52
    assign topBitsDOR13_uid1212_i_unnamed_k0_zts6mmstv225_b = redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q[63:51];

    // topBitsDOR_uid1213_i_unnamed_k0_zts6mmstv225(LOGICAL,1212)@52
    assign topBitsDOR_uid1213_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR13_uid1212_i_unnamed_k0_zts6mmstv225_b != 13'b0000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225(BITSELECT,1208)@52
    assign dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_in = redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q[50:0];
    assign dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_in[50:0];

    // lshl14_uid1201_i_unnamed_k0_zts6mmstv225(BITSELECT,1200)@51
    assign lshl14_uid1201_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1193_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl14_uid1201_i_unnamed_k0_zts6mmstv225_b = lshl14_uid1201_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ14_uid1203_i_unnamed_k0_zts6mmstv225(CONSTANT,1202)
    assign cstZ14_uid1203_i_unnamed_k0_zts6mmstv225_q = $unsigned(14'b00000000000000);

    // r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225(BITSELECT,1201)@51
    assign r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_in = r0Sub14_uid1196_i_unnamed_k0_zts6mmstv225_q[49:0];
    assign r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_in[49:0];

    // rIteriMuxFirst14_uid1204_i_unnamed_k0_zts6mmstv225(BITJOIN,1203)@51
    assign rIteriMuxFirst14_uid1204_i_unnamed_k0_zts6mmstv225_q = {cstZ14_uid1203_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft14_uid1202_i_unnamed_k0_zts6mmstv225_b};

    // r14_uid1205_i_unnamed_k0_zts6mmstv225(MUX,1204)@51 + 1
    assign r14_uid1205_i_unnamed_k0_zts6mmstv225_s = opSign14_uid1200_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r14_uid1205_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r14_uid1205_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r14_uid1205_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst14_uid1204_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r14_uid1205_i_unnamed_k0_zts6mmstv225_q <= lshl14_uid1201_i_unnamed_k0_zts6mmstv225_b;
                default : r14_uid1205_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist49_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz_50(DELAY,1834)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist49_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz_50 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz), .xout(redist49_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1208_i_unnamed_k0_zts6mmstv225(BITJOIN,1207)@52
    assign lshl1_uid1208_i_unnamed_k0_zts6mmstv225_q = {r14_uid1205_i_unnamed_k0_zts6mmstv225_q, redist49_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_zz_50_q};

    // nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225(BITSELECT,1209)@52
    assign nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1208_i_unnamed_k0_zts6mmstv225_q[50:0];
    assign nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_in[50:0];

    // r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225(SUB,1210)@52
    assign r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow13_uid1210_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow13_uid1209_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_q = r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_o[51:0];

    // cond13_uid1214_i_unnamed_k0_zts6mmstv225(BITSELECT,1213)@52
    assign cond13_uid1214_i_unnamed_k0_zts6mmstv225_in = $unsigned({{13{r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_q[51]}}, r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_q});
    assign cond13_uid1214_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond13_uid1214_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign13_uid1215_i_unnamed_k0_zts6mmstv225(LOGICAL,1214)@52
    assign opSign13_uid1215_i_unnamed_k0_zts6mmstv225_q = cond13_uid1214_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1213_i_unnamed_k0_zts6mmstv225_q;

    // q13_uid1221_i_unnamed_k0_zts6mmstv225(LOGICAL,1220)@52 + 1
    assign q13_uid1221_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign13_uid1215_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q13_uid1221_i_unnamed_k0_zts6mmstv225_delay ( .xin(q13_uid1221_i_unnamed_k0_zts6mmstv225_qi), .xout(q13_uid1221_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist74_q13_uid1221_i_unnamed_k0_zts6mmstv225_q_13(DELAY,1859)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist74_q13_uid1221_i_unnamed_k0_zts6mmstv225_q_13 ( .xin(q13_uid1221_i_unnamed_k0_zts6mmstv225_q), .xout(redist74_q13_uid1221_i_unnamed_k0_zts6mmstv225_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51(DELAY,2044)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q <= '0;
        end
        else
        begin
            redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q <= $unsigned(redist258_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_50_q);
        end
    end

    // topBitsDOR12_uid1227_i_unnamed_k0_zts6mmstv225(BITSELECT,1226)@53
    assign topBitsDOR12_uid1227_i_unnamed_k0_zts6mmstv225_b = redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q[63:52];

    // topBitsDOR_uid1228_i_unnamed_k0_zts6mmstv225(LOGICAL,1227)@53
    assign topBitsDOR_uid1228_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR12_uid1227_i_unnamed_k0_zts6mmstv225_b != 12'b000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225(BITSELECT,1223)@53
    assign dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_in = redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q[51:0];
    assign dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_in[51:0];

    // lshl13_uid1216_i_unnamed_k0_zts6mmstv225(BITSELECT,1215)@52
    assign lshl13_uid1216_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1208_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl13_uid1216_i_unnamed_k0_zts6mmstv225_b = lshl13_uid1216_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ13_uid1218_i_unnamed_k0_zts6mmstv225(CONSTANT,1217)
    assign cstZ13_uid1218_i_unnamed_k0_zts6mmstv225_q = $unsigned(13'b0000000000000);

    // r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225(BITSELECT,1216)@52
    assign r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_in = r0Sub13_uid1211_i_unnamed_k0_zts6mmstv225_q[50:0];
    assign r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_in[50:0];

    // rIteriMuxFirst13_uid1219_i_unnamed_k0_zts6mmstv225(BITJOIN,1218)@52
    assign rIteriMuxFirst13_uid1219_i_unnamed_k0_zts6mmstv225_q = {cstZ13_uid1218_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft13_uid1217_i_unnamed_k0_zts6mmstv225_b};

    // r13_uid1220_i_unnamed_k0_zts6mmstv225(MUX,1219)@52 + 1
    assign r13_uid1220_i_unnamed_k0_zts6mmstv225_s = opSign13_uid1215_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r13_uid1220_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r13_uid1220_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r13_uid1220_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst13_uid1219_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r13_uid1220_i_unnamed_k0_zts6mmstv225_q <= lshl13_uid1216_i_unnamed_k0_zts6mmstv225_b;
                default : r13_uid1220_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist50_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1_51(DELAY,1835)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist50_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1_51 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1), .xout(redist50_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1223_i_unnamed_k0_zts6mmstv225(BITJOIN,1222)@53
    assign lshl1_uid1223_i_unnamed_k0_zts6mmstv225_q = {r13_uid1220_i_unnamed_k0_zts6mmstv225_q, redist50_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_1_51_q};

    // nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225(BITSELECT,1224)@53
    assign nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1223_i_unnamed_k0_zts6mmstv225_q[51:0];
    assign nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_in[51:0];

    // r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225(SUB,1225)@53
    assign r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow12_uid1225_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow12_uid1224_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_q = r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_o[52:0];

    // cond12_uid1229_i_unnamed_k0_zts6mmstv225(BITSELECT,1228)@53
    assign cond12_uid1229_i_unnamed_k0_zts6mmstv225_in = $unsigned({{12{r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_q[52]}}, r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_q});
    assign cond12_uid1229_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond12_uid1229_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign12_uid1230_i_unnamed_k0_zts6mmstv225(LOGICAL,1229)@53
    assign opSign12_uid1230_i_unnamed_k0_zts6mmstv225_q = cond12_uid1229_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1228_i_unnamed_k0_zts6mmstv225_q;

    // q12_uid1236_i_unnamed_k0_zts6mmstv225(LOGICAL,1235)@53 + 1
    assign q12_uid1236_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign12_uid1230_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q12_uid1236_i_unnamed_k0_zts6mmstv225_delay ( .xin(q12_uid1236_i_unnamed_k0_zts6mmstv225_qi), .xout(q12_uid1236_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist73_q12_uid1236_i_unnamed_k0_zts6mmstv225_q_12(DELAY,1858)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist73_q12_uid1236_i_unnamed_k0_zts6mmstv225_q_12 ( .xin(q12_uid1236_i_unnamed_k0_zts6mmstv225_q), .xout(redist73_q12_uid1236_i_unnamed_k0_zts6mmstv225_q_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52(DELAY,2045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q <= '0;
        end
        else
        begin
            redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q <= $unsigned(redist259_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_51_q);
        end
    end

    // topBitsDOR11_uid1242_i_unnamed_k0_zts6mmstv225(BITSELECT,1241)@54
    assign topBitsDOR11_uid1242_i_unnamed_k0_zts6mmstv225_b = redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q[63:53];

    // topBitsDOR_uid1243_i_unnamed_k0_zts6mmstv225(LOGICAL,1242)@54
    assign topBitsDOR_uid1243_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR11_uid1242_i_unnamed_k0_zts6mmstv225_b != 11'b00000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225(BITSELECT,1238)@54
    assign dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_in = redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q[52:0];
    assign dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_in[52:0];

    // lshl12_uid1231_i_unnamed_k0_zts6mmstv225(BITSELECT,1230)@53
    assign lshl12_uid1231_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1223_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl12_uid1231_i_unnamed_k0_zts6mmstv225_b = lshl12_uid1231_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ12_uid1233_i_unnamed_k0_zts6mmstv225(CONSTANT,1232)
    assign cstZ12_uid1233_i_unnamed_k0_zts6mmstv225_q = $unsigned(12'b000000000000);

    // r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225(BITSELECT,1231)@53
    assign r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_in = r0Sub12_uid1226_i_unnamed_k0_zts6mmstv225_q[51:0];
    assign r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_in[51:0];

    // rIteriMuxFirst12_uid1234_i_unnamed_k0_zts6mmstv225(BITJOIN,1233)@53
    assign rIteriMuxFirst12_uid1234_i_unnamed_k0_zts6mmstv225_q = {cstZ12_uid1233_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft12_uid1232_i_unnamed_k0_zts6mmstv225_b};

    // r12_uid1235_i_unnamed_k0_zts6mmstv225(MUX,1234)@53 + 1
    assign r12_uid1235_i_unnamed_k0_zts6mmstv225_s = opSign12_uid1230_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r12_uid1235_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r12_uid1235_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r12_uid1235_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst12_uid1234_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r12_uid1235_i_unnamed_k0_zts6mmstv225_q <= lshl12_uid1231_i_unnamed_k0_zts6mmstv225_b;
                default : r12_uid1235_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist51_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2_52(DELAY,1836)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist51_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2_52 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2), .xout(redist51_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1238_i_unnamed_k0_zts6mmstv225(BITJOIN,1237)@54
    assign lshl1_uid1238_i_unnamed_k0_zts6mmstv225_q = {r12_uid1235_i_unnamed_k0_zts6mmstv225_q, redist51_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_2_52_q};

    // nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225(BITSELECT,1239)@54
    assign nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1238_i_unnamed_k0_zts6mmstv225_q[52:0];
    assign nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_in[52:0];

    // r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225(SUB,1240)@54
    assign r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow11_uid1240_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow11_uid1239_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_q = r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_o[53:0];

    // cond11_uid1244_i_unnamed_k0_zts6mmstv225(BITSELECT,1243)@54
    assign cond11_uid1244_i_unnamed_k0_zts6mmstv225_in = $unsigned({{11{r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_q[53]}}, r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_q});
    assign cond11_uid1244_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond11_uid1244_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign11_uid1245_i_unnamed_k0_zts6mmstv225(LOGICAL,1244)@54
    assign opSign11_uid1245_i_unnamed_k0_zts6mmstv225_q = cond11_uid1244_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1243_i_unnamed_k0_zts6mmstv225_q;

    // q11_uid1251_i_unnamed_k0_zts6mmstv225(LOGICAL,1250)@54 + 1
    assign q11_uid1251_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign11_uid1245_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q11_uid1251_i_unnamed_k0_zts6mmstv225_delay ( .xin(q11_uid1251_i_unnamed_k0_zts6mmstv225_qi), .xout(q11_uid1251_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist72_q11_uid1251_i_unnamed_k0_zts6mmstv225_q_11(DELAY,1857)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist72_q11_uid1251_i_unnamed_k0_zts6mmstv225_q_11 ( .xin(q11_uid1251_i_unnamed_k0_zts6mmstv225_q), .xout(redist72_q11_uid1251_i_unnamed_k0_zts6mmstv225_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53(DELAY,2046)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q <= '0;
        end
        else
        begin
            redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q <= $unsigned(redist260_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_52_q);
        end
    end

    // topBitsDOR10_uid1257_i_unnamed_k0_zts6mmstv225(BITSELECT,1256)@55
    assign topBitsDOR10_uid1257_i_unnamed_k0_zts6mmstv225_b = redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q[63:54];

    // topBitsDOR_uid1258_i_unnamed_k0_zts6mmstv225(LOGICAL,1257)@55
    assign topBitsDOR_uid1258_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR10_uid1257_i_unnamed_k0_zts6mmstv225_b != 10'b0000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225(BITSELECT,1253)@55
    assign dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_in = redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q[53:0];
    assign dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_in[53:0];

    // lshl11_uid1246_i_unnamed_k0_zts6mmstv225(BITSELECT,1245)@54
    assign lshl11_uid1246_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1238_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl11_uid1246_i_unnamed_k0_zts6mmstv225_b = lshl11_uid1246_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ11_uid1248_i_unnamed_k0_zts6mmstv225(CONSTANT,1247)
    assign cstZ11_uid1248_i_unnamed_k0_zts6mmstv225_q = $unsigned(11'b00000000000);

    // r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225(BITSELECT,1246)@54
    assign r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_in = r0Sub11_uid1241_i_unnamed_k0_zts6mmstv225_q[52:0];
    assign r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_in[52:0];

    // rIteriMuxFirst11_uid1249_i_unnamed_k0_zts6mmstv225(BITJOIN,1248)@54
    assign rIteriMuxFirst11_uid1249_i_unnamed_k0_zts6mmstv225_q = {cstZ11_uid1248_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft11_uid1247_i_unnamed_k0_zts6mmstv225_b};

    // r11_uid1250_i_unnamed_k0_zts6mmstv225(MUX,1249)@54 + 1
    assign r11_uid1250_i_unnamed_k0_zts6mmstv225_s = opSign11_uid1245_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r11_uid1250_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r11_uid1250_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r11_uid1250_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst11_uid1249_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r11_uid1250_i_unnamed_k0_zts6mmstv225_q <= lshl11_uid1246_i_unnamed_k0_zts6mmstv225_b;
                default : r11_uid1250_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist52_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3_53(DELAY,1837)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist52_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3_53 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3), .xout(redist52_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1253_i_unnamed_k0_zts6mmstv225(BITJOIN,1252)@55
    assign lshl1_uid1253_i_unnamed_k0_zts6mmstv225_q = {r11_uid1250_i_unnamed_k0_zts6mmstv225_q, redist52_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_3_53_q};

    // nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225(BITSELECT,1254)@55
    assign nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1253_i_unnamed_k0_zts6mmstv225_q[53:0];
    assign nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_in[53:0];

    // r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225(SUB,1255)@55
    assign r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow10_uid1255_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow10_uid1254_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_q = r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_o[54:0];

    // cond10_uid1259_i_unnamed_k0_zts6mmstv225(BITSELECT,1258)@55
    assign cond10_uid1259_i_unnamed_k0_zts6mmstv225_in = $unsigned({{10{r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_q[54]}}, r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_q});
    assign cond10_uid1259_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond10_uid1259_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign10_uid1260_i_unnamed_k0_zts6mmstv225(LOGICAL,1259)@55
    assign opSign10_uid1260_i_unnamed_k0_zts6mmstv225_q = cond10_uid1259_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1258_i_unnamed_k0_zts6mmstv225_q;

    // q10_uid1266_i_unnamed_k0_zts6mmstv225(LOGICAL,1265)@55 + 1
    assign q10_uid1266_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign10_uid1260_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q10_uid1266_i_unnamed_k0_zts6mmstv225_delay ( .xin(q10_uid1266_i_unnamed_k0_zts6mmstv225_qi), .xout(q10_uid1266_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist71_q10_uid1266_i_unnamed_k0_zts6mmstv225_q_10(DELAY,1856)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist71_q10_uid1266_i_unnamed_k0_zts6mmstv225_q_10 ( .xin(q10_uid1266_i_unnamed_k0_zts6mmstv225_q), .xout(redist71_q10_uid1266_i_unnamed_k0_zts6mmstv225_q_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54(DELAY,2047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q <= '0;
        end
        else
        begin
            redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q <= $unsigned(redist261_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_53_q);
        end
    end

    // topBitsDOR9_uid1272_i_unnamed_k0_zts6mmstv225(BITSELECT,1271)@56
    assign topBitsDOR9_uid1272_i_unnamed_k0_zts6mmstv225_b = redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q[63:55];

    // topBitsDOR_uid1273_i_unnamed_k0_zts6mmstv225(LOGICAL,1272)@56
    assign topBitsDOR_uid1273_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR9_uid1272_i_unnamed_k0_zts6mmstv225_b != 9'b000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225(BITSELECT,1268)@56
    assign dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_in = redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q[54:0];
    assign dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_in[54:0];

    // lshl10_uid1261_i_unnamed_k0_zts6mmstv225(BITSELECT,1260)@55
    assign lshl10_uid1261_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1253_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl10_uid1261_i_unnamed_k0_zts6mmstv225_b = lshl10_uid1261_i_unnamed_k0_zts6mmstv225_in[63:0];

    // r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225(BITSELECT,1261)@55
    assign r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_in = r0Sub10_uid1256_i_unnamed_k0_zts6mmstv225_q[53:0];
    assign r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_in[53:0];

    // rIteriMuxFirst10_uid1264_i_unnamed_k0_zts6mmstv225(BITJOIN,1263)@55
    assign rIteriMuxFirst10_uid1264_i_unnamed_k0_zts6mmstv225_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q, r0SubRangeLeft10_uid1262_i_unnamed_k0_zts6mmstv225_b};

    // r10_uid1265_i_unnamed_k0_zts6mmstv225(MUX,1264)@55 + 1
    assign r10_uid1265_i_unnamed_k0_zts6mmstv225_s = opSign10_uid1260_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r10_uid1265_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r10_uid1265_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r10_uid1265_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst10_uid1264_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r10_uid1265_i_unnamed_k0_zts6mmstv225_q <= lshl10_uid1261_i_unnamed_k0_zts6mmstv225_b;
                default : r10_uid1265_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist53_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4_54(DELAY,1838)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist53_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4_54 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4), .xout(redist53_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1268_i_unnamed_k0_zts6mmstv225(BITJOIN,1267)@56
    assign lshl1_uid1268_i_unnamed_k0_zts6mmstv225_q = {r10_uid1265_i_unnamed_k0_zts6mmstv225_q, redist53_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_4_54_q};

    // nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225(BITSELECT,1269)@56
    assign nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1268_i_unnamed_k0_zts6mmstv225_q[54:0];
    assign nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_in[54:0];

    // r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225(SUB,1270)@56
    assign r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow9_uid1270_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow9_uid1269_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_q = r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_o[55:0];

    // cond9_uid1274_i_unnamed_k0_zts6mmstv225(BITSELECT,1273)@56
    assign cond9_uid1274_i_unnamed_k0_zts6mmstv225_in = $unsigned({{9{r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_q[55]}}, r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_q});
    assign cond9_uid1274_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond9_uid1274_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign9_uid1275_i_unnamed_k0_zts6mmstv225(LOGICAL,1274)@56
    assign opSign9_uid1275_i_unnamed_k0_zts6mmstv225_q = cond9_uid1274_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1273_i_unnamed_k0_zts6mmstv225_q;

    // q9_uid1281_i_unnamed_k0_zts6mmstv225(LOGICAL,1280)@56 + 1
    assign q9_uid1281_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign9_uid1275_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q9_uid1281_i_unnamed_k0_zts6mmstv225_delay ( .xin(q9_uid1281_i_unnamed_k0_zts6mmstv225_qi), .xout(q9_uid1281_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist70_q9_uid1281_i_unnamed_k0_zts6mmstv225_q_9(DELAY,1855)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist70_q9_uid1281_i_unnamed_k0_zts6mmstv225_q_9 ( .xin(q9_uid1281_i_unnamed_k0_zts6mmstv225_q), .xout(redist70_q9_uid1281_i_unnamed_k0_zts6mmstv225_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55(DELAY,2048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q <= '0;
        end
        else
        begin
            redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q <= $unsigned(redist262_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_54_q);
        end
    end

    // topBitsDOR8_uid1287_i_unnamed_k0_zts6mmstv225(BITSELECT,1286)@57
    assign topBitsDOR8_uid1287_i_unnamed_k0_zts6mmstv225_b = redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q[63:56];

    // topBitsDOR_uid1288_i_unnamed_k0_zts6mmstv225(LOGICAL,1287)@57
    assign topBitsDOR_uid1288_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR8_uid1287_i_unnamed_k0_zts6mmstv225_b != 8'b00000000 ? 1'b1 : 1'b0);

    // dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225(BITSELECT,1283)@57
    assign dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_in = redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q[55:0];
    assign dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_in[55:0];

    // lshl9_uid1276_i_unnamed_k0_zts6mmstv225(BITSELECT,1275)@56
    assign lshl9_uid1276_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1268_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl9_uid1276_i_unnamed_k0_zts6mmstv225_b = lshl9_uid1276_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ9_uid1278_i_unnamed_k0_zts6mmstv225(CONSTANT,1277)
    assign cstZ9_uid1278_i_unnamed_k0_zts6mmstv225_q = $unsigned(9'b000000000);

    // r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225(BITSELECT,1276)@56
    assign r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_in = r0Sub9_uid1271_i_unnamed_k0_zts6mmstv225_q[54:0];
    assign r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_in[54:0];

    // rIteriMuxFirst9_uid1279_i_unnamed_k0_zts6mmstv225(BITJOIN,1278)@56
    assign rIteriMuxFirst9_uid1279_i_unnamed_k0_zts6mmstv225_q = {cstZ9_uid1278_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft9_uid1277_i_unnamed_k0_zts6mmstv225_b};

    // r9_uid1280_i_unnamed_k0_zts6mmstv225(MUX,1279)@56 + 1
    assign r9_uid1280_i_unnamed_k0_zts6mmstv225_s = opSign9_uid1275_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r9_uid1280_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r9_uid1280_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r9_uid1280_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst9_uid1279_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r9_uid1280_i_unnamed_k0_zts6mmstv225_q <= lshl9_uid1276_i_unnamed_k0_zts6mmstv225_b;
                default : r9_uid1280_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist54_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5_55(DELAY,1839)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist54_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5_55 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5), .xout(redist54_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1283_i_unnamed_k0_zts6mmstv225(BITJOIN,1282)@57
    assign lshl1_uid1283_i_unnamed_k0_zts6mmstv225_q = {r9_uid1280_i_unnamed_k0_zts6mmstv225_q, redist54_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_5_55_q};

    // nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225(BITSELECT,1284)@57
    assign nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1283_i_unnamed_k0_zts6mmstv225_q[55:0];
    assign nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_in[55:0];

    // r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225(SUB,1285)@57
    assign r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow8_uid1285_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow8_uid1284_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_q = r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_o[56:0];

    // cond8_uid1289_i_unnamed_k0_zts6mmstv225(BITSELECT,1288)@57
    assign cond8_uid1289_i_unnamed_k0_zts6mmstv225_in = $unsigned({{8{r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_q[56]}}, r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_q});
    assign cond8_uid1289_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond8_uid1289_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign8_uid1290_i_unnamed_k0_zts6mmstv225(LOGICAL,1289)@57
    assign opSign8_uid1290_i_unnamed_k0_zts6mmstv225_q = cond8_uid1289_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1288_i_unnamed_k0_zts6mmstv225_q;

    // q8_uid1296_i_unnamed_k0_zts6mmstv225(LOGICAL,1295)@57 + 1
    assign q8_uid1296_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign8_uid1290_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q8_uid1296_i_unnamed_k0_zts6mmstv225_delay ( .xin(q8_uid1296_i_unnamed_k0_zts6mmstv225_qi), .xout(q8_uid1296_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist69_q8_uid1296_i_unnamed_k0_zts6mmstv225_q_8(DELAY,1854)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist69_q8_uid1296_i_unnamed_k0_zts6mmstv225_q_8 ( .xin(q8_uid1296_i_unnamed_k0_zts6mmstv225_q), .xout(redist69_q8_uid1296_i_unnamed_k0_zts6mmstv225_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56(DELAY,2049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q <= '0;
        end
        else
        begin
            redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q <= $unsigned(redist263_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_55_q);
        end
    end

    // topBitsDOR7_uid1302_i_unnamed_k0_zts6mmstv225(BITSELECT,1301)@58
    assign topBitsDOR7_uid1302_i_unnamed_k0_zts6mmstv225_b = redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q[63:57];

    // topBitsDOR_uid1303_i_unnamed_k0_zts6mmstv225(LOGICAL,1302)@58
    assign topBitsDOR_uid1303_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR7_uid1302_i_unnamed_k0_zts6mmstv225_b != 7'b0000000 ? 1'b1 : 1'b0);

    // dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225(BITSELECT,1298)@58
    assign dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_in = redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q[56:0];
    assign dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_in[56:0];

    // lshl8_uid1291_i_unnamed_k0_zts6mmstv225(BITSELECT,1290)@57
    assign lshl8_uid1291_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1283_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl8_uid1291_i_unnamed_k0_zts6mmstv225_b = lshl8_uid1291_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ8_uid1293_i_unnamed_k0_zts6mmstv225(CONSTANT,1292)
    assign cstZ8_uid1293_i_unnamed_k0_zts6mmstv225_q = $unsigned(8'b00000000);

    // r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225(BITSELECT,1291)@57
    assign r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_in = r0Sub8_uid1286_i_unnamed_k0_zts6mmstv225_q[55:0];
    assign r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_in[55:0];

    // rIteriMuxFirst8_uid1294_i_unnamed_k0_zts6mmstv225(BITJOIN,1293)@57
    assign rIteriMuxFirst8_uid1294_i_unnamed_k0_zts6mmstv225_q = {cstZ8_uid1293_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft8_uid1292_i_unnamed_k0_zts6mmstv225_b};

    // r8_uid1295_i_unnamed_k0_zts6mmstv225(MUX,1294)@57 + 1
    assign r8_uid1295_i_unnamed_k0_zts6mmstv225_s = opSign8_uid1290_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r8_uid1295_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r8_uid1295_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r8_uid1295_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst8_uid1294_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r8_uid1295_i_unnamed_k0_zts6mmstv225_q <= lshl8_uid1291_i_unnamed_k0_zts6mmstv225_b;
                default : r8_uid1295_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist55_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6_56(DELAY,1840)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist55_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6_56 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6), .xout(redist55_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1298_i_unnamed_k0_zts6mmstv225(BITJOIN,1297)@58
    assign lshl1_uid1298_i_unnamed_k0_zts6mmstv225_q = {r8_uid1295_i_unnamed_k0_zts6mmstv225_q, redist55_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_6_56_q};

    // nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225(BITSELECT,1299)@58
    assign nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1298_i_unnamed_k0_zts6mmstv225_q[56:0];
    assign nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_in[56:0];

    // r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225(SUB,1300)@58
    assign r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow7_uid1300_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow7_uid1299_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_q = r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_o[57:0];

    // cond7_uid1304_i_unnamed_k0_zts6mmstv225(BITSELECT,1303)@58
    assign cond7_uid1304_i_unnamed_k0_zts6mmstv225_in = $unsigned({{7{r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_q[57]}}, r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_q});
    assign cond7_uid1304_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond7_uid1304_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign7_uid1305_i_unnamed_k0_zts6mmstv225(LOGICAL,1304)@58
    assign opSign7_uid1305_i_unnamed_k0_zts6mmstv225_q = cond7_uid1304_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1303_i_unnamed_k0_zts6mmstv225_q;

    // q7_uid1311_i_unnamed_k0_zts6mmstv225(LOGICAL,1310)@58 + 1
    assign q7_uid1311_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign7_uid1305_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q7_uid1311_i_unnamed_k0_zts6mmstv225_delay ( .xin(q7_uid1311_i_unnamed_k0_zts6mmstv225_qi), .xout(q7_uid1311_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist68_q7_uid1311_i_unnamed_k0_zts6mmstv225_q_7(DELAY,1853)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist68_q7_uid1311_i_unnamed_k0_zts6mmstv225_q_7 ( .xin(q7_uid1311_i_unnamed_k0_zts6mmstv225_q), .xout(redist68_q7_uid1311_i_unnamed_k0_zts6mmstv225_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57(DELAY,2050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q <= '0;
        end
        else
        begin
            redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q <= $unsigned(redist264_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_56_q);
        end
    end

    // topBitsDOR6_uid1317_i_unnamed_k0_zts6mmstv225(BITSELECT,1316)@59
    assign topBitsDOR6_uid1317_i_unnamed_k0_zts6mmstv225_b = redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q[63:58];

    // topBitsDOR_uid1318_i_unnamed_k0_zts6mmstv225(LOGICAL,1317)@59
    assign topBitsDOR_uid1318_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR6_uid1317_i_unnamed_k0_zts6mmstv225_b != 6'b000000 ? 1'b1 : 1'b0);

    // dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225(BITSELECT,1313)@59
    assign dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_in = redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q[57:0];
    assign dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_in[57:0];

    // lshl7_uid1306_i_unnamed_k0_zts6mmstv225(BITSELECT,1305)@58
    assign lshl7_uid1306_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1298_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl7_uid1306_i_unnamed_k0_zts6mmstv225_b = lshl7_uid1306_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ7_uid1308_i_unnamed_k0_zts6mmstv225(CONSTANT,1307)
    assign cstZ7_uid1308_i_unnamed_k0_zts6mmstv225_q = $unsigned(7'b0000000);

    // r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225(BITSELECT,1306)@58
    assign r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_in = r0Sub7_uid1301_i_unnamed_k0_zts6mmstv225_q[56:0];
    assign r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_in[56:0];

    // rIteriMuxFirst7_uid1309_i_unnamed_k0_zts6mmstv225(BITJOIN,1308)@58
    assign rIteriMuxFirst7_uid1309_i_unnamed_k0_zts6mmstv225_q = {cstZ7_uid1308_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft7_uid1307_i_unnamed_k0_zts6mmstv225_b};

    // r7_uid1310_i_unnamed_k0_zts6mmstv225(MUX,1309)@58 + 1
    assign r7_uid1310_i_unnamed_k0_zts6mmstv225_s = opSign7_uid1305_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r7_uid1310_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r7_uid1310_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r7_uid1310_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst7_uid1309_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r7_uid1310_i_unnamed_k0_zts6mmstv225_q <= lshl7_uid1306_i_unnamed_k0_zts6mmstv225_b;
                default : r7_uid1310_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist56_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7_57(DELAY,1841)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist56_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7_57 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7), .xout(redist56_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1313_i_unnamed_k0_zts6mmstv225(BITJOIN,1312)@59
    assign lshl1_uid1313_i_unnamed_k0_zts6mmstv225_q = {r7_uid1310_i_unnamed_k0_zts6mmstv225_q, redist56_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_7_57_q};

    // nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225(BITSELECT,1314)@59
    assign nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1313_i_unnamed_k0_zts6mmstv225_q[57:0];
    assign nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_in[57:0];

    // r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225(SUB,1315)@59
    assign r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow6_uid1315_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow6_uid1314_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_q = r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_o[58:0];

    // cond6_uid1319_i_unnamed_k0_zts6mmstv225(BITSELECT,1318)@59
    assign cond6_uid1319_i_unnamed_k0_zts6mmstv225_in = $unsigned({{6{r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_q[58]}}, r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_q});
    assign cond6_uid1319_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond6_uid1319_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign6_uid1320_i_unnamed_k0_zts6mmstv225(LOGICAL,1319)@59
    assign opSign6_uid1320_i_unnamed_k0_zts6mmstv225_q = cond6_uid1319_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1318_i_unnamed_k0_zts6mmstv225_q;

    // q6_uid1326_i_unnamed_k0_zts6mmstv225(LOGICAL,1325)@59 + 1
    assign q6_uid1326_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign6_uid1320_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q6_uid1326_i_unnamed_k0_zts6mmstv225_delay ( .xin(q6_uid1326_i_unnamed_k0_zts6mmstv225_qi), .xout(q6_uid1326_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6(DELAY,1852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_0 <= '0;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_1 <= '0;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_2 <= '0;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_3 <= '0;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_q <= '0;
        end
        else
        begin
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_0 <= $unsigned(q6_uid1326_i_unnamed_k0_zts6mmstv225_q);
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_1 <= redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_0;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_2 <= redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_1;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_3 <= redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_2;
            redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_q <= redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_delay_3;
        end
    end

    // redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58(DELAY,2051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q <= '0;
        end
        else
        begin
            redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q <= $unsigned(redist265_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_57_q);
        end
    end

    // topBitsDOR5_uid1332_i_unnamed_k0_zts6mmstv225(BITSELECT,1331)@60
    assign topBitsDOR5_uid1332_i_unnamed_k0_zts6mmstv225_b = redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q[63:59];

    // topBitsDOR_uid1333_i_unnamed_k0_zts6mmstv225(LOGICAL,1332)@60
    assign topBitsDOR_uid1333_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR5_uid1332_i_unnamed_k0_zts6mmstv225_b != 5'b00000 ? 1'b1 : 1'b0);

    // dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225(BITSELECT,1328)@60
    assign dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_in = redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q[58:0];
    assign dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_in[58:0];

    // lshl6_uid1321_i_unnamed_k0_zts6mmstv225(BITSELECT,1320)@59
    assign lshl6_uid1321_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1313_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl6_uid1321_i_unnamed_k0_zts6mmstv225_b = lshl6_uid1321_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ6_uid1323_i_unnamed_k0_zts6mmstv225(CONSTANT,1322)
    assign cstZ6_uid1323_i_unnamed_k0_zts6mmstv225_q = $unsigned(6'b000000);

    // r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225(BITSELECT,1321)@59
    assign r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_in = r0Sub6_uid1316_i_unnamed_k0_zts6mmstv225_q[57:0];
    assign r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_in[57:0];

    // rIteriMuxFirst6_uid1324_i_unnamed_k0_zts6mmstv225(BITJOIN,1323)@59
    assign rIteriMuxFirst6_uid1324_i_unnamed_k0_zts6mmstv225_q = {cstZ6_uid1323_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft6_uid1322_i_unnamed_k0_zts6mmstv225_b};

    // r6_uid1325_i_unnamed_k0_zts6mmstv225(MUX,1324)@59 + 1
    assign r6_uid1325_i_unnamed_k0_zts6mmstv225_s = opSign6_uid1320_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r6_uid1325_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r6_uid1325_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r6_uid1325_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst6_uid1324_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r6_uid1325_i_unnamed_k0_zts6mmstv225_q <= lshl6_uid1321_i_unnamed_k0_zts6mmstv225_b;
                default : r6_uid1325_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist57_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8_58(DELAY,1842)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist57_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8_58 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8), .xout(redist57_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1328_i_unnamed_k0_zts6mmstv225(BITJOIN,1327)@60
    assign lshl1_uid1328_i_unnamed_k0_zts6mmstv225_q = {r6_uid1325_i_unnamed_k0_zts6mmstv225_q, redist57_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_8_58_q};

    // nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225(BITSELECT,1329)@60
    assign nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1328_i_unnamed_k0_zts6mmstv225_q[58:0];
    assign nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_in[58:0];

    // r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225(SUB,1330)@60
    assign r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow5_uid1330_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow5_uid1329_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_q = r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_o[59:0];

    // cond5_uid1334_i_unnamed_k0_zts6mmstv225(BITSELECT,1333)@60
    assign cond5_uid1334_i_unnamed_k0_zts6mmstv225_in = $unsigned({{5{r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_q[59]}}, r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_q});
    assign cond5_uid1334_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond5_uid1334_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign5_uid1335_i_unnamed_k0_zts6mmstv225(LOGICAL,1334)@60
    assign opSign5_uid1335_i_unnamed_k0_zts6mmstv225_q = cond5_uid1334_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1333_i_unnamed_k0_zts6mmstv225_q;

    // q5_uid1341_i_unnamed_k0_zts6mmstv225(LOGICAL,1340)@60 + 1
    assign q5_uid1341_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign5_uid1335_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q5_uid1341_i_unnamed_k0_zts6mmstv225_delay ( .xin(q5_uid1341_i_unnamed_k0_zts6mmstv225_qi), .xout(q5_uid1341_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5(DELAY,1851)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_0 <= '0;
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_1 <= '0;
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_2 <= '0;
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_q <= '0;
        end
        else
        begin
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_0 <= $unsigned(q5_uid1341_i_unnamed_k0_zts6mmstv225_q);
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_1 <= redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_0;
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_2 <= redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_1;
            redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_q <= redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_delay_2;
        end
    end

    // redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59(DELAY,2052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q <= '0;
        end
        else
        begin
            redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q <= $unsigned(redist266_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_58_q);
        end
    end

    // topBitsDOR4_uid1347_i_unnamed_k0_zts6mmstv225(BITSELECT,1346)@61
    assign topBitsDOR4_uid1347_i_unnamed_k0_zts6mmstv225_b = redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q[63:60];

    // topBitsDOR_uid1348_i_unnamed_k0_zts6mmstv225(LOGICAL,1347)@61
    assign topBitsDOR_uid1348_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR4_uid1347_i_unnamed_k0_zts6mmstv225_b != 4'b0000 ? 1'b1 : 1'b0);

    // dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225(BITSELECT,1343)@61
    assign dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_in = redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q[59:0];
    assign dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_in[59:0];

    // lshl5_uid1336_i_unnamed_k0_zts6mmstv225(BITSELECT,1335)@60
    assign lshl5_uid1336_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1328_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl5_uid1336_i_unnamed_k0_zts6mmstv225_b = lshl5_uid1336_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ5_uid1338_i_unnamed_k0_zts6mmstv225(CONSTANT,1337)
    assign cstZ5_uid1338_i_unnamed_k0_zts6mmstv225_q = $unsigned(5'b00000);

    // r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225(BITSELECT,1336)@60
    assign r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_in = r0Sub5_uid1331_i_unnamed_k0_zts6mmstv225_q[58:0];
    assign r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_in[58:0];

    // rIteriMuxFirst5_uid1339_i_unnamed_k0_zts6mmstv225(BITJOIN,1338)@60
    assign rIteriMuxFirst5_uid1339_i_unnamed_k0_zts6mmstv225_q = {cstZ5_uid1338_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft5_uid1337_i_unnamed_k0_zts6mmstv225_b};

    // r5_uid1340_i_unnamed_k0_zts6mmstv225(MUX,1339)@60 + 1
    assign r5_uid1340_i_unnamed_k0_zts6mmstv225_s = opSign5_uid1335_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r5_uid1340_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r5_uid1340_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r5_uid1340_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst5_uid1339_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r5_uid1340_i_unnamed_k0_zts6mmstv225_q <= lshl5_uid1336_i_unnamed_k0_zts6mmstv225_b;
                default : r5_uid1340_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist58_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9_59(DELAY,1843)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist58_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9_59 ( .xin(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9), .xout(redist58_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1343_i_unnamed_k0_zts6mmstv225(BITJOIN,1342)@61
    assign lshl1_uid1343_i_unnamed_k0_zts6mmstv225_q = {r5_uid1340_i_unnamed_k0_zts6mmstv225_q, redist58_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_9_59_q};

    // nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225(BITSELECT,1344)@61
    assign nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1343_i_unnamed_k0_zts6mmstv225_q[59:0];
    assign nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_in[59:0];

    // r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225(SUB,1345)@61
    assign r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow4_uid1345_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow4_uid1344_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_q = r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_o[60:0];

    // cond4_uid1349_i_unnamed_k0_zts6mmstv225(BITSELECT,1348)@61
    assign cond4_uid1349_i_unnamed_k0_zts6mmstv225_in = $unsigned({{4{r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_q[60]}}, r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_q});
    assign cond4_uid1349_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond4_uid1349_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign4_uid1350_i_unnamed_k0_zts6mmstv225(LOGICAL,1349)@61
    assign opSign4_uid1350_i_unnamed_k0_zts6mmstv225_q = cond4_uid1349_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1348_i_unnamed_k0_zts6mmstv225_q;

    // q4_uid1356_i_unnamed_k0_zts6mmstv225(LOGICAL,1355)@61 + 1
    assign q4_uid1356_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign4_uid1350_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q4_uid1356_i_unnamed_k0_zts6mmstv225_delay ( .xin(q4_uid1356_i_unnamed_k0_zts6mmstv225_qi), .xout(q4_uid1356_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4(DELAY,1850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_0 <= '0;
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_1 <= '0;
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_q <= '0;
        end
        else
        begin
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_0 <= $unsigned(q4_uid1356_i_unnamed_k0_zts6mmstv225_q);
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_1 <= redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_0;
            redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_q <= redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_delay_1;
        end
    end

    // redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60(DELAY,2053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q <= '0;
        end
        else
        begin
            redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q <= $unsigned(redist267_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_59_q);
        end
    end

    // topBitsDOR3_uid1362_i_unnamed_k0_zts6mmstv225(BITSELECT,1361)@62
    assign topBitsDOR3_uid1362_i_unnamed_k0_zts6mmstv225_b = redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q[63:61];

    // topBitsDOR_uid1363_i_unnamed_k0_zts6mmstv225(LOGICAL,1362)@62
    assign topBitsDOR_uid1363_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR3_uid1362_i_unnamed_k0_zts6mmstv225_b != 3'b000 ? 1'b1 : 1'b0);

    // dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225(BITSELECT,1358)@62
    assign dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_in = redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q[60:0];
    assign dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_in[60:0];

    // lshl4_uid1351_i_unnamed_k0_zts6mmstv225(BITSELECT,1350)@61
    assign lshl4_uid1351_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1343_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl4_uid1351_i_unnamed_k0_zts6mmstv225_b = lshl4_uid1351_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ4_uid1353_i_unnamed_k0_zts6mmstv225(CONSTANT,1352)
    assign cstZ4_uid1353_i_unnamed_k0_zts6mmstv225_q = $unsigned(4'b0000);

    // r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225(BITSELECT,1351)@61
    assign r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_in = r0Sub4_uid1346_i_unnamed_k0_zts6mmstv225_q[59:0];
    assign r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_in[59:0];

    // rIteriMuxFirst4_uid1354_i_unnamed_k0_zts6mmstv225(BITJOIN,1353)@61
    assign rIteriMuxFirst4_uid1354_i_unnamed_k0_zts6mmstv225_q = {cstZ4_uid1353_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft4_uid1352_i_unnamed_k0_zts6mmstv225_b};

    // r4_uid1355_i_unnamed_k0_zts6mmstv225(MUX,1354)@61 + 1
    assign r4_uid1355_i_unnamed_k0_zts6mmstv225_s = opSign4_uid1350_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r4_uid1355_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r4_uid1355_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r4_uid1355_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst4_uid1354_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r4_uid1355_i_unnamed_k0_zts6mmstv225_q <= lshl4_uid1351_i_unnamed_k0_zts6mmstv225_b;
                default : r4_uid1355_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_notEnable(LOGICAL,2652)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_nor(LOGICAL,2653)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_nor_q = ~ (redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_notEnable_q | redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena_q);

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_last(CONSTANT,2649)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_last_q = $unsigned(6'b011110);

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp(LOGICAL,2650)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_b = {1'b0, redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_q};
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_q = $unsigned(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_last_q == redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmpReg(REG,2651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmp_q);
        end
    end

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena(REG,2654)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_nor_q == 1'b1)
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_cmpReg_q);
        end
    end

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_enaAnd(LOGICAL,2655)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_enaAnd_q = redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_sticky_ena_q & VCC_q;

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt(COUNTER,2647)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_q = redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_i[4:0];

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_wraddr(REG,2648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_q);
        end
    end

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem(DUALMEM,2646)
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ia = $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0);
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_aa = redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_wraddr_q;
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ab = redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_rdcnt_q;
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_dmem (
        .clocken1(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_aa),
        .data_a(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_ab),
        .q_b(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_q = redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_iq[0:0];

    // redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60(DELAY,1844)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60 ( .xin(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_split_0_mem_q), .xout(redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1358_i_unnamed_k0_zts6mmstv225(BITJOIN,1357)@62
    assign lshl1_uid1358_i_unnamed_k0_zts6mmstv225_q = {r4_uid1355_i_unnamed_k0_zts6mmstv225_q, redist59_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_0_60_q};

    // nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225(BITSELECT,1359)@62
    assign nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1358_i_unnamed_k0_zts6mmstv225_q[60:0];
    assign nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_in[60:0];

    // r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225(SUB,1360)@62
    assign r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow3_uid1360_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow3_uid1359_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_q = r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_o[61:0];

    // cond3_uid1364_i_unnamed_k0_zts6mmstv225(BITSELECT,1363)@62
    assign cond3_uid1364_i_unnamed_k0_zts6mmstv225_in = $unsigned({{3{r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_q[61]}}, r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_q});
    assign cond3_uid1364_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond3_uid1364_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign3_uid1365_i_unnamed_k0_zts6mmstv225(LOGICAL,1364)@62
    assign opSign3_uid1365_i_unnamed_k0_zts6mmstv225_q = cond3_uid1364_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1363_i_unnamed_k0_zts6mmstv225_q;

    // q3_uid1371_i_unnamed_k0_zts6mmstv225(LOGICAL,1370)@62 + 1
    assign q3_uid1371_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign3_uid1365_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q3_uid1371_i_unnamed_k0_zts6mmstv225_delay ( .xin(q3_uid1371_i_unnamed_k0_zts6mmstv225_qi), .xout(q3_uid1371_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3(DELAY,1849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_delay_0 <= '0;
            redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_q <= '0;
        end
        else
        begin
            redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_delay_0 <= $unsigned(q3_uid1371_i_unnamed_k0_zts6mmstv225_q);
            redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_q <= redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_delay_0;
        end
    end

    // redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61(DELAY,2054)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q <= '0;
        end
        else
        begin
            redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q <= $unsigned(redist268_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_60_q);
        end
    end

    // topBitsDOR2_uid1377_i_unnamed_k0_zts6mmstv225(BITSELECT,1376)@63
    assign topBitsDOR2_uid1377_i_unnamed_k0_zts6mmstv225_b = redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q[63:62];

    // topBitsDOR_uid1378_i_unnamed_k0_zts6mmstv225(LOGICAL,1377)@63
    assign topBitsDOR_uid1378_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR2_uid1377_i_unnamed_k0_zts6mmstv225_b != 2'b00 ? 1'b1 : 1'b0);

    // dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225(BITSELECT,1373)@63
    assign dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_in = redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q[61:0];
    assign dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_in[61:0];

    // lshl3_uid1366_i_unnamed_k0_zts6mmstv225(BITSELECT,1365)@62
    assign lshl3_uid1366_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1358_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl3_uid1366_i_unnamed_k0_zts6mmstv225_b = lshl3_uid1366_i_unnamed_k0_zts6mmstv225_in[63:0];

    // cstZ3_uid1368_i_unnamed_k0_zts6mmstv225(CONSTANT,1367)
    assign cstZ3_uid1368_i_unnamed_k0_zts6mmstv225_q = $unsigned(3'b000);

    // r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225(BITSELECT,1366)@62
    assign r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_in = r0Sub3_uid1361_i_unnamed_k0_zts6mmstv225_q[60:0];
    assign r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_in[60:0];

    // rIteriMuxFirst3_uid1369_i_unnamed_k0_zts6mmstv225(BITJOIN,1368)@62
    assign rIteriMuxFirst3_uid1369_i_unnamed_k0_zts6mmstv225_q = {cstZ3_uid1368_i_unnamed_k0_zts6mmstv225_q, r0SubRangeLeft3_uid1367_i_unnamed_k0_zts6mmstv225_b};

    // r3_uid1370_i_unnamed_k0_zts6mmstv225(MUX,1369)@62 + 1
    assign r3_uid1370_i_unnamed_k0_zts6mmstv225_s = opSign3_uid1365_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r3_uid1370_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r3_uid1370_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r3_uid1370_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst3_uid1369_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r3_uid1370_i_unnamed_k0_zts6mmstv225_q <= lshl3_uid1366_i_unnamed_k0_zts6mmstv225_b;
                default : r3_uid1370_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_notEnable(LOGICAL,2662)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_nor(LOGICAL,2663)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_nor_q = ~ (redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_notEnable_q | redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena_q);

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_last(CONSTANT,2659)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp(LOGICAL,2660)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_b = {1'b0, redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_q};
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_q = $unsigned(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_last_q == redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmpReg(REG,2661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmp_q);
        end
    end

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena(REG,2664)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_nor_q == 1'b1)
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_cmpReg_q);
        end
    end

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_enaAnd(LOGICAL,2665)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_enaAnd_q = redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_sticky_ena_q & VCC_q;

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt(COUNTER,2657)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_q = redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_i[4:0];

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_wraddr(REG,2658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_q);
        end
    end

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem(DUALMEM,2656)
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ia = $unsigned(x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61);
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_aa = redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_wraddr_q;
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ab = redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_rdcnt_q;
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_dmem (
        .clocken1(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_aa),
        .data_a(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_ab),
        .q_b(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_q = redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_iq[0:0];

    // redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61(DELAY,1845)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61 ( .xin(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_split_0_mem_q), .xout(redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1373_i_unnamed_k0_zts6mmstv225(BITJOIN,1372)@63
    assign lshl1_uid1373_i_unnamed_k0_zts6mmstv225_q = {r3_uid1370_i_unnamed_k0_zts6mmstv225_q, redist60_x63_uid457_i_unnamed_k0_zts6mmstv225_merged_bit_select_o61_61_q};

    // nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225(BITSELECT,1374)@63
    assign nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1373_i_unnamed_k0_zts6mmstv225_q[61:0];
    assign nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_in[61:0];

    // r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225(SUB,1375)@63
    assign r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow2_uid1375_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow2_uid1374_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_q = r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_o[62:0];

    // cond2_uid1379_i_unnamed_k0_zts6mmstv225(BITSELECT,1378)@63
    assign cond2_uid1379_i_unnamed_k0_zts6mmstv225_in = $unsigned({{2{r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_q[62]}}, r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_q});
    assign cond2_uid1379_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond2_uid1379_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign2_uid1380_i_unnamed_k0_zts6mmstv225(LOGICAL,1379)@63
    assign opSign2_uid1380_i_unnamed_k0_zts6mmstv225_q = cond2_uid1379_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1378_i_unnamed_k0_zts6mmstv225_q;

    // q2_uid1386_i_unnamed_k0_zts6mmstv225(LOGICAL,1385)@63 + 1
    assign q2_uid1386_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign2_uid1380_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q2_uid1386_i_unnamed_k0_zts6mmstv225_delay ( .xin(q2_uid1386_i_unnamed_k0_zts6mmstv225_qi), .xout(q2_uid1386_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist63_q2_uid1386_i_unnamed_k0_zts6mmstv225_q_2(DELAY,1848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_q2_uid1386_i_unnamed_k0_zts6mmstv225_q_2_q <= '0;
        end
        else
        begin
            redist63_q2_uid1386_i_unnamed_k0_zts6mmstv225_q_2_q <= $unsigned(q2_uid1386_i_unnamed_k0_zts6mmstv225_q);
        end
    end

    // redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62(DELAY,2055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q <= '0;
        end
        else
        begin
            redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q <= $unsigned(redist269_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_61_q);
        end
    end

    // topBitsDOR1_uid1392_i_unnamed_k0_zts6mmstv225(BITSELECT,1391)@64
    assign topBitsDOR1_uid1392_i_unnamed_k0_zts6mmstv225_b = redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q[63:63];

    // topBitsDOR_uid1393_i_unnamed_k0_zts6mmstv225(LOGICAL,1392)@64
    assign topBitsDOR_uid1393_i_unnamed_k0_zts6mmstv225_q = $unsigned(topBitsDOR1_uid1392_i_unnamed_k0_zts6mmstv225_b != 1'b0 ? 1'b1 : 1'b0);

    // dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225(BITSELECT,1388)@64
    assign dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_in = redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q[62:0];
    assign dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_b = dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_in[62:0];

    // lshl2_uid1381_i_unnamed_k0_zts6mmstv225(BITSELECT,1380)@63
    assign lshl2_uid1381_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1373_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl2_uid1381_i_unnamed_k0_zts6mmstv225_b = lshl2_uid1381_i_unnamed_k0_zts6mmstv225_in[63:0];

    // r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225(BITSELECT,1381)@63
    assign r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_in = r0Sub2_uid1376_i_unnamed_k0_zts6mmstv225_q[61:0];
    assign r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_in[61:0];

    // rIteriMuxFirst2_uid1384_i_unnamed_k0_zts6mmstv225(BITJOIN,1383)@63
    assign rIteriMuxFirst2_uid1384_i_unnamed_k0_zts6mmstv225_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q, r0SubRangeLeft2_uid1382_i_unnamed_k0_zts6mmstv225_b};

    // r2_uid1385_i_unnamed_k0_zts6mmstv225(MUX,1384)@63 + 1
    assign r2_uid1385_i_unnamed_k0_zts6mmstv225_s = opSign2_uid1380_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r2_uid1385_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r2_uid1385_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r2_uid1385_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst2_uid1384_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r2_uid1385_i_unnamed_k0_zts6mmstv225_q <= lshl2_uid1381_i_unnamed_k0_zts6mmstv225_b;
                default : r2_uid1385_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // x1_uid1387_i_unnamed_k0_zts6mmstv225_b_const(CONSTANT,1490)
    assign x1_uid1387_i_unnamed_k0_zts6mmstv225_b_const_q = $unsigned(1'b1);

    // lshl1_uid1388_i_unnamed_k0_zts6mmstv225(BITJOIN,1387)@64
    assign lshl1_uid1388_i_unnamed_k0_zts6mmstv225_q = {r2_uid1385_i_unnamed_k0_zts6mmstv225_q, x1_uid1387_i_unnamed_k0_zts6mmstv225_b_const_q};

    // nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225(BITSELECT,1389)@64
    assign nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1388_i_unnamed_k0_zts6mmstv225_q[62:0];
    assign nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_in[62:0];

    // r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225(SUB,1390)@64
    assign r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow1_uid1390_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_b = {1'b0, dSubChunkLow1_uid1389_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_q = r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_o[63:0];

    // cond1_uid1394_i_unnamed_k0_zts6mmstv225(BITSELECT,1393)@64
    assign cond1_uid1394_i_unnamed_k0_zts6mmstv225_in = $unsigned({{1{r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_q[63]}}, r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_q});
    assign cond1_uid1394_i_unnamed_k0_zts6mmstv225_b = $unsigned(cond1_uid1394_i_unnamed_k0_zts6mmstv225_in[64:64]);

    // opSign1_uid1395_i_unnamed_k0_zts6mmstv225(LOGICAL,1394)@64
    assign opSign1_uid1395_i_unnamed_k0_zts6mmstv225_q = cond1_uid1394_i_unnamed_k0_zts6mmstv225_b | topBitsDOR_uid1393_i_unnamed_k0_zts6mmstv225_q;

    // q1_uid1401_i_unnamed_k0_zts6mmstv225(LOGICAL,1400)@64 + 1
    assign q1_uid1401_i_unnamed_k0_zts6mmstv225_qi = ~ (opSign1_uid1395_i_unnamed_k0_zts6mmstv225_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q1_uid1401_i_unnamed_k0_zts6mmstv225_delay ( .xin(q1_uid1401_i_unnamed_k0_zts6mmstv225_qi), .xout(q1_uid1401_i_unnamed_k0_zts6mmstv225_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist271_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_63(DELAY,2056)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist271_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_63_q <= '0;
        end
        else
        begin
            redist271_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_63_q <= $unsigned(redist270_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_62_q);
        end
    end

    // lshl1_uid1396_i_unnamed_k0_zts6mmstv225(BITSELECT,1395)@64
    assign lshl1_uid1396_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1388_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign lshl1_uid1396_i_unnamed_k0_zts6mmstv225_b = lshl1_uid1396_i_unnamed_k0_zts6mmstv225_in[63:0];

    // r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225(BITSELECT,1396)@64
    assign r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_in = r0Sub1_uid1391_i_unnamed_k0_zts6mmstv225_q[62:0];
    assign r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_b = r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_in[62:0];

    // rIteriMuxFirst1_uid1399_i_unnamed_k0_zts6mmstv225(BITJOIN,1398)@64
    assign rIteriMuxFirst1_uid1399_i_unnamed_k0_zts6mmstv225_q = {GND_q, r0SubRangeLeft1_uid1397_i_unnamed_k0_zts6mmstv225_b};

    // r1_uid1400_i_unnamed_k0_zts6mmstv225(MUX,1399)@64 + 1
    assign r1_uid1400_i_unnamed_k0_zts6mmstv225_s = opSign1_uid1395_i_unnamed_k0_zts6mmstv225_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r1_uid1400_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
        end
        else
        begin
            unique case (r1_uid1400_i_unnamed_k0_zts6mmstv225_s)
                1'b0 : r1_uid1400_i_unnamed_k0_zts6mmstv225_q <= rIteriMuxFirst1_uid1399_i_unnamed_k0_zts6mmstv225_q;
                1'b1 : r1_uid1400_i_unnamed_k0_zts6mmstv225_q <= lshl1_uid1396_i_unnamed_k0_zts6mmstv225_b;
                default : r1_uid1400_i_unnamed_k0_zts6mmstv225_q <= 64'b0;
            endcase
        end
    end

    // lshl1_uid1403_i_unnamed_k0_zts6mmstv225(BITJOIN,1402)@65
    assign lshl1_uid1403_i_unnamed_k0_zts6mmstv225_q = {r1_uid1400_i_unnamed_k0_zts6mmstv225_q, x1_uid1387_i_unnamed_k0_zts6mmstv225_b_const_q};

    // nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225(BITSELECT,1404)@65
    assign nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_in = lshl1_uid1403_i_unnamed_k0_zts6mmstv225_q[63:0];
    assign nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_b = nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_in[63:0];

    // r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225(SUB,1405)@65
    assign r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_a = {1'b0, nSubChunkLow0_uid1405_i_unnamed_k0_zts6mmstv225_b};
    assign r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_b = {1'b0, redist271_i_llvm_fpga_pop_i64_arg0_sync_buffer763_pop42_k0_zts6mmstv223_out_data_out_63_q};
    assign r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_o = $unsigned(r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_a) - $unsigned(r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_b);
    assign r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_q = r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_o[64:0];

    // cond0_uid1407_i_unnamed_k0_zts6mmstv225(BITSELECT,1406)@65
    assign cond0_uid1407_i_unnamed_k0_zts6mmstv225_b = $unsigned(r0Sub0_uid1406_i_unnamed_k0_zts6mmstv225_q[64:64]);

    // q0_uid1411_i_unnamed_k0_zts6mmstv225(LOGICAL,1410)@65
    assign q0_uid1411_i_unnamed_k0_zts6mmstv225_q = ~ (cond0_uid1407_i_unnamed_k0_zts6mmstv225_b);

    // resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225(BITJOIN,1411)@65
    assign resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q = {q63_uid471_i_unnamed_k0_zts6mmstv225_q, redist123_q62_uid486_i_unnamed_k0_zts6mmstv225_q_62_q, redist122_q61_uid501_i_unnamed_k0_zts6mmstv225_q_61_q, redist121_q60_uid516_i_unnamed_k0_zts6mmstv225_q_60_q, redist120_q59_uid531_i_unnamed_k0_zts6mmstv225_q_59_q, redist119_q58_uid546_i_unnamed_k0_zts6mmstv225_q_58_q, redist118_q57_uid561_i_unnamed_k0_zts6mmstv225_q_57_q, redist117_q56_uid576_i_unnamed_k0_zts6mmstv225_q_56_q, redist116_q55_uid591_i_unnamed_k0_zts6mmstv225_q_55_q, redist115_q54_uid606_i_unnamed_k0_zts6mmstv225_q_54_q, redist114_q53_uid621_i_unnamed_k0_zts6mmstv225_q_53_q, redist113_q52_uid636_i_unnamed_k0_zts6mmstv225_q_52_q, redist112_q51_uid651_i_unnamed_k0_zts6mmstv225_q_51_q, redist111_q50_uid666_i_unnamed_k0_zts6mmstv225_q_50_q, redist110_q49_uid681_i_unnamed_k0_zts6mmstv225_q_49_q, redist109_q48_uid696_i_unnamed_k0_zts6mmstv225_q_48_q, redist108_q47_uid711_i_unnamed_k0_zts6mmstv225_q_47_q, redist107_q46_uid726_i_unnamed_k0_zts6mmstv225_q_46_q, redist106_q45_uid741_i_unnamed_k0_zts6mmstv225_q_45_q, redist105_q44_uid756_i_unnamed_k0_zts6mmstv225_q_44_q, redist104_q43_uid771_i_unnamed_k0_zts6mmstv225_q_43_q, redist103_q42_uid786_i_unnamed_k0_zts6mmstv225_q_42_q, redist102_q41_uid801_i_unnamed_k0_zts6mmstv225_q_41_q, redist101_q40_uid816_i_unnamed_k0_zts6mmstv225_q_40_q, redist100_q39_uid831_i_unnamed_k0_zts6mmstv225_q_39_q, redist99_q38_uid846_i_unnamed_k0_zts6mmstv225_q_38_q, redist98_q37_uid861_i_unnamed_k0_zts6mmstv225_q_37_q, redist97_q36_uid876_i_unnamed_k0_zts6mmstv225_q_36_q, redist96_q35_uid891_i_unnamed_k0_zts6mmstv225_q_35_q, redist95_q34_uid906_i_unnamed_k0_zts6mmstv225_q_34_mem_q, redist94_q33_uid921_i_unnamed_k0_zts6mmstv225_q_33_mem_q, redist93_q32_uid936_i_unnamed_k0_zts6mmstv225_q_32_mem_q, redist92_q31_uid951_i_unnamed_k0_zts6mmstv225_q_31_q, redist91_q30_uid966_i_unnamed_k0_zts6mmstv225_q_30_q, redist90_q29_uid981_i_unnamed_k0_zts6mmstv225_q_29_q, redist89_q28_uid996_i_unnamed_k0_zts6mmstv225_q_28_q, redist88_q27_uid1011_i_unnamed_k0_zts6mmstv225_q_27_q, redist87_q26_uid1026_i_unnamed_k0_zts6mmstv225_q_26_q, redist86_q25_uid1041_i_unnamed_k0_zts6mmstv225_q_25_q, redist85_q24_uid1056_i_unnamed_k0_zts6mmstv225_q_24_q, redist84_q23_uid1071_i_unnamed_k0_zts6mmstv225_q_23_q, redist83_q22_uid1086_i_unnamed_k0_zts6mmstv225_q_22_q, redist82_q21_uid1101_i_unnamed_k0_zts6mmstv225_q_21_q, redist81_q20_uid1116_i_unnamed_k0_zts6mmstv225_q_20_q, redist80_q19_uid1131_i_unnamed_k0_zts6mmstv225_q_19_q, redist79_q18_uid1146_i_unnamed_k0_zts6mmstv225_q_18_q, redist78_q17_uid1161_i_unnamed_k0_zts6mmstv225_q_17_q, redist77_q16_uid1176_i_unnamed_k0_zts6mmstv225_q_16_q, redist76_q15_uid1191_i_unnamed_k0_zts6mmstv225_q_15_q, redist75_q14_uid1206_i_unnamed_k0_zts6mmstv225_q_14_q, redist74_q13_uid1221_i_unnamed_k0_zts6mmstv225_q_13_q, redist73_q12_uid1236_i_unnamed_k0_zts6mmstv225_q_12_q, redist72_q11_uid1251_i_unnamed_k0_zts6mmstv225_q_11_q, redist71_q10_uid1266_i_unnamed_k0_zts6mmstv225_q_10_q, redist70_q9_uid1281_i_unnamed_k0_zts6mmstv225_q_9_q, redist69_q8_uid1296_i_unnamed_k0_zts6mmstv225_q_8_q, redist68_q7_uid1311_i_unnamed_k0_zts6mmstv225_q_7_q, redist67_q6_uid1326_i_unnamed_k0_zts6mmstv225_q_6_q, redist66_q5_uid1341_i_unnamed_k0_zts6mmstv225_q_5_q, redist65_q4_uid1356_i_unnamed_k0_zts6mmstv225_q_4_q, redist64_q3_uid1371_i_unnamed_k0_zts6mmstv225_q_3_q, redist63_q2_uid1386_i_unnamed_k0_zts6mmstv225_q_2_q, q1_uid1401_i_unnamed_k0_zts6mmstv225_q, q0_uid1411_i_unnamed_k0_zts6mmstv225_q};

    // redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1(DELAY,1846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1_q <= '0;
        end
        else
        begin
            redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1_q <= $unsigned(resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q);
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_notEnable(LOGICAL,2743)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_nor(LOGICAL,2744)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_nor_q = ~ (redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_notEnable_q | redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena_q);

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_last(CONSTANT,2740)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_last_q = $unsigned(6'b011110);

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp(LOGICAL,2741)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_b = {1'b0, redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_q};
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_q = $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_last_q == redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmpReg(REG,2742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmpReg_q <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmp_q);
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena(REG,2745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_nor_q == 1'b1)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena_q <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_cmpReg_q);
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_enaAnd(LOGICAL,2746)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_enaAnd_q = redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_sticky_ena_q & VCC_q;

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt(COUNTER,2738)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_i <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_q = redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_i[4:0];

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_notEnable(LOGICAL,2512)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_nor(LOGICAL,2513)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_nor_q = ~ (redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_notEnable_q | redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena_q);

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_last(CONSTANT,2509)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp(LOGICAL,2510)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_b = {1'b0, redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_q};
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_q = $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_last_q == redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmpReg(REG,2511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmpReg_q <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmp_q);
        end
    end

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena(REG,2514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_nor_q == 1'b1)
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena_q <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_cmpReg_q);
        end
    end

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_enaAnd(LOGICAL,2515)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_enaAnd_q = redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_sticky_ena_q & VCC_q;

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt(COUNTER,2507)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i <= 5'd0;
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_q = redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg10(REG,1423)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg11(REG,1424)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231(BLACKBOX,183)@30
    // out out_feedback_out_27@20000000
    // out out_feedback_valid_out_27@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush27_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231 (
        .in_data_in(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_q),
        .in_feedback_stall_in_27(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_feedback_stall_out_27),
        .in_keep_going_fanout_adaptor190(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_data_out(),
        .out_feedback_out_27(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_out_27),
        .out_feedback_valid_out_27(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_valid_out_27),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist136_sync_together311_aunroll_x_in_c0_eni28_5_tpl_1(DELAY,1921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together311_aunroll_x_in_c0_eni28_5_tpl_1_q <= '0;
        end
        else
        begin
            redist136_sync_together311_aunroll_x_in_c0_eni28_5_tpl_1_q <= $unsigned(in_c0_eni28_5_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230(BLACKBOX,150)@2
    // out out_feedback_stall_out_27@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop27_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230 (
        .in_data_in(redist136_sync_together311_aunroll_x_in_c0_eni28_5_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_27(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_out_27),
        .in_feedback_valid_in_27(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i10757_push27_k0_zts6mmstv231_out_feedback_valid_out_27),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out),
        .out_feedback_stall_out_27(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_feedback_stall_out_27),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_wraddr(REG,2508)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_wraddr_q <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_q);
        end
    end

    // redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem(DUALMEM,2506)
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out);
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_aa = redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_wraddr_q;
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ab = redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_rdcnt_q;
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_dmem (
        .clocken1(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_aa),
        .data_a(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_ab),
        .q_b(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_q = redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_iq[63:0];

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_wraddr(REG,2739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_wraddr_q <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_q);
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem(DUALMEM,2737)
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ia = $unsigned(redist203_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_28_mem_q);
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_aa = redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_wraddr_q;
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ab = redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_rdcnt_q;
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_dmem (
        .clocken1(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_aa),
        .data_a(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_ab),
        .q_b(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_q = redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_iq[63:0];

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64(DELAY,1989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_delay_0 <= '0;
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_q <= '0;
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_delay_0 <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_split_0_mem_q);
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_q <= redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_delay_0;
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_outputreg0(DELAY,2516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_outputreg0_q <= '0;
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_outputreg0_q <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_q);
        end
    end

    // i_unnamed_k0_zts6mmstv232(ADD,279)@66
    assign i_unnamed_k0_zts6mmstv232_a = {1'b0, redist204_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i10757_pop27_k0_zts6mmstv230_out_data_out_64_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv232_b = {1'b0, redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1_q};
    assign i_unnamed_k0_zts6mmstv232_o = $unsigned(i_unnamed_k0_zts6mmstv232_a) + $unsigned(i_unnamed_k0_zts6mmstv232_b);
    assign i_unnamed_k0_zts6mmstv232_q = i_unnamed_k0_zts6mmstv232_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x(BITSELECT,344)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b = i_unnamed_k0_zts6mmstv232_q[63:0];

    // i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select(BITSELECT,1780)@66
    assign i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b[17:0];

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_notEnable(LOGICAL,2551)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_nor(LOGICAL,2552)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_nor_q = ~ (redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_notEnable_q | redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena_q);

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_cmpReg(REG,2550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena(REG,2553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_nor_q == 1'b1)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_cmpReg_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_enaAnd(LOGICAL,2554)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_enaAnd_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_sticky_ena_q & VCC_q;

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt(COUNTER,2548)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_i <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_i[0:0];

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_nor(LOGICAL,2754)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_nor_q = ~ (redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_notEnable_q | redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena_q);

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_last(CONSTANT,2750)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_last_q = $unsigned(6'b011110);

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp(LOGICAL,2751)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_b = {1'b0, redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_q};
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_q = $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_last_q == redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmpReg(REG,2752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmpReg_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmp_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena(REG,2755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_nor_q == 1'b1)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_cmpReg_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_enaAnd(LOGICAL,2756)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_enaAnd_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_sticky_ena_q & VCC_q;

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt(COUNTER,2748)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_i <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_i[4:0];

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_notEnable(LOGICAL,2543)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_nor(LOGICAL,2544)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_nor_q = ~ (redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_notEnable_q | redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena_q);

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_last(CONSTANT,2540)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp(LOGICAL,2541)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_b = {1'b0, redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_q};
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_q = $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_last_q == redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmpReg(REG,2542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmpReg_q <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmp_q);
        end
    end

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena(REG,2545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_nor_q == 1'b1)
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena_q <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_cmpReg_q);
        end
    end

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_enaAnd(LOGICAL,2546)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_enaAnd_q = redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_sticky_ena_q & VCC_q;

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt(COUNTER,2538)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i <= 5'd0;
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_q = redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg12(REG,1425)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg13(REG,1426)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234(BLACKBOX,180)@30
    // out out_feedback_out_28@20000000
    // out out_feedback_valid_out_28@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush28_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234 (
        .in_data_in(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_q),
        .in_feedback_stall_in_28(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_feedback_stall_out_28),
        .in_keep_going_fanout_adaptor190(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor190_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_data_out(),
        .out_feedback_out_28(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_out_28),
        .out_feedback_valid_out_28(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_valid_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist137_sync_together311_aunroll_x_in_c0_eni28_6_tpl_1(DELAY,1922)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together311_aunroll_x_in_c0_eni28_6_tpl_1_q <= '0;
        end
        else
        begin
            redist137_sync_together311_aunroll_x_in_c0_eni28_6_tpl_1_q <= $unsigned(in_c0_eni28_6_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233(BLACKBOX,147)@2
    // out out_feedback_stall_out_28@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop28_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233 (
        .in_data_in(redist137_sync_together311_aunroll_x_in_c0_eni28_6_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_28(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_out_28),
        .in_feedback_valid_in_28(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i10458_push28_k0_zts6mmstv234_out_feedback_valid_out_28),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out),
        .out_feedback_stall_out_28(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_feedback_stall_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_wraddr(REG,2539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_wraddr_q <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_q);
        end
    end

    // redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem(DUALMEM,2537)
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out);
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_aa = redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_wraddr_q;
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ab = redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_rdcnt_q;
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_dmem (
        .clocken1(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_aa),
        .data_a(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_ab),
        .q_b(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_q = redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_iq[63:0];

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_wraddr(REG,2749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_wraddr_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem(DUALMEM,2747)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ia = $unsigned(redist207_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_28_mem_q);
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_aa = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_wraddr_q;
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ab = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_rdcnt_q;
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_dmem (
        .clocken1(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_aa),
        .data_a(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_ab),
        .q_b(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_iq[63:0];

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_wraddr(REG,2549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_wraddr_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem(DUALMEM,2547)
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ia = $unsigned(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_split_0_mem_q);
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_aa = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_wraddr_q;
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ab = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_rdcnt_q;
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_dmem (
        .clocken1(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_reset0),
        .clock1(clock),
        .address_a(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_aa),
        .data_a(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_ab),
        .q_b(redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_iq[63:0];

    // i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select(BITSELECT,1778)@66
    assign i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q[63:54];
    assign i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q[53:36];
    assign i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q[35:18];
    assign i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e = redist208_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i10458_pop28_k0_zts6mmstv233_out_data_out_64_mem_q[17:0];

    // i_unnamed_k0_zts6mmstv235_ma16_cma(CHAINMULTADD,1764)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv235_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv235_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_c0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_c1 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_a2 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_c2 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_a3 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_c3 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv235_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma16_cma_ena2, i_unnamed_k0_zts6mmstv235_ma16_cma_ena1, i_unnamed_k0_zts6mmstv235_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma16_cma_reset, i_unnamed_k0_zts6mmstv235_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv235_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv235_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv235_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv235_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv235_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma16_cma_ena2, i_unnamed_k0_zts6mmstv235_ma16_cma_ena1, i_unnamed_k0_zts6mmstv235_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma16_cma_reset, i_unnamed_k0_zts6mmstv235_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv235_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv235_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv235_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv235_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_8(BITSHIFT,1626)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_8_qint = { i_unnamed_k0_zts6mmstv235_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_8_q = i_unnamed_k0_zts6mmstv235_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv235_im0_cma(CHAINMULTADD,1745)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_im0_cma_ena1 = i_unnamed_k0_zts6mmstv235_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_im0_cma_ena2 = i_unnamed_k0_zts6mmstv235_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_im0_cma_a0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv235_im0_cma_c0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv235_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_im0_cma_ena2, i_unnamed_k0_zts6mmstv235_im0_cma_ena1, i_unnamed_k0_zts6mmstv235_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_im0_cma_reset, i_unnamed_k0_zts6mmstv235_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_6(BITSHIFT,1624)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_6_qint = { i_unnamed_k0_zts6mmstv235_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_6_q = i_unnamed_k0_zts6mmstv235_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv235_im13_cma(CHAINMULTADD,1746)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_im13_cma_ena1 = i_unnamed_k0_zts6mmstv235_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_im13_cma_ena2 = i_unnamed_k0_zts6mmstv235_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_im13_cma_a0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_im13_cma_c0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv235_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_im13_cma_ena2, i_unnamed_k0_zts6mmstv235_im13_cma_ena1, i_unnamed_k0_zts6mmstv235_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_im13_cma_reset, i_unnamed_k0_zts6mmstv235_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv235_im30_cma(CHAINMULTADD,1747)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_im30_cma_ena1 = i_unnamed_k0_zts6mmstv235_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_im30_cma_ena2 = i_unnamed_k0_zts6mmstv235_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_im30_cma_a0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_im30_cma_c0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv235_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_im30_cma_ena2, i_unnamed_k0_zts6mmstv235_im30_cma_ena1, i_unnamed_k0_zts6mmstv235_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_im30_cma_reset, i_unnamed_k0_zts6mmstv235_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_5(BITSHIFT,1623)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_5_qint = { i_unnamed_k0_zts6mmstv235_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_5_q = i_unnamed_k0_zts6mmstv235_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv235_sums_join_7(BITJOIN,1625)@69
    assign i_unnamed_k0_zts6mmstv235_sums_join_7_q = {i_unnamed_k0_zts6mmstv235_sums_align_6_q, i_unnamed_k0_zts6mmstv235_im13_cma_q, i_unnamed_k0_zts6mmstv235_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv235_sums_result_add_0_1(ADD,1629)@69 + 1
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv235_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv235_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv235_ma8_cma(CHAINMULTADD,1763)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv235_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv235_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_c0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_a1 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_c1 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv235_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma8_cma_ena2, i_unnamed_k0_zts6mmstv235_ma8_cma_ena1, i_unnamed_k0_zts6mmstv235_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma8_cma_reset, i_unnamed_k0_zts6mmstv235_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv235_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv235_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_3(BITSHIFT,1621)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_3_qint = { i_unnamed_k0_zts6mmstv235_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_3_q = i_unnamed_k0_zts6mmstv235_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv235_ma33_cma(CHAINMULTADD,1766)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv235_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv235_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_ma33_cma_a0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_c0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_a1 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_c1 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv235_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma33_cma_ena2, i_unnamed_k0_zts6mmstv235_ma33_cma_ena1, i_unnamed_k0_zts6mmstv235_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma33_cma_reset, i_unnamed_k0_zts6mmstv235_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv235_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv235_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_2(BITSHIFT,1620)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_2_qint = { i_unnamed_k0_zts6mmstv235_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_2_q = i_unnamed_k0_zts6mmstv235_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv235_sums_join_4(BITJOIN,1622)@69
    assign i_unnamed_k0_zts6mmstv235_sums_join_4_q = {i_unnamed_k0_zts6mmstv235_sums_align_3_q, i_unnamed_k0_zts6mmstv235_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv235_ma3_cma(CHAINMULTADD,1762)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv235_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv235_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_ma3_cma_a0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_c0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_a1 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_c1 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv235_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma3_cma_ena2, i_unnamed_k0_zts6mmstv235_ma3_cma_ena1, i_unnamed_k0_zts6mmstv235_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma3_cma_reset, i_unnamed_k0_zts6mmstv235_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv235_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv235_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv235_sums_align_0(BITSHIFT,1618)@69
    assign i_unnamed_k0_zts6mmstv235_sums_align_0_qint = { i_unnamed_k0_zts6mmstv235_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv235_sums_align_0_q = i_unnamed_k0_zts6mmstv235_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv235_ma25_cma(CHAINMULTADD,1765)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv235_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv235_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_ma25_cma_a0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_c0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_a1 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_c1 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv235_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_ma25_cma_ena2, i_unnamed_k0_zts6mmstv235_ma25_cma_ena1, i_unnamed_k0_zts6mmstv235_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_ma25_cma_reset, i_unnamed_k0_zts6mmstv235_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv235_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv235_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv235_im38_cma(CHAINMULTADD,1748)@66 + 3
    assign i_unnamed_k0_zts6mmstv235_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv235_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv235_im38_cma_ena1 = i_unnamed_k0_zts6mmstv235_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv235_im38_cma_ena2 = i_unnamed_k0_zts6mmstv235_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv235_im38_cma_a0 = i_unnamed_k0_zts6mmstv235_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv235_im38_cma_c0 = i_unnamed_k0_zts6mmstv235_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv235_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv235_im38_cma_ena2, i_unnamed_k0_zts6mmstv235_im38_cma_ena1, i_unnamed_k0_zts6mmstv235_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv235_im38_cma_reset, i_unnamed_k0_zts6mmstv235_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv235_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv235_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv235_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv235_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv235_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv235_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv235_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv235_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv235_sums_join_1(BITJOIN,1619)@69
    assign i_unnamed_k0_zts6mmstv235_sums_join_1_q = {i_unnamed_k0_zts6mmstv235_sums_align_0_q, i_unnamed_k0_zts6mmstv235_ma25_cma_q, i_unnamed_k0_zts6mmstv235_im38_cma_q};

    // i_unnamed_k0_zts6mmstv235_sums_result_add_0_0(ADD,1628)@69 + 1
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv235_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv235_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv235_sums_result_add_1_0(ADD,1630)@70
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv235_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv235_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x(BITSELECT,345)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_in = i_unnamed_k0_zts6mmstv235_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_in[63:0];

    // redist172_bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b_1(DELAY,1957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist172_bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv238(ADD,281)@71
    assign i_unnamed_k0_zts6mmstv238_a = {1'b0, redist172_bgTrunc_i_unnamed_k0_zts6mmstv235_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv238_b = {1'b0, redist199_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i10956_pop26_k0_zts6mmstv236_out_data_out_69_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv238_o = $unsigned(i_unnamed_k0_zts6mmstv238_a) + $unsigned(i_unnamed_k0_zts6mmstv238_b);
    assign i_unnamed_k0_zts6mmstv238_q = i_unnamed_k0_zts6mmstv238_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x(BITSELECT,346)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b = i_unnamed_k0_zts6mmstv238_q[63:0];

    // i_unnamed_k0_zts6mmstv297(ADD,329)@71
    assign i_unnamed_k0_zts6mmstv297_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b};
    assign i_unnamed_k0_zts6mmstv297_b = {1'b0, redist274_i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out_5_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv297_o = $unsigned(i_unnamed_k0_zts6mmstv297_a) + $unsigned(i_unnamed_k0_zts6mmstv297_b);
    assign i_unnamed_k0_zts6mmstv297_q = i_unnamed_k0_zts6mmstv297_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv297_sel_x(BITSELECT,363)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv297_sel_x_b = i_unnamed_k0_zts6mmstv297_q[63:0];

    // dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,439)@71
    assign dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv297_sel_x_b[61:0];

    // redist125_dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,1910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist125_dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_14_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,440)@72
    assign dupName_14_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist125_dupName_14_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg42(REG,1455)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg42_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298(BLACKBOX,206)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer13_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg42_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_select_63(BITSELECT,209)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_join(BITJOIN,208)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_14_i_unnamed_k0_zts6mmstv20_add_x(ADD,437)@72
    assign dupName_14_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer13_k0_zts6mmstv298_vt_join_q};
    assign dupName_14_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_14_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_14_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_14_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_14_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_14_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_14_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_14_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,442)@72
    assign dupName_14_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_14_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv299_vt_select_63(BITSELECT,332)@72
    assign i_unnamed_k0_zts6mmstv299_vt_select_63_b = dupName_14_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv299_vt_join(BITJOIN,331)@72
    assign i_unnamed_k0_zts6mmstv299_vt_join_q = {i_unnamed_k0_zts6mmstv299_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_select_63(BITSELECT,258)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_select_63_b = i_unnamed_k0_zts6mmstv299_vt_join_q[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_join(BITJOIN,257)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_join_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_notEnable(LOGICAL,2398)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_nor(LOGICAL,2399)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_nor_q = ~ (redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_notEnable_q | redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena_q);

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_last(CONSTANT,2395)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_last_q = $unsigned(7'b0100110);

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp(LOGICAL,2396)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_b = {1'b0, redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_q};
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_q = $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_last_q == redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmpReg(REG,2397)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmpReg_q <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmp_q);
        end
    end

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena(REG,2400)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_nor_q == 1'b1)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena_q <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_cmpReg_q);
        end
    end

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_enaAnd(LOGICAL,2401)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_enaAnd_q = redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_sticky_ena_q & VCC_q;

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt(COUNTER,2393)
    // low=0, high=39, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i <= 6'd0;
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i == 6'd38)
            begin
                redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i) + $unsigned(6'd25);
            end
            else
            begin
                redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_q = redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_i[5:0];

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_notEnable(LOGICAL,2387)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_nor(LOGICAL,2388)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_nor_q = ~ (redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_notEnable_q | redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena_q);

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_last(CONSTANT,2384)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp(LOGICAL,2385)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_b = {1'b0, redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_q};
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_q = $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_last_q == redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmpReg(REG,2386)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmpReg_q <= $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmp_q);
        end
    end

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena(REG,2389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_nor_q == 1'b1)
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena_q <= $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_cmpReg_q);
        end
    end

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_enaAnd(LOGICAL,2390)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_enaAnd_q = redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_sticky_ena_q & VCC_q;

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt(COUNTER,2382)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i <= 5'd0;
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i <= $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i <= $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_q = redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg38(REG,1451)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg38_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg39(REG,1452)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg39_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290(BLACKBOX,191)@30
    // out out_feedback_out_38@20000000
    // out out_feedback_valid_out_38@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_decom0000ush38_k0_zts6mmstv20 thei_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290 (
        .in_data_in(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_q),
        .in_feedback_stall_in_38(i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_feedback_stall_out_38),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg39_q),
        .out_data_out(),
        .out_feedback_out_38(i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_out_38),
        .out_feedback_valid_out_38(i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_valid_out_38),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist144_sync_together311_aunroll_x_in_c0_eni28_13_tpl_1(DELAY,1929)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together311_aunroll_x_in_c0_eni28_13_tpl_1_q <= '0;
        end
        else
        begin
            redist144_sync_together311_aunroll_x_in_c0_eni28_13_tpl_1_q <= $unsigned(in_c0_eni28_13_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289(BLACKBOX,158)@2
    // out out_feedback_stall_out_38@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_decomp0000pop38_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289 (
        .in_data_in(redist144_sync_together311_aunroll_x_in_c0_eni28_13_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_38(i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_out_38),
        .in_feedback_valid_in_38(i_llvm_fpga_push_i64_decomposed97262_push38_k0_zts6mmstv290_out_feedback_valid_out_38),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg38_q),
        .out_data_out(i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out),
        .out_feedback_stall_out_38(i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_feedback_stall_out_38),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_wraddr(REG,2383)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_wraddr_q <= $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_q);
        end
    end

    // redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem(DUALMEM,2381)
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out);
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_aa = redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_wraddr_q;
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ab = redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_rdcnt_q;
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_dmem (
        .clocken1(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_aa),
        .data_a(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_ab),
        .q_b(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_q = redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_iq[63:0];

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_wraddr(REG,2394)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_wraddr_q <= $unsigned(6'b100111);
        end
        else
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_wraddr_q <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_q);
        end
    end

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem(DUALMEM,2392)
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ia = $unsigned(redist189_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_28_mem_q);
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_aa = redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_wraddr_q;
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ab = redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_rdcnt_q;
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(40),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(40),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_dmem (
        .clocken1(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_aa),
        .data_a(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_ab),
        .q_b(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_q = redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_iq[63:0];

    // redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0(DELAY,2391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0_q <= '0;
        end
        else
        begin
            redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0_q <= $unsigned(redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv294(ADD,325)@72
    assign i_unnamed_k0_zts6mmstv294_a = {1'b0, redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv294_b = {1'b0, redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv294_o = $unsigned(i_unnamed_k0_zts6mmstv294_a) + $unsigned(i_unnamed_k0_zts6mmstv294_b);
    assign i_unnamed_k0_zts6mmstv294_q = i_unnamed_k0_zts6mmstv294_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv294_sel_x(BITSELECT,362)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv294_sel_x_b = i_unnamed_k0_zts6mmstv294_q[63:0];

    // dupName_13_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,433)@72
    assign dupName_13_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv294_sel_x_b[61:0];

    // dupName_13_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,434)@72
    assign dupName_13_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_13_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg41(REG,1454)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg41_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295(BLACKBOX,230)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer19_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg41_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_select_63(BITSELECT,233)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_join(BITJOIN,232)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_13_i_unnamed_k0_zts6mmstv20_add_x(ADD,431)@72
    assign dupName_13_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer19_k0_zts6mmstv295_vt_join_q};
    assign dupName_13_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_13_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_13_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_13_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_13_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_13_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_13_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_13_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,436)@72
    assign dupName_13_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_13_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv296_vt_select_63(BITSELECT,328)@72
    assign i_unnamed_k0_zts6mmstv296_vt_select_63_b = dupName_13_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv296_vt_join(BITJOIN,327)@72
    assign i_unnamed_k0_zts6mmstv296_vt_join_q = {i_unnamed_k0_zts6mmstv296_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv291(ADD,321)@72
    assign i_unnamed_k0_zts6mmstv291_a = {1'b0, redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv291_b = {1'b0, redist190_i_llvm_fpga_pop_i64_decomposed97262_pop38_k0_zts6mmstv289_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv291_o = $unsigned(i_unnamed_k0_zts6mmstv291_a) + $unsigned(i_unnamed_k0_zts6mmstv291_b);
    assign i_unnamed_k0_zts6mmstv291_q = i_unnamed_k0_zts6mmstv291_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv291_sel_x(BITSELECT,361)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv291_sel_x_b = i_unnamed_k0_zts6mmstv291_q[63:0];

    // dupName_12_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,427)@72
    assign dupName_12_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv291_sel_x_b[61:0];

    // dupName_12_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,428)@72
    assign dupName_12_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_12_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg40(REG,1453)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg40_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg40_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292(BLACKBOX,226)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer18_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg40_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_select_63(BITSELECT,229)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_join(BITJOIN,228)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_12_i_unnamed_k0_zts6mmstv20_add_x(ADD,425)@72
    assign dupName_12_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer18_k0_zts6mmstv292_vt_join_q};
    assign dupName_12_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_12_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_12_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_12_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_12_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_12_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_12_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_12_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,430)@72
    assign dupName_12_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_12_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv293_vt_select_63(BITSELECT,324)@72
    assign i_unnamed_k0_zts6mmstv293_vt_select_63_b = dupName_12_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv293_vt_join(BITJOIN,323)@72
    assign i_unnamed_k0_zts6mmstv293_vt_join_q = {i_unnamed_k0_zts6mmstv293_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable(LOGICAL,2163)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor(LOGICAL,2164)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q = ~ (redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q | redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q);

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last(CONSTANT,2160)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q = $unsigned(2'b01);

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp(LOGICAL,2161)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q = $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q == redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg(REG,2162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q);
        end
    end

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena(REG,2165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q == 1'b1)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q);
        end
    end

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd(LOGICAL,2166)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q = redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q & VCC_q;

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt(COUNTER,2158)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= 2'd0;
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i == 2'd1)
            begin
                redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
            end
            if (redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq == 1'b1)
            begin
                redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q = redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i[1:0];

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_notEnable(LOGICAL,2713)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_nor(LOGICAL,2714)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_nor_q = ~ (redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_notEnable_q | redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena_q);

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_last(CONSTANT,2710)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_last_q = $unsigned(6'b011110);

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp(LOGICAL,2711)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_b = {1'b0, redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_q};
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_q = $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_last_q == redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmpReg(REG,2712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmpReg_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmp_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena(REG,2715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_nor_q == 1'b1)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_cmpReg_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_enaAnd(LOGICAL,2716)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_enaAnd_q = redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_sticky_ena_q & VCC_q;

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt(COUNTER,2708)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_i <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_q = redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_i[4:0];

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_notEnable(LOGICAL,2338)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_nor(LOGICAL,2339)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_nor_q = ~ (redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_notEnable_q | redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena_q);

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_last(CONSTANT,2335)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp(LOGICAL,2336)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_b = {1'b0, redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_q};
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_q = $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_last_q == redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmpReg(REG,2337)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmpReg_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmp_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena(REG,2340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_nor_q == 1'b1)
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_cmpReg_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_enaAnd(LOGICAL,2341)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_enaAnd_q = redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_sticky_ena_q & VCC_q;

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt(COUNTER,2333)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i <= 5'd0;
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i <= $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i <= $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_q = redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg35(REG,1448)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg36(REG,1449)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg36_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_push39_k0_zts6mmstv284(BLACKBOX,194)@30
    // out out_feedback_out_39@20000000
    // out out_feedback_valid_out_39@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_push39_k0_zts6mmstv20 thei_llvm_fpga_push_i64_push39_k0_zts6mmstv284 (
        .in_data_in(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_q),
        .in_feedback_stall_in_39(i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_feedback_stall_out_39),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg36_q),
        .out_data_out(),
        .out_feedback_out_39(i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_out_39),
        .out_feedback_valid_out_39(i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_valid_out_39),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist143_sync_together311_aunroll_x_in_c0_eni28_12_tpl_1(DELAY,1928)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together311_aunroll_x_in_c0_eni28_12_tpl_1_q <= '0;
        end
        else
        begin
            redist143_sync_together311_aunroll_x_in_c0_eni28_12_tpl_1_q <= $unsigned(in_c0_eni28_12_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283(BLACKBOX,161)@2
    // out out_feedback_stall_out_39@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283 (
        .in_data_in(redist143_sync_together311_aunroll_x_in_c0_eni28_12_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_39(i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_out_39),
        .in_feedback_valid_in_39(i_llvm_fpga_push_i64_push39_k0_zts6mmstv284_out_feedback_valid_out_39),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_data_out(i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out),
        .out_feedback_stall_out_39(i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_feedback_stall_out_39),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_wraddr(REG,2334)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_wraddr_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem(DUALMEM,2332)
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out);
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_aa = redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_wraddr_q;
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ab = redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_rdcnt_q;
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_dmem (
        .clocken1(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_aa),
        .data_a(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_ab),
        .q_b(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_q = redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_iq[63:0];

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_wraddr(REG,2709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_wraddr_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem(DUALMEM,2707)
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ia = $unsigned(redist183_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_28_mem_q);
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_aa = redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_wraddr_q;
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ab = redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_rdcnt_q;
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_dmem (
        .clocken1(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_aa),
        .data_a(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_ab),
        .q_b(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_q = redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_iq[63:0];

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64(DELAY,1969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_delay_0 <= '0;
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_q <= '0;
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_delay_0 <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_split_0_mem_q);
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_q <= redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_delay_0;
        end
    end

    // redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_outputreg0(DELAY,2342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_outputreg0_q <= '0;
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_outputreg0_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_q);
        end
    end

    // i_unnamed_k0_zts6mmstv285(ADD,317)@66
    assign i_unnamed_k0_zts6mmstv285_a = {1'b0, redist184_i_llvm_fpga_pop_i64_pop39_k0_zts6mmstv283_out_data_out_64_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv285_b = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out};
    assign i_unnamed_k0_zts6mmstv285_o = $unsigned(i_unnamed_k0_zts6mmstv285_a) + $unsigned(i_unnamed_k0_zts6mmstv285_b);
    assign i_unnamed_k0_zts6mmstv285_q = i_unnamed_k0_zts6mmstv285_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv285_sel_x(BITSELECT,360)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv285_sel_x_b = i_unnamed_k0_zts6mmstv285_q[63:0];

    // dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,421)@66
    assign dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv285_sel_x_b[61:0];

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0(DELAY,2155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= '0;
        end
        else
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr(REG,2159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q);
        end
    end

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem(DUALMEM,2157)
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia = $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q);
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa = redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab = redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(62),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(62),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_dmem (
        .clocken1(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0),
        .clock1(clock),
        .address_a(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa),
        .data_a(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab),
        .q_b(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q = redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq[61:0];

    // redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0(DELAY,2156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= '0;
        end
        else
        begin
            redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= $unsigned(redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q);
        end
    end

    // dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,422)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist126_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg37(REG,1450)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg37_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg37_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286(BLACKBOX,202)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer12_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg37_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_select_63(BITSELECT,205)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_join(BITJOIN,204)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_11_i_unnamed_k0_zts6mmstv20_add_x(ADD,419)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer12_k0_zts6mmstv286_vt_join_q};
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,424)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv287_vt_select_63(BITSELECT,320)@72
    assign i_unnamed_k0_zts6mmstv287_vt_select_63_b = dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv287_vt_join(BITJOIN,319)@72
    assign i_unnamed_k0_zts6mmstv287_vt_join_q = {i_unnamed_k0_zts6mmstv287_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_select_63(BITSELECT,255)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_select_63_b = i_unnamed_k0_zts6mmstv287_vt_join_q[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_join(BITJOIN,254)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_join_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_notEnable(LOGICAL,2419)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_nor(LOGICAL,2420)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_nor_q = ~ (redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_notEnable_q | redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena_q);

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_last(CONSTANT,2416)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp(LOGICAL,2417)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_b = {1'b0, redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_q};
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_q = $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_last_q == redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmpReg(REG,2418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmpReg_q <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmp_q);
        end
    end

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena(REG,2421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_nor_q == 1'b1)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena_q <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_cmpReg_q);
        end
    end

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_enaAnd(LOGICAL,2422)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_enaAnd_q = redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_sticky_ena_q & VCC_q;

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt(COUNTER,2414)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i <= 6'd0;
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_q = redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_i[5:0];

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_notEnable(LOGICAL,2408)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_nor(LOGICAL,2409)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_nor_q = ~ (redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_notEnable_q | redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena_q);

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_last(CONSTANT,2405)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp(LOGICAL,2406)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_b = {1'b0, redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_q};
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_q = $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_last_q == redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmpReg(REG,2407)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmpReg_q <= $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmp_q);
        end
    end

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena(REG,2410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_nor_q == 1'b1)
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena_q <= $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_cmpReg_q);
        end
    end

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_enaAnd(LOGICAL,2411)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_enaAnd_q = redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_sticky_ena_q & VCC_q;

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt(COUNTER,2403)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i <= 5'd0;
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i <= $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i <= $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_q = redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg31(REG,1444)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg32(REG,1445)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276(BLACKBOX,190)@29
    // out out_feedback_out_34@20000000
    // out out_feedback_valid_out_34@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_decom0000ush34_k0_zts6mmstv20 thei_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276 (
        .in_data_in(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_q),
        .in_feedback_stall_in_34(i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_feedback_stall_out_34),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg32_q),
        .out_data_out(),
        .out_feedback_out_34(i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_out_34),
        .out_feedback_valid_out_34(i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_valid_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist142_sync_together311_aunroll_x_in_c0_eni28_11_tpl_1(DELAY,1927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together311_aunroll_x_in_c0_eni28_11_tpl_1_q <= '0;
        end
        else
        begin
            redist142_sync_together311_aunroll_x_in_c0_eni28_11_tpl_1_q <= $unsigned(in_c0_eni28_11_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275(BLACKBOX,157)@2
    // out out_feedback_stall_out_34@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_decomp0000pop34_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275 (
        .in_data_in(redist142_sync_together311_aunroll_x_in_c0_eni28_11_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_34(i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_out_34),
        .in_feedback_valid_in_34(i_llvm_fpga_push_i64_decomposed97161_push34_k0_zts6mmstv276_out_feedback_valid_out_34),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg31_q),
        .out_data_out(i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out),
        .out_feedback_stall_out_34(i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_feedback_stall_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_wraddr(REG,2404)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_wraddr_q <= $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_q);
        end
    end

    // redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem(DUALMEM,2402)
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out);
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_aa = redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_wraddr_q;
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ab = redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_rdcnt_q;
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_dmem (
        .clocken1(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_aa),
        .data_a(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_ab),
        .q_b(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_q = redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_iq[63:0];

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_wraddr(REG,2415)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_wraddr_q <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_q);
        end
    end

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem(DUALMEM,2413)
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ia = $unsigned(redist191_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_27_mem_q);
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_aa = redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_wraddr_q;
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ab = redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_rdcnt_q;
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_dmem (
        .clocken1(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_aa),
        .data_a(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_ab),
        .q_b(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_q = redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_iq[63:0];

    // redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0(DELAY,2412)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0_q <= '0;
        end
        else
        begin
            redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0_q <= $unsigned(redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv280(ADD,313)@72
    assign i_unnamed_k0_zts6mmstv280_a = {1'b0, redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv280_b = {1'b0, redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv280_o = $unsigned(i_unnamed_k0_zts6mmstv280_a) + $unsigned(i_unnamed_k0_zts6mmstv280_b);
    assign i_unnamed_k0_zts6mmstv280_q = i_unnamed_k0_zts6mmstv280_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x(BITSELECT,359)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b = i_unnamed_k0_zts6mmstv280_q[63:0];

    // dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,415)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b[61:0];

    // dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,416)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg34(REG,1447)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281(BLACKBOX,222)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer17_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg34_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_select_63(BITSELECT,225)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_join(BITJOIN,224)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_10_i_unnamed_k0_zts6mmstv20_add_x(ADD,413)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer17_k0_zts6mmstv281_vt_join_q};
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,418)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv282_vt_select_63(BITSELECT,316)@72
    assign i_unnamed_k0_zts6mmstv282_vt_select_63_b = dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv282_vt_join(BITJOIN,315)@72
    assign i_unnamed_k0_zts6mmstv282_vt_join_q = {i_unnamed_k0_zts6mmstv282_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv277(ADD,309)@72
    assign i_unnamed_k0_zts6mmstv277_a = {1'b0, redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv277_b = {1'b0, redist192_i_llvm_fpga_pop_i64_decomposed97161_pop34_k0_zts6mmstv275_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv277_o = $unsigned(i_unnamed_k0_zts6mmstv277_a) + $unsigned(i_unnamed_k0_zts6mmstv277_b);
    assign i_unnamed_k0_zts6mmstv277_q = i_unnamed_k0_zts6mmstv277_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv277_sel_x(BITSELECT,358)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv277_sel_x_b = i_unnamed_k0_zts6mmstv277_q[63:0];

    // dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,409)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv277_sel_x_b[61:0];

    // dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,410)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg33(REG,1446)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278(BLACKBOX,218)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer16_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg33_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_select_63(BITSELECT,221)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_join(BITJOIN,220)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_9_i_unnamed_k0_zts6mmstv20_add_x(ADD,407)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv278_vt_join_q};
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,412)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv279_vt_select_63(BITSELECT,312)@72
    assign i_unnamed_k0_zts6mmstv279_vt_select_63_b = dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv279_vt_join(BITJOIN,311)@72
    assign i_unnamed_k0_zts6mmstv279_vt_join_q = {i_unnamed_k0_zts6mmstv279_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable(LOGICAL,2175)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor(LOGICAL,2176)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q = ~ (redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q | redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q);

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last(CONSTANT,2172)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q = $unsigned(2'b01);

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp(LOGICAL,2173)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q = $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q == redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg(REG,2174)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q);
        end
    end

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena(REG,2177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q == 1'b1)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q);
        end
    end

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd(LOGICAL,2178)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q = redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q & VCC_q;

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt(COUNTER,2170)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= 2'd0;
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i == 2'd1)
            begin
                redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
            end
            if (redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq == 1'b1)
            begin
                redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q = redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i[1:0];

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_notEnable(LOGICAL,2358)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_nor(LOGICAL,2359)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_nor_q = ~ (redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_notEnable_q | redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena_q);

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_cmpReg(REG,2357)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena(REG,2360)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_nor_q == 1'b1)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_cmpReg_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_enaAnd(LOGICAL,2361)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_enaAnd_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_sticky_ena_q & VCC_q;

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt(COUNTER,2355)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_i <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_i[0:0];

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_nor(LOGICAL,2724)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_nor_q = ~ (redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_notEnable_q | redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena_q);

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_last(CONSTANT,2720)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_last_q = $unsigned(6'b011110);

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp(LOGICAL,2721)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_b = {1'b0, redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_q};
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_q = $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_last_q == redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmpReg(REG,2722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmpReg_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmp_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena(REG,2725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_nor_q == 1'b1)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_cmpReg_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_enaAnd(LOGICAL,2726)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_enaAnd_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_sticky_ena_q & VCC_q;

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt(COUNTER,2718)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_i <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_i[4:0];

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_notEnable(LOGICAL,2349)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_nor(LOGICAL,2350)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_nor_q = ~ (redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_notEnable_q | redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena_q);

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_last(CONSTANT,2346)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp(LOGICAL,2347)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_b = {1'b0, redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_q};
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_q = $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_last_q == redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmpReg(REG,2348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmpReg_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmp_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena(REG,2351)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_nor_q == 1'b1)
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_cmpReg_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_enaAnd(LOGICAL,2352)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_enaAnd_q = redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_sticky_ena_q & VCC_q;

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt(COUNTER,2344)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i <= 5'd0;
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i <= $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i <= $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_q = redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg28(REG,1441)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg29(REG,1442)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_i64_push35_k0_zts6mmstv270(BLACKBOX,193)@29
    // out out_feedback_out_35@20000000
    // out out_feedback_valid_out_35@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_push35_k0_zts6mmstv20 thei_llvm_fpga_push_i64_push35_k0_zts6mmstv270 (
        .in_data_in(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_q),
        .in_feedback_stall_in_35(i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_feedback_stall_out_35),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg29_q),
        .out_data_out(),
        .out_feedback_out_35(i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_out_35),
        .out_feedback_valid_out_35(i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_valid_out_35),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist141_sync_together311_aunroll_x_in_c0_eni28_10_tpl_1(DELAY,1926)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together311_aunroll_x_in_c0_eni28_10_tpl_1_q <= '0;
        end
        else
        begin
            redist141_sync_together311_aunroll_x_in_c0_eni28_10_tpl_1_q <= $unsigned(in_c0_eni28_10_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269(BLACKBOX,160)@2
    // out out_feedback_stall_out_35@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269 (
        .in_data_in(redist141_sync_together311_aunroll_x_in_c0_eni28_10_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor187_k0_zts6mmstv23_q),
        .in_feedback_in_35(i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_out_35),
        .in_feedback_valid_in_35(i_llvm_fpga_push_i64_push35_k0_zts6mmstv270_out_feedback_valid_out_35),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg28_q),
        .out_data_out(i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out),
        .out_feedback_stall_out_35(i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_feedback_stall_out_35),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_wraddr(REG,2345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_wraddr_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem(DUALMEM,2343)
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out);
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_aa = redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_wraddr_q;
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ab = redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_rdcnt_q;
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_dmem (
        .clocken1(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_aa),
        .data_a(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_ab),
        .q_b(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_q = redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_iq[63:0];

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_wraddr(REG,2719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_wraddr_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem(DUALMEM,2717)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ia = $unsigned(redist185_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_27_mem_q);
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_aa = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_wraddr_q;
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ab = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_rdcnt_q;
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_dmem (
        .clocken1(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_aa),
        .data_a(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_ab),
        .q_b(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_iq[63:0];

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_wraddr(REG,2356)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_wraddr_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem(DUALMEM,2354)
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ia = $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_split_0_mem_q);
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_aa = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_wraddr_q;
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ab = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_rdcnt_q;
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_dmem (
        .clocken1(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_reset0),
        .clock1(clock),
        .address_a(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_aa),
        .data_a(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_ab),
        .q_b(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_q = redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_iq[63:0];

    // redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_outputreg0(DELAY,2353)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_outputreg0_q <= '0;
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_outputreg0_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv271(ADD,305)@66
    assign i_unnamed_k0_zts6mmstv271_a = {1'b0, redist186_i_llvm_fpga_pop_i64_pop35_k0_zts6mmstv269_out_data_out_64_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv271_b = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out};
    assign i_unnamed_k0_zts6mmstv271_o = $unsigned(i_unnamed_k0_zts6mmstv271_a) + $unsigned(i_unnamed_k0_zts6mmstv271_b);
    assign i_unnamed_k0_zts6mmstv271_q = i_unnamed_k0_zts6mmstv271_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x(BITSELECT,357)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b = i_unnamed_k0_zts6mmstv271_q[63:0];

    // dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,403)@66
    assign dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b[61:0];

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0(DELAY,2167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= '0;
        end
        else
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= $unsigned(dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr(REG,2171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q);
        end
    end

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem(DUALMEM,2169)
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia = $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q);
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa = redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab = redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(62),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(62),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_dmem (
        .clocken1(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0),
        .clock1(clock),
        .address_a(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa),
        .data_a(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab),
        .q_b(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q = redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq[61:0];

    // redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0(DELAY,2168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= '0;
        end
        else
        begin
            redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= $unsigned(redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q);
        end
    end

    // dupName_8_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,404)@72
    assign dupName_8_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist127_dupName_8_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg30(REG,1443)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272(BLACKBOX,198)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer11_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg30_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_select_63(BITSELECT,201)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_join(BITJOIN,200)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_8_i_unnamed_k0_zts6mmstv20_add_x(ADD,401)@72
    assign dupName_8_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_join_q};
    assign dupName_8_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_8_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_8_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_8_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_8_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_8_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_8_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_8_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,406)@72
    assign dupName_8_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_8_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv273_vt_select_63(BITSELECT,308)@72
    assign i_unnamed_k0_zts6mmstv273_vt_select_63_b = dupName_8_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv273_vt_join(BITJOIN,307)@72
    assign i_unnamed_k0_zts6mmstv273_vt_join_q = {i_unnamed_k0_zts6mmstv273_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_select_63(BITSELECT,252)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_select_63_b = i_unnamed_k0_zts6mmstv273_vt_join_q[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_join(BITJOIN,251)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_join_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_notEnable(LOGICAL,2440)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_nor(LOGICAL,2441)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_nor_q = ~ (redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_notEnable_q | redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena_q);

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_last(CONSTANT,2437)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp(LOGICAL,2438)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_b = {1'b0, redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_q};
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_q = $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_last_q == redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmpReg(REG,2439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmpReg_q <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmp_q);
        end
    end

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena(REG,2442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_nor_q == 1'b1)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena_q <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_cmpReg_q);
        end
    end

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_enaAnd(LOGICAL,2443)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_enaAnd_q = redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_sticky_ena_q & VCC_q;

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt(COUNTER,2435)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i <= 6'd0;
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_q = redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_i[5:0];

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_notEnable(LOGICAL,2429)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_nor(LOGICAL,2430)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_nor_q = ~ (redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_notEnable_q | redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena_q);

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_last(CONSTANT,2426)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp(LOGICAL,2427)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_b = {1'b0, redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_q};
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_q = $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_last_q == redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmpReg(REG,2428)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmpReg_q <= $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmp_q);
        end
    end

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena(REG,2431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_nor_q == 1'b1)
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena_q <= $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_cmpReg_q);
        end
    end

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_enaAnd(LOGICAL,2432)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_enaAnd_q = redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_sticky_ena_q & VCC_q;

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt(COUNTER,2424)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i <= 5'd0;
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i <= $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i <= $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_q = redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg23(REG,1436)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg24(REG,1437)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257(BLACKBOX,189)@29
    // out out_feedback_out_30@20000000
    // out out_feedback_valid_out_30@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_decom0000ush30_k0_zts6mmstv20 thei_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257 (
        .in_data_in(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_q),
        .in_feedback_stall_in_30(i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_feedback_stall_out_30),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg24_q),
        .out_data_out(),
        .out_feedback_out_30(i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_out_30),
        .out_feedback_valid_out_30(i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_valid_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist140_sync_together311_aunroll_x_in_c0_eni28_9_tpl_1(DELAY,1925)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together311_aunroll_x_in_c0_eni28_9_tpl_1_q <= '0;
        end
        else
        begin
            redist140_sync_together311_aunroll_x_in_c0_eni28_9_tpl_1_q <= $unsigned(in_c0_eni28_9_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256(BLACKBOX,156)@2
    // out out_feedback_stall_out_30@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_decomp0000pop30_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256 (
        .in_data_in(redist140_sync_together311_aunroll_x_in_c0_eni28_9_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_30(i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_out_30),
        .in_feedback_valid_in_30(i_llvm_fpga_push_i64_decomposed60_push30_k0_zts6mmstv257_out_feedback_valid_out_30),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg23_q),
        .out_data_out(i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out),
        .out_feedback_stall_out_30(i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_feedback_stall_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_wraddr(REG,2425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_wraddr_q <= $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_q);
        end
    end

    // redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem(DUALMEM,2423)
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out);
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_aa = redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_wraddr_q;
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ab = redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_rdcnt_q;
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_dmem (
        .clocken1(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_aa),
        .data_a(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_ab),
        .q_b(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_q = redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_iq[63:0];

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_wraddr(REG,2436)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_wraddr_q <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_q);
        end
    end

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem(DUALMEM,2434)
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ia = $unsigned(redist193_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_27_mem_q);
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_aa = redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_wraddr_q;
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ab = redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_rdcnt_q;
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_dmem (
        .clocken1(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_aa),
        .data_a(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_ab),
        .q_b(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_q = redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_iq[63:0];

    // redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0(DELAY,2433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0_q <= '0;
        end
        else
        begin
            redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0_q <= $unsigned(redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv264(ADD,300)@72
    assign i_unnamed_k0_zts6mmstv264_a = {1'b0, redist168_bgTrunc_i_unnamed_k0_zts6mmstv263_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv264_b = {1'b0, redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv264_o = $unsigned(i_unnamed_k0_zts6mmstv264_a) + $unsigned(i_unnamed_k0_zts6mmstv264_b);
    assign i_unnamed_k0_zts6mmstv264_q = i_unnamed_k0_zts6mmstv264_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv264_sel_x(BITSELECT,355)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv264_sel_x_b = i_unnamed_k0_zts6mmstv264_q[63:0];

    // dupName_7_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,397)@72
    assign dupName_7_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv264_sel_x_b[61:0];

    // dupName_7_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,398)@72
    assign dupName_7_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_7_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg26(REG,1439)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265(BLACKBOX,214)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer15_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg26_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_select_63(BITSELECT,217)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_join(BITJOIN,216)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_7_i_unnamed_k0_zts6mmstv20_add_x(ADD,395)@72
    assign dupName_7_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv265_vt_join_q};
    assign dupName_7_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_7_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_7_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_7_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_7_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_7_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_7_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_7_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,400)@72
    assign dupName_7_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_7_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv266_vt_select_63(BITSELECT,303)@72
    assign i_unnamed_k0_zts6mmstv266_vt_select_63_b = dupName_7_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv266_vt_join(BITJOIN,302)@72
    assign i_unnamed_k0_zts6mmstv266_vt_join_q = {i_unnamed_k0_zts6mmstv266_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv258(ADD,293)@72
    assign i_unnamed_k0_zts6mmstv258_a = {1'b0, redist170_bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv258_b = {1'b0, redist194_i_llvm_fpga_pop_i64_decomposed60_pop30_k0_zts6mmstv256_out_data_out_70_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv258_o = $unsigned(i_unnamed_k0_zts6mmstv258_a) + $unsigned(i_unnamed_k0_zts6mmstv258_b);
    assign i_unnamed_k0_zts6mmstv258_q = i_unnamed_k0_zts6mmstv258_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x(BITSELECT,351)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b = i_unnamed_k0_zts6mmstv258_q[63:0];

    // dupName_6_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,391)@72
    assign dupName_6_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b[61:0];

    // dupName_6_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,392)@72
    assign dupName_6_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {dupName_6_i_unnamed_k0_zts6mmstv20_narrow_x_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg25(REG,1438)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259(BLACKBOX,242)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10003uffer_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg25_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_select_63(BITSELECT,245)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_join(BITJOIN,244)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_6_i_unnamed_k0_zts6mmstv20_add_x(ADD,389)@72
    assign dupName_6_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer_k0_zts6mmstv259_vt_join_q};
    assign dupName_6_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_6_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_6_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_6_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_6_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_6_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_6_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_6_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,394)@72
    assign dupName_6_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_6_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv260_vt_select_63(BITSELECT,296)@72
    assign i_unnamed_k0_zts6mmstv260_vt_select_63_b = dupName_6_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv260_vt_join(BITJOIN,295)@72
    assign i_unnamed_k0_zts6mmstv260_vt_join_q = {i_unnamed_k0_zts6mmstv260_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable(LOGICAL,2187)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor(LOGICAL,2188)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q = ~ (redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_notEnable_q | redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q);

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last(CONSTANT,2184)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q = $unsigned(2'b01);

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp(LOGICAL,2185)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q = $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_last_q == redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg(REG,2186)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmp_q);
        end
    end

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena(REG,2189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_nor_q == 1'b1)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_cmpReg_q);
        end
    end

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd(LOGICAL,2190)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q = redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_sticky_ena_q & VCC_q;

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt(COUNTER,2182)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= 2'd0;
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i == 2'd1)
            begin
                redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq <= 1'b0;
            end
            if (redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_eq == 1'b1)
            begin
                redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q = redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_i[1:0];

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_notEnable(LOGICAL,2377)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_nor(LOGICAL,2378)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_nor_q = ~ (redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_notEnable_q | redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena_q);

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_cmpReg(REG,2376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena(REG,2379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_nor_q == 1'b1)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_cmpReg_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_enaAnd(LOGICAL,2380)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_enaAnd_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_sticky_ena_q & VCC_q;

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt(COUNTER,2374)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_i <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_i[0:0];

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_nor(LOGICAL,2734)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_nor_q = ~ (redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_notEnable_q | redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena_q);

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_last(CONSTANT,2730)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_last_q = $unsigned(6'b011110);

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp(LOGICAL,2731)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_b = {1'b0, redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_q};
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_q = $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_last_q == redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmpReg(REG,2732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmpReg_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmp_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena(REG,2735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_nor_q == 1'b1)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_cmpReg_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_enaAnd(LOGICAL,2736)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_enaAnd_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_sticky_ena_q & VCC_q;

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt(COUNTER,2728)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_i <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_i[4:0];

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_notEnable(LOGICAL,2368)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_nor(LOGICAL,2369)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_nor_q = ~ (redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_notEnable_q | redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena_q);

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_last(CONSTANT,2365)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_last_q = $unsigned(6'b011000);

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp(LOGICAL,2366)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_b = {1'b0, redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_q};
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_q = $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_last_q == redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_b ? 1'b1 : 1'b0);

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmpReg(REG,2367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmpReg_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmp_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena(REG,2370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_nor_q == 1'b1)
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_cmpReg_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_enaAnd(LOGICAL,2371)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_enaAnd_q = redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_sticky_ena_q & VCC_q;

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt(COUNTER,2363)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i <= 5'd0;
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i == 5'd24)
            begin
                redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_eq <= 1'b0;
            end
            if (redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_eq == 1'b1)
            begin
                redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i <= $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i <= $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_q = redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_i[4:0];

    // valid_fanout_reg20(REG,1433)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg21(REG,1434)@28 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(redist160_sync_together311_aunroll_x_in_i_valid_27_q);
        end
    end

    // i_llvm_fpga_push_i64_push31_k0_zts6mmstv247(BLACKBOX,192)@29
    // out out_feedback_out_31@20000000
    // out out_feedback_valid_out_31@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_push31_k0_zts6mmstv20 thei_llvm_fpga_push_i64_push31_k0_zts6mmstv247 (
        .in_data_in(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_q),
        .in_feedback_stall_in_31(i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_feedback_stall_out_31),
        .in_keep_going_fanout_adaptor189(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor189_k0_zts6mmstv213_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_data_out(),
        .out_feedback_out_31(i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_out_31),
        .out_feedback_valid_out_31(i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_valid_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist139_sync_together311_aunroll_x_in_c0_eni28_8_tpl_1(DELAY,1924)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together311_aunroll_x_in_c0_eni28_8_tpl_1_q <= '0;
        end
        else
        begin
            redist139_sync_together311_aunroll_x_in_c0_eni28_8_tpl_1_q <= $unsigned(in_c0_eni28_8_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246(BLACKBOX,159)@2
    // out out_feedback_stall_out_31@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246 (
        .in_data_in(redist139_sync_together311_aunroll_x_in_c0_eni28_8_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor186_k0_zts6mmstv24_q),
        .in_feedback_in_31(i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_out_31),
        .in_feedback_valid_in_31(i_llvm_fpga_push_i64_push31_k0_zts6mmstv247_out_feedback_valid_out_31),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg20_q),
        .out_data_out(i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out),
        .out_feedback_stall_out_31(i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_feedback_stall_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_wraddr(REG,2364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_wraddr_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem(DUALMEM,2362)
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ia = $unsigned(i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out);
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_aa = redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_wraddr_q;
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ab = redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_rdcnt_q;
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_dmem (
        .clocken1(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_reset0),
        .clock1(clock),
        .address_a(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_aa),
        .data_a(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_ab),
        .q_b(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_q = redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_iq[63:0];

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_wraddr(REG,2729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_wraddr_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem(DUALMEM,2727)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ia = $unsigned(redist187_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_27_mem_q);
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_aa = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_wraddr_q;
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ab = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_rdcnt_q;
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_dmem (
        .clocken1(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_aa),
        .data_a(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_ab),
        .q_b(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_iq[63:0];

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_wraddr(REG,2375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_wraddr_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem(DUALMEM,2373)
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ia = $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_split_0_mem_q);
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_aa = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_wraddr_q;
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ab = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_rdcnt_q;
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_dmem (
        .clocken1(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_reset0),
        .clock1(clock),
        .address_a(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_aa),
        .data_a(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_ab),
        .q_b(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_q = redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_iq[63:0];

    // redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_outputreg0(DELAY,2372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_outputreg0_q <= '0;
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_outputreg0_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_mem_q);
        end
    end

    // i_unnamed_k0_zts6mmstv248(ADD,282)@66
    assign i_unnamed_k0_zts6mmstv248_a = {1'b0, redist188_i_llvm_fpga_pop_i64_pop31_k0_zts6mmstv246_out_data_out_64_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv248_b = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_pop12_k0_zts6mmstv245_out_data_out};
    assign i_unnamed_k0_zts6mmstv248_o = $unsigned(i_unnamed_k0_zts6mmstv248_a) + $unsigned(i_unnamed_k0_zts6mmstv248_b);
    assign i_unnamed_k0_zts6mmstv248_q = i_unnamed_k0_zts6mmstv248_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x(BITSELECT,347)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b = i_unnamed_k0_zts6mmstv248_q[63:0];

    // dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,385)@66
    assign dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b[61:0];

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0(DELAY,2179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= '0;
        end
        else
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q <= $unsigned(dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr(REG,2183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q);
        end
    end

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem(DUALMEM,2181)
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia = $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_inputreg0_q);
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa = redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_wraddr_q;
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab = redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_rdcnt_q;
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(62),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(62),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_dmem (
        .clocken1(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_reset0),
        .clock1(clock),
        .address_a(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_aa),
        .data_a(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_ab),
        .q_b(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q = redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_iq[61:0];

    // redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0(DELAY,2180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= '0;
        end
        else
        begin
            redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q <= $unsigned(redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_mem_q);
        end
    end

    // dupName_5_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,386)@72
    assign dupName_5_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist128_dupName_5_i_unnamed_k0_zts6mmstv20_narrow_x_b_6_outputreg0_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // valid_fanout_reg22(REG,1435)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist167_sync_together311_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249(BLACKBOX,210)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10002uffer_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_select_63(BITSELECT,213)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_join(BITJOIN,212)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer11_k0_zts6mmstv272_vt_const_9_q};

    // dupName_5_i_unnamed_k0_zts6mmstv20_add_x(ADD,383)@72
    assign dupName_5_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer_k0_zts6mmstv249_vt_join_q};
    assign dupName_5_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_5_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_5_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_5_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_5_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_5_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_5_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_5_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,388)@72
    assign dupName_5_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_5_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv250_vt_select_63(BITSELECT,285)@72
    assign i_unnamed_k0_zts6mmstv250_vt_select_63_b = dupName_5_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv250_vt_join(BITJOIN,284)@72
    assign i_unnamed_k0_zts6mmstv250_vt_join_q = {i_unnamed_k0_zts6mmstv250_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_select_63(BITSELECT,249)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_select_63_b = i_unnamed_k0_zts6mmstv250_vt_join_q[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_join(BITJOIN,248)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_join_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_const_1_q};

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_notEnable(LOGICAL,2763)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_nor(LOGICAL,2764)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_nor_q = ~ (redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_notEnable_q | redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena_q);

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_last(CONSTANT,2760)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp(LOGICAL,2761)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_b = {1'b0, redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_q};
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_q = $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_last_q == redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmpReg(REG,2762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmpReg_q <= $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmp_q);
        end
    end

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena(REG,2765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_nor_q == 1'b1)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena_q <= $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_cmpReg_q);
        end
    end

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_enaAnd(LOGICAL,2766)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_enaAnd_q = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_sticky_ena_q & VCC_q;

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt(COUNTER,2758)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_i <= $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_q = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_i[4:0];

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_notEnable(LOGICAL,2561)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_nor(LOGICAL,2562)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_nor_q = ~ (redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_notEnable_q | redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena_q);

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_last(CONSTANT,2558)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp(LOGICAL,2559)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_b = {1'b0, redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_q};
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_q = $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_last_q == redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmpReg(REG,2560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmpReg_q <= $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmp_q);
        end
    end

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena(REG,2563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_nor_q == 1'b1)
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena_q <= $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_cmpReg_q);
        end
    end

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_enaAnd(LOGICAL,2564)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_enaAnd_q = redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_sticky_ena_q & VCC_q;

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt(COUNTER,2556)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i <= 5'd0;
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i <= $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i <= $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_q = redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg8(REG,1421)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg9(REG,1422)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist161_sync_together311_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227(BLACKBOX,178)@30
    // out out_feedback_out_43@20000000
    // out out_feedback_valid_out_43@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg0_0000ush43_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227 (
        .in_data_in(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_q),
        .in_feedback_stall_in_43(i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_feedback_stall_out_43),
        .in_keep_going_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going_fanout_adaptor_k0_zts6mmstv214_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_data_out(),
        .out_feedback_out_43(i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_out_43),
        .out_feedback_valid_out_43(i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_valid_out_43),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist135_sync_together311_aunroll_x_in_c0_eni28_4_tpl_1(DELAY,1920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together311_aunroll_x_in_c0_eni28_4_tpl_1_q <= '0;
        end
        else
        begin
            redist135_sync_together311_aunroll_x_in_c0_eni28_4_tpl_1_q <= $unsigned(in_c0_eni28_4_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226(BLACKBOX,145)@2
    // out out_feedback_stall_out_43@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg0_s0000pop43_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226 (
        .in_data_in(redist135_sync_together311_aunroll_x_in_c0_eni28_4_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1114_fanout_adaptor188_k0_zts6mmstv22_q),
        .in_feedback_in_43(i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_out_43),
        .in_feedback_valid_in_43(i_llvm_fpga_push_i64_arg0_sync_buffer64_push43_k0_zts6mmstv227_out_feedback_valid_out_43),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out),
        .out_feedback_stall_out_43(i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_feedback_stall_out_43),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_wraddr(REG,2557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_wraddr_q <= $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_q);
        end
    end

    // redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem(DUALMEM,2555)
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out);
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_aa = redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_wraddr_q;
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ab = redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_rdcnt_q;
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_dmem (
        .clocken1(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_aa),
        .data_a(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_ab),
        .q_b(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_q = redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_iq[63:0];

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_wraddr(REG,2759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_wraddr_q <= $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_q);
        end
    end

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem(DUALMEM,2757)
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ia = $unsigned(redist272_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_28_mem_q);
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_aa = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_wraddr_q;
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ab = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_rdcnt_q;
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_dmem (
        .clocken1(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_aa),
        .data_a(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_ab),
        .q_b(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_q = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_iq[63:0];

    // redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63(DELAY,2058)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_delay_0 <= '0;
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q <= '0;
        end
        else
        begin
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_delay_0 <= $unsigned(redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_split_0_mem_q);
            redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q <= redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_delay_0;
        end
    end

    // i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select(BITSELECT,1777)@65
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q[63:54];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q[53:36];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q[35:18];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e = redist273_i_llvm_fpga_pop_i64_arg0_sync_buffer64_pop43_k0_zts6mmstv226_out_data_out_63_q[17:0];

    // i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select(BITSELECT,1784)@65
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b = resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q[63:54];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c = resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q[53:36];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d = resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q[35:18];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e = resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q[17:0];

    // i_unnamed_k0_zts6mmstv228_ma16_cma(CHAINMULTADD,1759)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a2 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c2 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a3 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c3 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv228_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma16_cma_ena2, i_unnamed_k0_zts6mmstv228_ma16_cma_ena1, i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma16_cma_reset, i_unnamed_k0_zts6mmstv228_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv228_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv228_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv228_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv228_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv228_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma16_cma_ena2, i_unnamed_k0_zts6mmstv228_ma16_cma_ena1, i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma16_cma_reset, i_unnamed_k0_zts6mmstv228_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv228_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv228_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_8(BITSHIFT,1572)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_8_qint = { i_unnamed_k0_zts6mmstv228_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_8_q = i_unnamed_k0_zts6mmstv228_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv228_im0_cma(CHAINMULTADD,1741)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena1 = i_unnamed_k0_zts6mmstv228_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena2 = i_unnamed_k0_zts6mmstv228_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im0_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv228_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im0_cma_ena2, i_unnamed_k0_zts6mmstv228_im0_cma_ena1, i_unnamed_k0_zts6mmstv228_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im0_cma_reset, i_unnamed_k0_zts6mmstv228_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_6(BITSHIFT,1570)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_6_qint = { i_unnamed_k0_zts6mmstv228_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_6_q = i_unnamed_k0_zts6mmstv228_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv228_im13_cma(CHAINMULTADD,1742)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena1 = i_unnamed_k0_zts6mmstv228_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena2 = i_unnamed_k0_zts6mmstv228_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im13_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv228_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im13_cma_ena2, i_unnamed_k0_zts6mmstv228_im13_cma_ena1, i_unnamed_k0_zts6mmstv228_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im13_cma_reset, i_unnamed_k0_zts6mmstv228_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv228_im30_cma(CHAINMULTADD,1743)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena1 = i_unnamed_k0_zts6mmstv228_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena2 = i_unnamed_k0_zts6mmstv228_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im30_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv228_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im30_cma_ena2, i_unnamed_k0_zts6mmstv228_im30_cma_ena1, i_unnamed_k0_zts6mmstv228_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im30_cma_reset, i_unnamed_k0_zts6mmstv228_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_5(BITSHIFT,1569)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_5_qint = { i_unnamed_k0_zts6mmstv228_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_5_q = i_unnamed_k0_zts6mmstv228_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv228_sums_join_7(BITJOIN,1571)@68
    assign i_unnamed_k0_zts6mmstv228_sums_join_7_q = {i_unnamed_k0_zts6mmstv228_sums_align_6_q, i_unnamed_k0_zts6mmstv228_im13_cma_q, i_unnamed_k0_zts6mmstv228_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv228_sums_result_add_0_1(ADD,1575)@68 + 1
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv228_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv228_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv228_ma8_cma(CHAINMULTADD,1758)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma8_cma_ena2, i_unnamed_k0_zts6mmstv228_ma8_cma_ena1, i_unnamed_k0_zts6mmstv228_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma8_cma_reset, i_unnamed_k0_zts6mmstv228_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_3(BITSHIFT,1567)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_3_qint = { i_unnamed_k0_zts6mmstv228_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_3_q = i_unnamed_k0_zts6mmstv228_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv228_ma33_cma(CHAINMULTADD,1761)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma33_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma33_cma_ena2, i_unnamed_k0_zts6mmstv228_ma33_cma_ena1, i_unnamed_k0_zts6mmstv228_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma33_cma_reset, i_unnamed_k0_zts6mmstv228_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_2(BITSHIFT,1566)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_2_qint = { i_unnamed_k0_zts6mmstv228_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_2_q = i_unnamed_k0_zts6mmstv228_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv228_sums_join_4(BITJOIN,1568)@68
    assign i_unnamed_k0_zts6mmstv228_sums_join_4_q = {i_unnamed_k0_zts6mmstv228_sums_align_3_q, i_unnamed_k0_zts6mmstv228_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv228_ma3_cma(CHAINMULTADD,1757)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma3_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv228_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma3_cma_ena2, i_unnamed_k0_zts6mmstv228_ma3_cma_ena1, i_unnamed_k0_zts6mmstv228_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma3_cma_reset, i_unnamed_k0_zts6mmstv228_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_0(BITSHIFT,1564)@68
    assign i_unnamed_k0_zts6mmstv228_sums_align_0_qint = { i_unnamed_k0_zts6mmstv228_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_0_q = i_unnamed_k0_zts6mmstv228_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv228_ma25_cma(CHAINMULTADD,1760)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma25_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma25_cma_ena2, i_unnamed_k0_zts6mmstv228_ma25_cma_ena1, i_unnamed_k0_zts6mmstv228_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma25_cma_reset, i_unnamed_k0_zts6mmstv228_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_im38_cma(CHAINMULTADD,1744)@65 + 3
    assign i_unnamed_k0_zts6mmstv228_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena1 = i_unnamed_k0_zts6mmstv228_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena2 = i_unnamed_k0_zts6mmstv228_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im38_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv228_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im38_cma_ena2, i_unnamed_k0_zts6mmstv228_im38_cma_ena1, i_unnamed_k0_zts6mmstv228_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im38_cma_reset, i_unnamed_k0_zts6mmstv228_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv228_sums_join_1(BITJOIN,1565)@68
    assign i_unnamed_k0_zts6mmstv228_sums_join_1_q = {i_unnamed_k0_zts6mmstv228_sums_align_0_q, i_unnamed_k0_zts6mmstv228_ma25_cma_q, i_unnamed_k0_zts6mmstv228_im38_cma_q};

    // i_unnamed_k0_zts6mmstv228_sums_result_add_0_0(ADD,1574)@68 + 1
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv228_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv228_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv228_sums_result_add_1_0(ADD,1576)@69
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x(BITSELECT,343)@69
    assign bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in = i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in[63:0];

    // redist173_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1(DELAY,1958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist173_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist173_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b);
        end
    end

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_notEnable(LOGICAL,2268)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_notEnable_q = $unsigned(~ (VCC_q));

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_nor(LOGICAL,2269)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_nor_q = ~ (redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_notEnable_q | redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena_q);

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_last(CONSTANT,2265)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_last_q = $unsigned(8'b01000000);

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp(LOGICAL,2266)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_b = {1'b0, redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_q};
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_q = $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_last_q == redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_b ? 1'b1 : 1'b0);

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmpReg(REG,2267)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmpReg_q <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmp_q);
        end
    end

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena(REG,2270)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_nor_q == 1'b1)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena_q <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_cmpReg_q);
        end
    end

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_enaAnd(LOGICAL,2271)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_enaAnd_q = redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_sticky_ena_q & VCC_q;

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt(COUNTER,2263)
    // low=0, high=65, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i <= 7'd0;
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i == 7'd64)
            begin
                redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_eq <= 1'b0;
            end
            if (redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_eq == 1'b1)
            begin
                redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i) + $unsigned(7'd63);
            end
            else
            begin
                redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_q = redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_i[6:0];

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_wraddr(REG,2264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_wraddr_q <= $unsigned(7'b1000001);
        end
        else
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_wraddr_q <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_q);
        end
    end

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem(DUALMEM,2262)
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ia = $unsigned(i_unnamed_k0_zts6mmstv222_vt_join_q);
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_aa = redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_wraddr_q;
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ab = redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_rdcnt_q;
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(7),
        .numwords_a(66),
        .width_b(64),
        .widthad_b(7),
        .numwords_b(66),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_dmem (
        .clocken1(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_reset0),
        .clock1(clock),
        .address_a(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_aa),
        .data_a(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_ab),
        .q_b(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_q = redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_iq[63:0];

    // redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_outputreg0(DELAY,2261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_outputreg0_q <= '0;
        end
        else
        begin
            redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_outputreg0_q <= $unsigned(redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_mem_q);
        end
    end

    // i_decomposed973_k0_zts6mmstv229(SUB,119)@70
    assign i_decomposed973_k0_zts6mmstv229_a = {1'b0, redist175_i_unnamed_k0_zts6mmstv222_vt_join_q_68_outputreg0_q};
    assign i_decomposed973_k0_zts6mmstv229_b = {1'b0, redist173_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q};
    assign i_decomposed973_k0_zts6mmstv229_o = $unsigned(i_decomposed973_k0_zts6mmstv229_a) - $unsigned(i_decomposed973_k0_zts6mmstv229_b);
    assign i_decomposed973_k0_zts6mmstv229_q = i_decomposed973_k0_zts6mmstv229_o[64:0];

    // bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x(BITSELECT,339)@70
    assign bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b = $unsigned(i_decomposed973_k0_zts6mmstv229_q[63:0]);

    // redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2(DELAY,1959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_delay_0 <= '0;
            redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q <= '0;
        end
        else
        begin
            redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_delay_0 <= $unsigned(bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b);
            redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q <= redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_delay_0;
        end
    end

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_notEnable(LOGICAL,2121)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_nor(LOGICAL,2122)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_nor_q = ~ (redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_notEnable_q | redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena_q);

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_last(CONSTANT,2118)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_last_q = $unsigned(3'b011);

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmp(LOGICAL,2119)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmp_q = $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_last_q == redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmpReg(REG,2120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmpReg_q <= $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmp_q);
        end
    end

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena(REG,2123)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_nor_q == 1'b1)
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena_q <= $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_cmpReg_q);
        end
    end

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_enaAnd(LOGICAL,2124)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_enaAnd_q = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_sticky_ena_q & VCC_q;

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt(COUNTER,2116)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i <= 3'd0;
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i == 3'd3)
            begin
                redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_eq <= 1'b0;
            end
            if (redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_eq == 1'b1)
            begin
                redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i <= $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i <= $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_q = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_i[2:0];

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_wraddr(REG,2117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_wraddr_q <= $unsigned(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_q);
        end
    end

    // redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem(DUALMEM,2115)
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ia = $unsigned(redist61_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_1_q);
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_aa = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_wraddr_q;
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ab = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_rdcnt_q;
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_dmem (
        .clocken1(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_reset0),
        .clock1(clock),
        .address_a(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_aa),
        .data_a(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_ab),
        .q_b(redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_q = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_iq[63:0];

    // redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44(DELAY,2076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_delay_0 <= '0;
            redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_q <= '0;
        end
        else
        begin
            redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_delay_0 <= $unsigned(redist290_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_42_q);
            redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_q <= redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_delay_0;
        end
    end

    // redist294_i_first_cleanup_xor_k0_zts6mmstv28_q_16(DELAY,2079)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist294_i_first_cleanup_xor_k0_zts6mmstv28_q_16 ( .xin(i_first_cleanup_xor_k0_zts6mmstv28_q), .xout(redist294_i_first_cleanup_xor_k0_zts6mmstv28_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sync_out_aunroll_x(GPOUT,381)@72
    assign out_c0_exi33_0_tpl = GND_q;
    assign out_c0_exi33_1_tpl = redist294_i_first_cleanup_xor_k0_zts6mmstv28_q_16_q;
    assign out_c0_exi33_2_tpl = redist291_i_llvm_fpga_pipeline_keep_going_k0_zts6mmstv210_out_data_out_44_q;
    assign out_c0_exi33_3_tpl = redist62_resFinalIntDiv_uid1412_i_unnamed_k0_zts6mmstv225_q_7_mem_q;
    assign out_c0_exi33_4_tpl = redist174_bgTrunc_i_decomposed973_k0_zts6mmstv229_sel_x_b_2_q;
    assign out_c0_exi33_5_tpl = i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_0_k0_zts6mmstv252_vt_join_q;
    assign out_c0_exi33_6_tpl = i_unnamed_k0_zts6mmstv260_vt_join_q;
    assign out_c0_exi33_7_tpl = i_unnamed_k0_zts6mmstv266_vt_join_q;
    assign out_c0_exi33_8_tpl = i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_1_k0_zts6mmstv274_vt_join_q;
    assign out_c0_exi33_9_tpl = i_unnamed_k0_zts6mmstv279_vt_join_q;
    assign out_c0_exi33_10_tpl = i_unnamed_k0_zts6mmstv282_vt_join_q;
    assign out_c0_exi33_11_tpl = i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv288_vt_join_q;
    assign out_c0_exi33_12_tpl = i_unnamed_k0_zts6mmstv293_vt_join_q;
    assign out_c0_exi33_13_tpl = i_unnamed_k0_zts6mmstv296_vt_join_q;
    assign out_c0_exi33_14_tpl = i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_3_k0_zts6mmstv2100_vt_join_q;
    assign out_c0_exi33_15_tpl = i_unnamed_k0_zts6mmstv2103_vt_join_q;
    assign out_c0_exi33_16_tpl = i_unnamed_k0_zts6mmstv2106_vt_join_q;
    assign out_c0_exi33_17_tpl = redist176_i_masked_k0_zts6mmstv2117_q_16_q;
    assign out_c0_exi33_18_tpl = redist279_i_llvm_fpga_pop_i1_forked4849_pop19_k0_zts6mmstv2118_out_data_out_6_q;
    assign out_c0_exi33_19_tpl = redist197_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i50_pop20_k0_zts6mmstv2120_out_data_out_29_q;
    assign out_c0_exi33_20_tpl = redist202_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i51_pop21_k0_zts6mmstv2122_out_data_out_29_q;
    assign out_c0_exi33_21_tpl = redist206_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i52_pop22_k0_zts6mmstv2124_out_data_out_29_mem_q;
    assign out_c0_exi33_22_tpl = redist195_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i7653_pop23_k0_zts6mmstv2126_out_data_out_29_mem_q;
    assign out_c0_exi33_23_tpl = redist200_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i7454_pop24_k0_zts6mmstv2128_out_data_out_29_mem_q;
    assign out_c0_exi33_24_tpl = redist205_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i7155_pop25_k0_zts6mmstv2130_out_data_out_29_mem_q;
    assign out_c0_exi33_25_tpl = redist287_i_llvm_fpga_pop_f32_pop32_k0_zts6mmstv2132_out_data_out_70_mem_q;
    assign out_c0_exi33_26_tpl = redist182_i_llvm_fpga_pop_p1024f32_pop33_k0_zts6mmstv2134_out_data_out_70_mem_q;
    assign out_c0_exi33_27_tpl = redist285_i_llvm_fpga_pop_f32_pop36_k0_zts6mmstv2136_out_data_out_70_mem_q;
    assign out_c0_exi33_28_tpl = redist180_i_llvm_fpga_pop_p1024f32_pop37_k0_zts6mmstv2138_out_data_out_70_mem_q;
    assign out_c0_exi33_29_tpl = redist283_i_llvm_fpga_pop_f32_pop40_k0_zts6mmstv2140_out_data_out_70_mem_q;
    assign out_c0_exi33_30_tpl = redist178_i_llvm_fpga_pop_p1024f32_pop41_k0_zts6mmstv2142_out_data_out_70_mem_q;
    assign out_c0_exi33_31_tpl = redist281_i_llvm_fpga_pop_i1_exitcond365_pop44_k0_zts6mmstv2144_out_data_out_70_q;
    assign out_c0_exi33_32_tpl = redist277_i_llvm_fpga_pop_i1_notcmp4366_pop45_k0_zts6mmstv2146_out_data_out_70_q;
    assign out_c0_exi33_33_tpl = redist132_sync_together311_aunroll_x_in_c0_eni28_1_tpl_71_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k0_ZTS6MMstv227 = GND_q;

endmodule
