=====
SETUP
-14.225
17.430
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_2_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
14.370
14.940
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
14.942
15.459
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
15.712
16.261
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
16.262
16.633
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.881
17.430
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
17.430
=====
SETUP
-13.850
17.054
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_0_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
13.854
14.403
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
14.405
14.858
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
15.111
15.573
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
15.575
16.092
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
16.505
17.054
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
17.054
=====
SETUP
-13.552
16.756
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_1_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
13.476
14.046
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
14.049
14.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
14.793
15.363
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
15.364
15.735
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
15.744
16.206
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
16.207
16.756
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
16.756
=====
SETUP
-12.084
15.288
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_7_s2
12.470
12.841
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
15.288
=====
SETUP
-12.018
15.222
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_1_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
15.222
=====
SETUP
-11.978
15.182
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_3_s2
12.393
12.910
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
15.182
=====
SETUP
-11.883
15.087
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_5_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
15.087
=====
SETUP
-11.785
14.989
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_2_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
14.989
=====
SETUP
-11.761
14.965
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_0_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
14.965
=====
SETUP
-11.720
14.925
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_7_s2
12.470
12.841
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
14.925
=====
SETUP
-11.506
14.710
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_6_s2
12.227
12.680
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
14.710
=====
SETUP
-11.482
14.686
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_2_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
14.686
=====
SETUP
-11.437
14.641
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_0_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
14.641
=====
SETUP
-11.312
14.516
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_6_s2
12.227
12.680
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
14.516
=====
SETUP
-11.290
14.494
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_1_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
14.494
=====
SETUP
-11.084
14.288
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_1_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
14.288
=====
SETUP
-11.069
14.273
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_4_s2
12.227
12.680
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
14.273
=====
SETUP
-11.037
14.241
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_2_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
14.241
=====
SETUP
-11.022
14.226
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_3_s2
12.393
12.910
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
14.226
=====
SETUP
-10.810
14.014
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_4_s2
12.227
12.680
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
14.014
=====
SETUP
-10.787
13.991
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_6_s2
12.227
12.680
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
13.991
=====
SETUP
-10.775
13.979
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_3_s2
12.393
12.910
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
13.979
=====
SETUP
-10.739
13.944
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_5_s2
12.227
12.598
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
13.944
=====
SETUP
-10.643
13.847
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_0_s2
12.393
12.948
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
13.847
=====
SETUP
-10.624
13.828
3.204
cnt_ver_10_s0
6.403
6.635
tp0_vs_in_s3
8.113
8.668
n257_s47
9.357
9.810
data_out_controlled_7_s2
12.470
12.841
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
13.828
=====
HOLD
-2.074
3.615
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.615
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.319
5.973
5.653
u_loader/wr_ptr_3_s1
5.643
5.844
u_loader/mem_mem_2_1_s
5.973
=====
HOLD
0.322
5.975
5.653
u_loader/fifo_din_5_s0
5.643
5.844
u_loader/mem_mem_4_1_s
5.975
=====
HOLD
0.326
5.979
5.653
u_loader/wr_ptr_2_s1
5.643
5.844
u_loader/mem_mem_2_1_s
5.979
=====
HOLD
0.327
5.981
5.653
u_loader/fifo_din_4_s0
5.643
5.844
u_loader/mem_mem_4_1_s
5.981
=====
HOLD
0.329
5.983
5.653
u_loader/wr_ptr_1_s1
5.643
5.844
u_loader/mem_mem_2_1_s
5.983
=====
HOLD
0.330
5.983
5.653
u_loader/fifo_din_7_s0
5.643
5.844
u_loader/mem_mem_8_1_s
5.983
=====
HOLD
0.351
6.244
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
6.244
=====
HOLD
0.363
6.125
5.761
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.125
=====
HOLD
0.364
6.126
5.761
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.126
=====
HOLD
0.364
6.652
6.287
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/address_counter_8_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
6.652
=====
HOLD
0.366
6.127
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_15
6.127
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_47_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.267
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_45_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
6.267
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s
6.267
=====
HOLD
0.381
6.142
5.761
u_loader/prom_addr_5_s1
5.643
5.845
u_loader/u_prom/prom_inst_15
6.142
=====
HOLD
0.382
6.144
5.761
u_loader/prom_addr_13_s1
5.643
5.845
u_loader/u_prom/prom_inst_15
6.144
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n551_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n546_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n423_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n418_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n563_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n563_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.169
6.371
gw_gao_inst_0/u_la0_top/n562_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.606
