* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Feb 28 2020 19:07:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_43
T_7_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.bitmap_pmux_1_1_0_0
T_5_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g3_4
T_4_10_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.w_data_3
T_4_10_wire_logic_cluster/lc_2/out
T_3_9_lc_trk_g3_2
T_3_9_wire_bram/ram/WDATA_6

End 

Net : uu2.mem0.un1_segment3_1_0
T_6_10_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_39
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_5
T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_11_sp4_h_l_5
T_6_11_lc_trk_g3_5
T_6_11_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.segment3_m_6
T_7_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.N_290_0_i_0
T_6_11_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_7_10_sp4_v_t_43
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_47
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_42
T_3_10_sp4_h_l_1
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_2
T_8_7_sp4_v_t_39
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_2
T_8_7_sp4_v_t_39
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un1_segment1_0
T_8_11_wire_logic_cluster/lc_7/out
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g2_3
T_7_11_input_2_5
T_7_11_wire_logic_cluster/lc_5/in_2

T_8_11_wire_logic_cluster/lc_7/out
T_6_11_sp4_h_l_11
T_5_11_lc_trk_g0_3
T_5_11_input_2_7
T_5_11_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_46
T_5_10_sp4_h_l_5
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_46
T_5_10_sp4_h_l_5
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_6_11_sp4_h_l_11
T_5_11_lc_trk_g0_3
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

T_8_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_46
T_5_10_sp4_h_l_5
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.w_addr_displaying_RNI362A1Z0Z_3
T_5_12_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.un1_w_addr_displaying_inv_4_0
T_6_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g3_3
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g3_3
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displaying_5_repZ0Z1
T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_5/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_7_11_sp4_h_l_8
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_36
T_6_9_sp4_h_l_1
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.Z_decfrac106_6
T_9_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_7
T_6_8_sp4_v_t_42
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_7
T_6_8_sp4_v_t_42
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_7_8_sp4_v_t_45
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_10_lc_trk_g1_2
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un1_w_addr_displaying_46_1
T_9_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.segment2_m_5
T_9_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_8
T_9_10_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_8
T_6_11_lc_trk_g0_5
T_6_11_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_43
T_6_12_sp4_h_l_11
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_7/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_7
T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_sp4_v_t_46
T_6_7_sp4_h_l_4
T_5_7_sp4_v_t_47
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_sp4_v_t_46
T_5_9_lc_trk_g2_3
T_5_9_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.N_315_1
T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_6_12_sp4_h_l_2
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_6/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_7_9_sp4_h_l_9
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_6
T_7_9_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_40
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_37
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_8_9_sp4_h_l_8
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g2_4
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displaying_6_repZ0Z1
T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g3_0
T_9_8_input_2_5
T_9_8_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_40
T_5_10_sp4_h_l_10
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.w_addr_displaying_RNI8U3D2Z0Z_0
T_9_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_7
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un1_w_addr_displaying_38_1
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_48
T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.un1_segment3_1_1
T_5_11_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_20
T_5_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un1_segment3_m4_ns_1
T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.N_292
T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un1_segment3_m4
T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_input_2_7
T_5_10_wire_logic_cluster/lc_7/in_2

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displaying_4_rep1_RNIMMRIAZ0
T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displaying_4_repZ0Z1
T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_37
T_8_13_lc_trk_g2_5
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_6_10_sp4_h_l_0
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_4/out
T_8_8_sp4_h_l_0
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_37
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_6_10_sp4_h_l_0
T_2_10_sp4_h_l_0
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.w_data_1
T_4_9_wire_logic_cluster/lc_5/out
T_3_9_lc_trk_g2_5
T_3_9_wire_bram/ram/WDATA_2

End 

Net : uu2.mem0.un1_segment3_0
T_5_10_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_42_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un1_segment1_iv_0_cascade_
T_8_11_wire_logic_cluster/lc_6/ltout
T_8_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.N_7_0_cascade_
T_4_9_wire_logic_cluster/lc_4/ltout
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_54
T_7_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.un1_segment3_1_2
T_6_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_2_repZ0Z1
T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_8_10_lc_trk_g0_0
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_38
T_6_10_sp4_h_l_9
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_38
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.w_addr_displaying_fast_RNIFU9M8Z0Z_8
T_8_12_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.N_299_0
T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.un1_segment4_sn_N_38_0
T_9_10_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_40
T_8_12_lc_trk_g3_0
T_8_12_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.w_addr_displaying_4_rep2_RNI4S6JZ0
T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displaying_3_repZ0Z1
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_44
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_44
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_36
T_6_11_sp4_h_l_6
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g2_6
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_44
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_9
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_9
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_displaying_0_repZ0Z1
T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_47
T_6_12_sp4_h_l_3
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_47
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_4_10_sp4_h_l_1
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.w_addr_displaying_4_repZ0Z2
T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_42
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_2
T_7_10_lc_trk_g0_2
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_2
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_53_cascade_
T_6_10_wire_logic_cluster/lc_0/ltout
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displaying_7_repZ0Z1
T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_47
T_8_12_sp4_v_t_47
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_47
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_47
T_8_12_sp4_v_t_47
T_8_13_lc_trk_g3_7
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_sp4_h_l_3
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_sp4_h_l_3
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_7_11_lc_trk_g0_6
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g2_7
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.segment3_m_2_6_cascade_
T_7_12_wire_logic_cluster/lc_3/ltout
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_segment4_sn_N_39_0
T_8_9_wire_logic_cluster/lc_7/out
T_7_9_sp4_h_l_6
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un1_segment4_sn_N_61
T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_2
T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_38
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g0_7
T_8_10_input_2_7
T_8_10_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_47_cascade_
T_5_11_wire_logic_cluster/lc_3/ltout
T_5_11_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displaying_fastZ0Z_3
T_8_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_2
T_8_10_lc_trk_g2_2
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_42
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_2
T_3_10_sp4_h_l_5
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_2
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.segment3_m_1
T_9_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un1_w_addr_displaying_38_1_cascade_
T_9_11_wire_logic_cluster/lc_6/ltout
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displaying_fast_RNID5QHZ0Z_5
T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_8_repZ0Z1
T_7_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_10_9_sp4_h_l_2
T_9_9_lc_trk_g0_2
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_5_9_sp4_v_t_39
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.N_49_cascade_
T_6_9_wire_logic_cluster/lc_1/ltout
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_93
T_5_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_displaying_fast_RNIN0TSZ0Z_4
T_8_10_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_41
T_5_8_sp4_h_l_10
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.un1_w_addr_displaying_46_1_cascade_
T_9_11_wire_logic_cluster/lc_4/ltout
T_9_11_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.w_addr_displaying_fast_RNIPN54Z0Z_8_cascade_
T_6_11_wire_logic_cluster/lc_2/ltout
T_6_11_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_displaying_fast_RNIEDBMZ0Z_7_cascade_
T_9_10_wire_logic_cluster/lc_3/ltout
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displayingZ0Z_7
T_8_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_47
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_47
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_47
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_47
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_47
T_6_11_sp4_h_l_3
T_2_11_sp4_h_l_3
T_1_11_lc_trk_g0_3
T_1_11_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displaying_fast_RNIV5694Z0Z_2
T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_289_cascade_
T_8_12_wire_logic_cluster/lc_6/ltout
T_8_12_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un1_segment4_9_ns_1
T_7_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.N_14
T_5_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_59
T_9_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_5
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.N_813_0
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.N_18
T_5_10_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displayingZ0Z_4
T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_2
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_41
T_8_8_sp4_h_l_9
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_6_12_lc_trk_g3_4
T_6_12_input_2_7
T_6_12_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_41
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_41
T_4_12_sp4_h_l_4
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.un19_w_addr_userZ0Z_0
T_2_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_6/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_6/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_3_7_sp4_v_t_45
T_4_11_sp4_h_l_2
T_7_11_sp4_v_t_39
T_7_13_lc_trk_g2_2
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_0
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_3_7_sp4_v_t_45
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_0/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_3_7_sp4_v_t_45
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_0
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_0
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_3_7_sp4_v_t_45
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_4/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_0/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_4_10_lc_trk_g0_6
T_4_10_input_2_2
T_4_10_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_1/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_input_2_6
T_2_9_wire_logic_cluster/lc_6/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.un21_w_addr_displaying_i
T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_11_sp4_v_t_46
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_11_sp4_h_l_9
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_11_sp4_v_t_46
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_8_11_sp4_v_t_40
T_7_13_lc_trk_g0_5
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_7_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_7_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_11_lc_trk_g1_0
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_input_2_5
T_9_10_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_40
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un1_w_user_crZ0Z_5
T_2_9_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g0_1
T_2_8_wire_logic_cluster/lc_6/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g0_1
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un1_w_user_cr_5Z0Z_1
T_2_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT_rx_data_1
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_sp4_h_l_11
T_0_8_span4_horz_11
T_2_8_lc_trk_g2_3
T_2_8_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_47
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_47
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.w_addr_displaying_RNILB202Z0Z_4
T_8_10_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_7
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_10
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_7
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_10
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_10
T_3_10_sp4_h_l_6
T_5_10_lc_trk_g2_3
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un1_w_addr_displaying_inv_2
T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un1_segment4_sn_N_38_0_0
T_6_12_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_42
T_7_11_lc_trk_g3_2
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.N_315_1_0
T_7_9_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_44
T_6_12_lc_trk_g2_1
T_6_12_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.g0_i_o4_3_cascade_
T_6_9_wire_logic_cluster/lc_3/ltout
T_6_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displaying_RNI18582Z0Z_8
T_7_13_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_43
T_7_7_sp4_v_t_44
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.g0_i_o4_0_1
T_6_8_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_34
T_5_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g1_0
T_5_10_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_4
T_7_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT_rx_data_3
T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp12_v_t_22
T_2_8_lc_trk_g3_6
T_2_8_input_2_3
T_2_8_wire_logic_cluster/lc_3/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp12_v_t_22
T_2_8_lc_trk_g3_6
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_3_7_sp4_h_l_7
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_3_7_sp4_h_l_7
T_5_7_lc_trk_g2_2
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.un1_segment3_m2_1
T_5_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displaying_fast_RNI0OT22Z0Z_4
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.w_addr_displaying_fast_RNI2VHCZ0Z_4
T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.N_5_0
T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_9
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displaying_4_rep1_RNIAVDBZ0Z_0
T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT_dspStr_cnt_2
T_1_8_wire_logic_cluster/lc_2/out
T_0_8_span12_horz_11
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_5/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_2/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_6/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_0/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_0_8_span12_horz_11
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g3_2
T_2_7_input_2_5
T_2_7_wire_logic_cluster/lc_5/in_2

T_1_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_1/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un1_w_user_lf_3Z0Z_1
T_5_8_wire_logic_cluster/lc_0/out
T_2_8_sp12_h_l_0
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.un1_w_user_lf_0
T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.un1_w_user_lfZ0Z_3
T_2_8_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.w_addr_user_RNIKHHELZ0Z_2
T_1_9_wire_logic_cluster/lc_0/out
T_0_9_span4_horz_21
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_0_9_span4_horz_21
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_0_9_span4_horz_21
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_0_9_span4_horz_21
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_0_9_span4_horz_21
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_1_7_sp4_v_t_45
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_1_7_sp4_v_t_45
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_1_7_sp4_v_t_45
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_9_wire_logic_cluster/lc_0/out
T_1_7_sp4_v_t_45
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT_dspStr_cnt_1
T_1_8_wire_logic_cluster/lc_1/out
T_0_8_span12_horz_9
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_3/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_0/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g1_1
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_1_8_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_4/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_0_8_span12_horz_9
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_4/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.segment1_m_0_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.N_92
T_8_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_36
T_5_9_sp4_h_l_7
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displayingZ0Z_3
T_6_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_6/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_6_7_sp4_v_t_40
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_6_7_sp4_v_t_40
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_3/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_6_7_sp4_v_t_40
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_7/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_7_11_sp4_h_l_9
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_5/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.w_addr_displaying_fast_RNIKFIEZ0Z_6
T_8_13_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.un1_segment3_m2_2
T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_0
T_9_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_10
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_39
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT_dspStr_un29_dOut_0
T_1_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.un1_w_user_lfZ0Z_1
T_2_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displaying_fast_RNI6N2KZ0Z_5_cascade_
T_8_9_wire_logic_cluster/lc_6/ltout
T_8_9_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_286
T_7_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.un1_segment4_8_ns_1_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un1_w_addr_displaying_19_cascade_
T_6_11_wire_logic_cluster/lc_6/ltout
T_6_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_290_0_i_0_cascade_
T_6_11_wire_logic_cluster/lc_5/ltout
T_6_11_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT_dspStr_cnt_3
T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_7/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_1_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_1/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_0/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_4/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_13
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_5/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.w_addr_displayingZ0Z_0
T_9_12_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_41
T_7_13_sp4_h_l_9
T_3_13_sp4_h_l_5
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_41
T_7_13_sp4_h_l_9
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_41
T_7_13_sp4_h_l_9
T_6_9_sp4_v_t_39
T_3_9_sp4_h_l_2
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_0/out
T_6_12_sp12_h_l_0
T_5_0_span12_vert_23
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_8
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_4/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_41
T_7_13_sp4_h_l_9
T_6_9_sp4_v_t_39
T_3_9_sp4_h_l_2
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_6/in_3

T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_8
T_5_10_sp4_v_t_45
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_8
T_5_10_sp4_v_t_45
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_41
T_7_13_sp4_h_l_9
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_8
T_7_10_lc_trk_g3_0
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

T_9_12_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.un1_w_addr_displaying_35_0_cascade_
T_9_9_wire_logic_cluster/lc_0/ltout
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.un1_segment3_m2_0
T_5_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.w_addr_displaying_fast_RNI0OT22Z0Z_4_cascade_
T_5_10_wire_logic_cluster/lc_1/ltout
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_58
T_9_9_wire_logic_cluster/lc_2/out
T_4_9_sp12_h_l_0
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.N_813_0_cascade_
T_9_9_wire_logic_cluster/lc_1/ltout
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un27_w_addr_user_0
T_2_8_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.rx_data_0
T_2_6_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_45
T_2_8_sp4_v_t_46
T_2_9_lc_trk_g2_6
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_45
T_2_8_sp4_v_t_45
T_1_9_lc_trk_g3_5
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_3_7_sp4_h_l_11
T_6_7_sp4_v_t_46
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_3_7_sp4_h_l_11
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_3_7_sp4_h_l_11
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT_L3_tx_data_2_0_cascade_
T_2_9_wire_logic_cluster/lc_0/ltout
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displaying_fast_RNIQD7R4Z0Z_5
T_9_9_wire_logic_cluster/lc_5/out
T_7_9_sp4_h_l_7
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.un1_segment3_m0
T_9_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un1_segment3_m4_s_2
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.un1_segment3_m4_s_2_1
T_9_9_wire_logic_cluster/lc_3/out
T_10_9_sp4_h_l_6
T_6_9_sp4_h_l_9
T_6_9_lc_trk_g0_4
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.w_addr_displaying_fast_RNI2VHCZ0Z_4_cascade_
T_8_10_wire_logic_cluster/lc_0/ltout
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un1_w_user_lfZ0Z_4
T_1_7_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_47
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : L3_tx_data_2
T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_1/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_6/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_37
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un1_segment4_sn_N_58_0
T_6_10_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.un1_segment4_sn_N_36_mux_0_cascade_
T_7_11_wire_logic_cluster/lc_0/ltout
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.N_2150_0
T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.g2_1_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.N_280
T_9_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.rx_dataZ0Z_2
T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_29
T_3_7_sp4_h_l_1
T_6_7_sp4_v_t_43
T_6_8_lc_trk_g3_3
T_6_8_input_2_4
T_6_8_wire_logic_cluster/lc_4/in_2

T_1_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_29
T_3_7_sp4_h_l_1
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_2_7_sp12_h_l_0
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.N_5_cascade_
T_5_10_wire_logic_cluster/lc_3/ltout
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_w_user_cr_0_0
T_1_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT_dspStr_un29_dOut_0_cascade_
T_1_7_wire_logic_cluster/lc_5/ltout
T_1_7_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un1_w_user_crZ0Z_2
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un1_w_user_crZ0Z_2_cascade_
T_2_8_wire_logic_cluster/lc_5/ltout
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_displaying_5_rep1_RNI3HMTZ0_cascade_
T_8_9_wire_logic_cluster/lc_2/ltout
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un1_segment3_m5
T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_9_sp4_v_t_38
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_38
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_5_10_sp4_h_l_4
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_38
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_9_sp4_v_t_38
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_5_10_sp4_h_l_4
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.g0_i_o4_0_a8_3_1
T_8_8_wire_logic_cluster/lc_2/out
T_6_8_sp4_h_l_1
T_6_8_lc_trk_g1_4
T_6_8_input_2_1
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.g2_0
T_4_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.bitmap_pmux_1_1_a8_1_1_cascade_
T_4_10_wire_logic_cluster/lc_5/ltout
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.bitmap_pmux_1_1_1_tz_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displaying_RNI8NHB1Z0Z_2_cascade_
T_7_13_wire_logic_cluster/lc_6/ltout
T_7_13_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displayingZ0Z_1
T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_6_13_sp4_h_l_1
T_8_13_lc_trk_g2_4
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_5_13_lc_trk_g0_7
T_5_13_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_47
T_6_10_sp4_h_l_10
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_6_13_sp4_h_l_1
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_6_13_sp4_h_l_1
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_39
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_47
T_6_10_sp4_h_l_10
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_4/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_2_9_sp4_h_l_7
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_6_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_47
T_6_10_sp4_h_l_10
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/in_1

T_4_11_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_42
T_6_13_sp4_h_l_1
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.N_1
T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_11
T_4_10_lc_trk_g0_3
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT_L3_tx_data_0_6
T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.N_94
T_7_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g3_0
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un27_w_addr_user_i
T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_1/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_2/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_6/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_0/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_4/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_1/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : L3_tx_data_7
T_2_7_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_4_rep2_RNI75VMZ0
T_8_10_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.w_data_1_0_0_3
T_4_11_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_37
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT_rx_data_6
T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_38
T_2_8_lc_trk_g0_6
T_2_8_input_2_4
T_2_8_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_0_6_span12_horz_10
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_0_6_span12_horz_10
T_6_6_lc_trk_g1_6
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.Z_decfrac106
T_5_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_39
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_39
T_4_9_lc_trk_g0_2
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_5_11_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_39
T_4_9_lc_trk_g0_2
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

T_5_11_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_39
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.Z_decfrac106_2
T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_5_11_lc_trk_g3_0
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT_rx_data_4
T_2_6_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_10
T_6_6_sp4_v_t_38
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_0_span12_vert_21
T_2_9_lc_trk_g2_5
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_10
T_6_6_sp4_v_t_38
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT_rx_data_7
T_2_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g1_4
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.G_14_0_1
T_5_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.w_addr_displayingZ0Z_8
T_8_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_38
T_8_11_sp4_v_t_43
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_38
T_5_11_sp4_h_l_8
T_7_11_lc_trk_g2_5
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_8_sp4_v_t_44
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_8_sp4_v_t_44
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_38
T_8_11_sp4_v_t_43
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_8_sp4_v_t_44
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_8_sp4_v_t_44
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_38
T_8_11_sp4_v_t_43
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_8_sp4_v_t_44
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_47
T_6_9_sp4_h_l_10
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT_rx_data_5
T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_44
T_3_7_sp4_h_l_9
T_5_7_lc_trk_g2_4
T_5_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.w_data_0
T_4_9_wire_logic_cluster/lc_0/out
T_3_9_lc_trk_g3_0
T_3_9_wire_bram/ram/WDATA_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_17
T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g1_2
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.w_addr_displaying_5_rep1_RNIVO2EZ0Z1
T_7_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.N_2159_0_cascade_
T_5_9_wire_logic_cluster/lc_6/ltout
T_5_9_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un1_w_addr_displaying_35_0
T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.N_10_0
T_8_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT_L3_tx_data_0_4_cascade_
T_1_7_wire_logic_cluster/lc_0/ltout
T_1_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un21_w_addr_displaying_i_cascade_
T_8_8_wire_logic_cluster/lc_6/ltout
T_8_8_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_326_0_cascade_
T_4_10_wire_logic_cluster/lc_3/ltout
T_4_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.bitmap_pmux_1_1_a8_0_1
T_4_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.G_14_0_a6_2_1
T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_0_9_span12_horz_11
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.bitmap_pmux_1_1_2_tz_1_0
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_input_2_1
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.bitmap_pmux_1_1_2_tz_0
T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.Z_decfrac105_7
T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_7
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_sp4_h_l_2
T_4_9_lc_trk_g0_7
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.Z_decfrac105_7_2
T_6_8_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un1_w_user_lf_0_cascade_
T_1_9_wire_logic_cluster/lc_5/ltout
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : L3_tx_data_3
T_2_8_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_5/in_0

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_5
T_5_8_sp4_v_t_47
T_4_11_lc_trk_g3_7
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.bitmap_pmux_1_1_1_tz
T_4_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.G_14_0_a6_0_cascade_
T_4_9_wire_logic_cluster/lc_3/ltout
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displayingZ0Z_2
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_2
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_2/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_7_5_sp4_v_t_47
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_4_9_sp4_h_l_10
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_42
T_7_8_sp4_v_t_47
T_4_8_sp4_h_l_10
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_4/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.w_addr_displayingZ0Z_6
T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_47
T_5_10_sp4_h_l_3
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_47
T_5_10_sp4_h_l_3
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_3_8_sp4_h_l_10
T_2_8_sp4_v_t_41
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.w_addr_displayingZ0Z_5
T_6_12_wire_logic_cluster/lc_5/out
T_6_5_sp12_v_t_22
T_6_8_lc_trk_g2_2
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_3_10_sp4_h_l_8
T_4_10_lc_trk_g2_0
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g0_5
T_6_12_input_2_3
T_6_12_wire_logic_cluster/lc_3/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_8_8_sp4_v_t_39
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_8_8_sp4_v_t_39
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_8_8_sp4_v_t_39
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_0/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.N_326_0
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.bitmap_pmux_1_1_2_tz_1_0_cascade_
T_7_13_wire_logic_cluster/lc_2/ltout
T_7_13_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.bitmap_pmux_1_1_2_tz_cascade_
T_7_13_wire_logic_cluster/lc_3/ltout
T_7_13_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.N_329_0_cascade_
T_5_9_wire_logic_cluster/lc_4/ltout
T_5_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_33
T_7_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_0
T_5_9_sp4_v_t_37
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.bitmap_pmux_1_1_3_tz_1_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmap_pmux_1_1_3_tz
T_7_10_wire_logic_cluster/lc_2/out
T_2_10_sp12_h_l_0
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_36
T_4_9_sp4_h_l_1
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_32_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmap_pmux_1_1_a8_1_2_0
T_4_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.w_data_4
T_4_9_wire_logic_cluster/lc_7/out
T_3_10_lc_trk_g0_7
T_3_10_wire_bram/ram/WDATA_8

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_18_cascade_
T_4_9_wire_logic_cluster/lc_6/ltout
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : L3_tx_data_0_cascade_
T_1_9_wire_logic_cluster/lc_4/ltout
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un1_segment3_s_0
T_6_12_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_43
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_3/in_1

T_6_12_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_43
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.w_data_5
T_4_9_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g0_1
T_3_10_wire_bram/ram/WDATA_10

End 

Net : uu2.g0_i_o4_0_a8_2_2_cascade_
T_7_9_wire_logic_cluster/lc_1/ltout
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT_di_Sones_3
T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_13_sp4_v_t_42
T_5_13_sp4_h_l_7
T_6_13_lc_trk_g3_7
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_39
T_6_10_sp4_h_l_2
T_6_10_lc_trk_g1_7
T_6_10_wire_logic_cluster/lc_7/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_39
T_6_10_sp4_h_l_2
T_6_10_lc_trk_g1_7
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_13_sp4_v_t_42
T_5_13_sp4_h_l_7
T_6_13_lc_trk_g3_7
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_39
T_9_6_sp4_v_t_39
T_8_7_lc_trk_g2_7
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_13_sp4_v_t_42
T_5_13_sp4_h_l_7
T_6_13_lc_trk_g3_7
T_6_13_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_9_sp4_v_t_46
T_5_9_sp4_h_l_5
T_9_9_sp4_h_l_5
T_9_9_lc_trk_g0_0
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_13_sp4_v_t_42
T_5_13_sp4_h_l_7
T_6_13_lc_trk_g3_7
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_9_sp4_v_t_46
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.un1_segment4_5_bmZ0
T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_6_11_lc_trk_g2_4
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT_dec0_un137_segmentUQ
T_6_10_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_36
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_36
T_7_7_sp4_h_l_6
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_36
T_7_11_sp4_h_l_1
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT_di_Sones_2
T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_4_11_sp4_h_l_10
T_7_7_sp4_v_t_41
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_6/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_4_11_sp4_h_l_10
T_7_7_sp4_v_t_41
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_22
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_7/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_46
T_10_9_sp4_h_l_11
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.un1_segment4_2_amZ0
T_7_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.un1_segment4_5_amZ0Z_1
T_6_10_wire_logic_cluster/lc_7/out
T_6_9_sp4_v_t_46
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT_di_Sones_0
T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp12_h_l_0
T_6_7_sp12_v_t_23
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_44
T_5_10_sp4_h_l_9
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_44
T_5_10_sp4_h_l_9
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp12_h_l_0
T_6_7_sp12_v_t_23
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp12_h_l_0
T_6_7_sp12_v_t_23
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_1_sp12_v_t_23
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_45
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp12_h_l_0
T_6_7_sp12_v_t_23
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_1_sp12_v_t_23
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_1_sp12_v_t_23
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_46
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_2/in_0

End 

Net : rst
T_7_4_wire_logic_cluster/lc_4/out
T_5_4_sp4_h_l_5
T_0_4_span4_horz_1
T_0_4_span4_vert_t_12
T_0_8_span4_horz_25
T_2_8_sp4_v_t_36
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_4/out
T_5_4_sp4_h_l_5
T_0_4_span4_horz_1
T_0_4_span4_vert_t_12
T_0_8_lc_trk_g1_0
T_0_8_wire_gbuf/in

End 

Net : L3_tx_data_rdy
T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g2_2
T_2_8_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT_di_Sones_1
T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_40
T_6_10_lc_trk_g3_0
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_40
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_20
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_7/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g0_5
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_5
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g3_0
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_37
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : N_71
T_6_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un1_segment4_1_amZ0
T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT_di_Mtens_0
T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_10_7_sp4_v_t_44
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_6_7_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_6/in_1

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_10_7_sp4_v_t_44
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_6_7_sp4_v_t_44
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_3_7_sp4_h_l_5
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_7/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_6_7_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_0/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_10_7_sp4_v_t_44
T_10_11_sp4_v_t_40
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT_di_Mtens_1
T_7_8_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_10_8_sp4_v_t_40
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_6_8_sp4_v_t_40
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_3_8_sp4_h_l_8
T_6_8_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_10_8_sp4_v_t_40
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_6_8_sp4_v_t_40
T_6_11_lc_trk_g0_0
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_10_8_sp4_v_t_40
T_10_12_sp4_v_t_36
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT_di_Mones_3
T_7_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_47
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_input_2_4
T_8_14_wire_logic_cluster/lc_4/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_47
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_47
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g3_4
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_7
T_6_8_sp4_v_t_37
T_6_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_7
T_10_12_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_7
T_6_8_sp4_v_t_37
T_5_11_lc_trk_g2_5
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_47
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_47
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.segment3_m_3Z0Z_1
T_8_14_wire_logic_cluster/lc_4/out
T_7_14_sp4_h_l_0
T_10_10_sp4_v_t_37
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.segment2_m_2Z0Z_5
T_9_7_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_20
T_9_10_lc_trk_g3_3
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT_di_Stens_2
T_8_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_43
T_9_5_sp4_v_t_39
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_43
T_9_5_sp4_v_t_39
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_5_4_sp4_v_t_44
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_43
T_9_5_sp4_v_t_39
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_43
T_9_5_sp4_v_t_39
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_43
T_6_13_sp4_h_l_6
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un1_segment4_2_bmZ0
T_6_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_44
T_7_7_sp4_v_t_37
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT_di_Stens_3
T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_7_lc_trk_g2_6
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_8_lc_trk_g1_3
T_9_8_input_2_2
T_9_8_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_5_5_sp4_v_t_44
T_5_7_lc_trk_g3_1
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_8_lc_trk_g0_3
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_8_lc_trk_g1_3
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_5_5_sp4_v_t_44
T_5_9_lc_trk_g1_1
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_3
T_8_12_wire_logic_cluster/lc_3/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.w_data_6
T_2_9_wire_logic_cluster/lc_2/out
T_3_10_lc_trk_g3_2
T_3_10_wire_bram/ram/WDATA_12

End 

Net : uu2.un1_segment4_2_amZ0Z_1
T_8_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT_di_Mones_0
T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_44
T_5_13_sp4_h_l_3
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_3/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : L3_segment3_2
T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_8_8_sp4_h_l_5
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT_dec3_segmentUQ_0_6_cascade_
T_6_7_wire_logic_cluster/lc_1/ltout
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT_di_Mtens_2
T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_1/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_7_11_sp4_h_l_2
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_7/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_2/in_3

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_5/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_1/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_7_11_sp4_h_l_2
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_3_11_sp4_h_l_7
T_5_11_lc_trk_g2_2
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_3_7_sp4_h_l_2
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_7/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_6/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_6_7_sp4_v_t_39
T_6_11_sp4_v_t_40
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT_di_Mones_1
T_8_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_input_2_7
T_8_14_wire_logic_cluster/lc_7/in_2

T_8_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_7
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_7
T_5_10_sp4_v_t_37
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_input_2_5
T_8_14_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.segment2_m_1Z0Z_6
T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_5
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT_di_Mones_2
T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_7_12_lc_trk_g0_6
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_4/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_7_12_lc_trk_g0_6
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_7_12_lc_trk_g0_6
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

T_8_14_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_47
T_6_11_sp4_h_l_10
T_5_11_sp4_v_t_41
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_47
T_6_11_sp4_h_l_10
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_11
T_7_10_sp4_v_t_41
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT_di_Mtens_3
T_7_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g3_3
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_5/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_6_11_lc_trk_g2_3
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g3_3
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_4_11_sp4_h_l_4
T_5_11_lc_trk_g3_4
T_5_11_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_4_7_sp4_h_l_5
T_5_7_lc_trk_g2_5
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_47
T_8_11_sp4_v_t_47
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_5/in_3

End 

Net : N_7
T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un1_segment4_0_bmZ0
T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : L3_segment4_4
T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT_di_Stens_1
T_8_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g1_2
T_9_7_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_6_7_sp4_h_l_1
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_6_7_sp4_h_l_1
T_5_7_sp4_v_t_36
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_13_sp4_v_t_37
T_9_13_sp4_h_l_5
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT_di_Stens_0
T_8_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_3
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_3
T_5_7_sp4_v_t_44
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_sp12_v_t_22
T_8_13_sp4_v_t_38
T_9_13_sp4_h_l_8
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.un1_segment3_m5_bmZ0
T_8_14_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_43
T_8_8_sp4_v_t_44
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_51_cascade_
T_6_12_wire_logic_cluster/lc_1/ltout
T_6_12_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un1_segment4_4_bmZ0
T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.segment3_m_1Z0Z_6_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.gZ0Z1
T_6_13_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_38
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT_dec3_segmentUQ_1_1_cascade_
T_6_7_wire_logic_cluster/lc_5/ltout
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un1_segment4_1_bmZ0_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : L3_segment2_0
T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp12_v_t_23
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.un1_segment4_0_amZ0_cascade_
T_7_8_wire_logic_cluster/lc_3/ltout
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : L3_segment4_2_cascade_
T_9_11_wire_logic_cluster/lc_0/ltout
T_9_11_wire_logic_cluster/lc_1/in_2

End 

Net : N_52
T_5_11_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_40
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.un1_segment3_m5_amZ0
T_9_8_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_3

End 

Net : L3_segment2_4_cascade_
T_9_8_wire_logic_cluster/lc_0/ltout
T_9_8_wire_logic_cluster/lc_1/in_2

End 

Net : N_84_cascade_
T_7_8_wire_logic_cluster/lc_2/ltout
T_7_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.G_14_0_a6_0_0_1
T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g0_1
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : L3_segment1_3_cascade_
T_9_9_wire_logic_cluster/lc_4/ltout
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didpuu0.countEnStens
T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didpuu0.countEnMtens
T_8_14_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_6_7_sp4_h_l_10
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_4_sp4_v_t_45
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didpuu0.didpsones.N_38
T_6_13_wire_logic_cluster/lc_4/out
T_6_11_sp4_v_t_37
T_6_7_sp4_v_t_37
T_7_7_sp4_h_l_5
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_6_11_sp4_v_t_37
T_7_11_sp4_h_l_0
T_8_11_lc_trk_g2_0
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.G_14_0_0
T_5_8_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.segment1_m_2Z0Z_0_cascade_
T_8_11_wire_logic_cluster/lc_4/ltout
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un1_segment4_4_amZ0_cascade_
T_7_12_wire_logic_cluster/lc_6/ltout
T_7_12_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_2160_1_0_0
T_9_14_wire_logic_cluster/lc_7/out
T_9_9_sp12_v_t_22
T_10_9_sp12_h_l_1
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_9_9_sp12_v_t_22
T_10_9_sp12_h_l_1
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.un1_segment4_3_bmZ0
T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.didpuu0.didpmones.countEnMones_0
T_8_7_wire_logic_cluster/lc_1/out
T_8_4_sp4_v_t_42
T_8_8_sp4_v_t_42
T_5_12_sp4_h_l_7
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.didpuu0.countEnMones_cascade_
T_8_7_wire_logic_cluster/lc_0/ltout
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.N_2160_1
T_5_13_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_36
T_6_10_sp4_h_l_1
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.un11_l_count_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.secuu0.un4_l_count_16
T_4_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_10
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_11_cascade_
T_4_5_wire_logic_cluster/lc_0/ltout
T_4_5_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.secuu0.un4_l_count_0
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_43
T_3_7_sp4_h_l_6
T_7_7_sp4_h_l_2
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_3_6_sp4_h_l_9
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_3_6_sp4_h_l_9
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_3_6_sp4_h_l_9
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_9
T_2_3_wire_logic_cluster/lc_0/out
T_2_1_sp4_v_t_45
T_3_5_sp4_h_l_8
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_5/in_1

T_2_3_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_40
T_3_4_sp4_h_l_5
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.secuu0.un11_l_count_i
T_2_7_wire_logic_cluster/lc_3/out
T_3_3_sp4_v_t_42
T_0_7_span4_horz_13
T_0_7_span4_vert_t_14
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

End 

Net : rst_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_glb2local_0
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_3/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_glb2local_3
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_6/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_glb2local_2
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_1/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_glb2local_2
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_5/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_glb2local_0
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_7/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.vram_wr_en_0_iZ0
T_4_11_wire_logic_cluster/lc_2/out
T_4_11_sp4_h_l_9
T_3_7_sp4_v_t_39
T_3_9_lc_trk_g2_2
T_3_9_wire_bram/ram/WCLKE

T_4_11_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_41
T_3_9_lc_trk_g0_4
T_3_9_wire_bram/ram/WE

End 

Net : Lab_UT.secuu0.l_countZ0Z_7
T_1_5_wire_logic_cluster/lc_4/out
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.w_addr_5
T_5_12_wire_logic_cluster/lc_4/out
T_4_12_sp4_h_l_0
T_0_12_span4_horz_21
T_3_8_sp4_v_t_39
T_3_9_lc_trk_g2_7
T_3_9_input0_5
T_3_9_wire_bram/ram/WADDR_5

End 

Net : uu2.un1_segment4_3_amZ0_cascade_
T_8_12_wire_logic_cluster/lc_5/ltout
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_3
T_1_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_6
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g0_3
T_1_6_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.N_2160_2
T_9_13_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_40
T_6_10_sp4_h_l_11
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.w_addr_4
T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_9_sp4_h_l_9
T_3_9_lc_trk_g3_1
T_3_9_input0_4
T_3_9_wire_bram/ram/WADDR_4

End 

Net : uu2.mem0.N_2160_0
T_5_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.secuu0.un4_l_count_0_8
T_1_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_37
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_37
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_7/in_0

T_1_6_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_37
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.un4_l_count_18_cascade_
T_2_5_wire_logic_cluster/lc_6/ltout
T_2_5_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_13
T_4_6_wire_logic_cluster/lc_7/out
T_2_6_sp4_h_l_11
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_12
T_4_6_wire_logic_cluster/lc_4/out
T_2_6_sp4_h_l_5
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_4/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.didpuu0.countEnMones
T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.w_addr_6
T_1_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_11
T_4_7_sp4_v_t_40
T_3_9_lc_trk_g1_5
T_3_9_input0_6
T_3_9_wire_bram/ram/WADDR_6

End 

Net : uu2.mem0.w_addr_2
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_3_8_sp4_v_t_37
T_3_9_lc_trk_g3_5
T_3_9_input0_2
T_3_9_wire_bram/ram/WADDR_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_17
T_4_4_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g1_1
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

T_4_4_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_input_2_1
T_4_4_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT_l_oneSecPluse
T_7_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_38
T_8_9_sp4_v_t_43
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_0_7_span12_horz_5
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_5/out
T_8_7_sp4_h_l_10
T_11_7_sp4_v_t_47
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : N_52_0
T_5_7_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_46
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.secuu0.l_countZ0Z_6
T_1_5_wire_logic_cluster/lc_5/out
T_2_5_sp4_h_l_10
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g0_5
T_1_4_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2_un3_r_clk_en_0
T_8_4_wire_logic_cluster/lc_3/out
T_6_4_sp4_h_l_3
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_6/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_43
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_0/cen

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_46
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_0/cen

End 

Net : uu2.un3_r_clk_en_7
T_8_3_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.l_countZ0Z_6
T_8_5_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_45
T_8_3_lc_trk_g2_0
T_8_3_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.w_addr_3
T_5_8_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_38
T_2_9_sp4_h_l_3
T_3_9_lc_trk_g2_3
T_3_9_input0_3
T_3_9_wire_bram/ram/WADDR_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_8
T_4_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_2
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_5/in_3

T_4_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_2
T_2_0_span4_vert_42
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_2
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.secuu0.un4_l_count_14_cascade_
T_2_5_wire_logic_cluster/lc_5/ltout
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un15_w_data_displaying_5
T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_5
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_5
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_5
T_8_8_lc_trk_g0_5
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un15_w_data_displaying_cascade_
T_8_8_wire_logic_cluster/lc_5/ltout
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.w_addr_7
T_1_11_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_36
T_3_9_sp4_h_l_6
T_3_9_lc_trk_g0_3
T_3_9_input0_7
T_3_9_wire_bram/ram/WADDR_7

End 

Net : uu2.N_111
T_7_10_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_8
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_40
T_6_12_lc_trk_g3_0
T_6_12_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.secuu0.un4_l_count_12
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_5
T_1_3_wire_logic_cluster/lc_0/out
T_2_1_sp4_v_t_44
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_2/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g0_0
T_1_4_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g1_0
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.mem0.w_addr_0
T_4_11_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_43
T_3_9_lc_trk_g0_6
T_3_9_input0_0
T_3_9_wire_bram/ram/WADDR_0

End 

Net : uu2.w_addr_userZ0Z_5
T_2_10_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_43
T_3_12_sp4_h_l_6
T_5_12_lc_trk_g2_3
T_5_12_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_1/in_0

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_18
T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.w_addr_displaying_4_0_i_fast_6
T_8_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un15_w_data_displaying
T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_11
T_4_4_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_2_4_lc_trk_g1_6
T_2_4_input_2_5
T_2_4_wire_logic_cluster/lc_5/in_2

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.didpuu0.clkSecStrbZ0
T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_36
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_36
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_36
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT_dicRun
T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_3
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_3
T_11_7_sp4_v_t_38
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.w_addr_displaying_4_0_i_rep1_6
T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : L3_segment2_0_0
T_5_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_4
T_6_1_wire_logic_cluster/lc_6/out
T_6_1_lc_trk_g2_6
T_6_1_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.ser_clk
T_6_1_wire_logic_cluster/lc_7/out
T_6_0_span4_vert_46
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_0/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_7/in_3

T_6_1_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_5/in_3

T_6_1_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_4/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_3/in_3

T_6_1_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_0/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_2/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_4/in_0

T_6_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_6_1_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g0_4
T_6_1_wire_logic_cluster/lc_6/in_0

T_6_1_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g0_4
T_6_1_input_2_4
T_6_1_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.l_countZ0Z_2
T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_input_2_1
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.secuu0.l_precountZ0Z_1
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.didpuu0.didpstens.countEnStens_0
T_8_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_44
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_3/cen

T_8_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_43
T_9_10_sp4_v_t_44
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_3/cen

End 

Net : Lab_UT.didpuu0.countEnStens_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.l_countZ0Z_8
T_7_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_7_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_7/in_3

T_7_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_6/in_0

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un3_r_clk_en_6
T_8_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g2_0
T_8_4_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.l_countZ0Z_5
T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_0/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_4/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_6_1_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g0_3
T_6_1_wire_logic_cluster/lc_6/in_1

T_6_1_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g0_3
T_6_1_input_2_3
T_6_1_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_16
T_4_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_0
T_2_4_sp4_v_t_37
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_13
T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.secuu0.l_countZ0Z_14
T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_6_1_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g1_5
T_6_1_input_2_6
T_6_1_wire_logic_cluster/lc_6/in_2

T_6_1_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g2_5
T_6_1_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.secuu0.l_precountZ0Z_3
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.secuu0.l_precountZ0Z_0
T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g1_0
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.l_countZ0Z_3
T_8_3_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g0_3
T_8_4_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g2_3
T_8_3_wire_logic_cluster/lc_4/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g2_3
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.l_countZ0Z_0
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g3_2
T_8_3_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g3_2
T_8_3_wire_logic_cluster/lc_2/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_1/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_10
T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_sp4_h_l_5
T_4_4_lc_trk_g2_0
T_4_4_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.l_countZ0Z_7
T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_0/in_0

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_6_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g2_1
T_6_1_wire_logic_cluster/lc_6/in_3

T_6_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g2_1
T_6_1_input_2_1
T_6_1_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_15
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_1
T_1_6_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.l_countZ0Z_1
T_8_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_1/in_0

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_4
T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_input_2_4
T_2_4_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.w_addr_userZ0Z_2
T_2_10_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_40
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_input_2_7
T_2_11_wire_logic_cluster/lc_7/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_userZ0Z_6
T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_5/in_3

T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g1_7
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_userZ0Z_8
T_1_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g2_1
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

T_1_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un2_w_addr_user_4
T_1_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.un2_w_addr_user
T_2_10_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_45
T_2_8_lc_trk_g2_0
T_2_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.w_addr_userZ0Z_7
T_1_10_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/in_1

T_1_10_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g1_4
T_1_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_userZ0Z_3
T_2_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_47
T_3_8_sp4_h_l_3
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_7/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.vbuf_tx_data_rdy_0
T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_0_12_span4_horz_2
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_0/cen

End 

Net : vbuf_tx_data_rdy_cascade_
T_7_5_wire_logic_cluster/lc_2/ltout
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_userZ0Z_4
T_1_10_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_3
T_5_12_lc_trk_g2_6
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g1_0
T_1_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : vbuf_tx_data_rdy
T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_0_9_span4_horz_6
T_4_9_sp4_v_t_43
T_3_10_lc_trk_g3_3
T_3_10_wire_bram/ram/RCLKE

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_37
T_8_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_36
T_3_10_lc_trk_g2_4
T_3_10_wire_bram/ram/RE

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_9_sp4_v_t_41
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_37
T_8_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_sp4_v_t_36
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g2_1
T_7_2_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_41
T_6_2_lc_trk_g3_1
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g1_2
T_7_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_2
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.secuu0.l_precountZ0Z_2
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.Lab3U00.bu_rx_data_rdy_0
T_5_6_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_37
T_3_7_sp4_h_l_0
T_2_7_sp4_v_t_43
T_0_7_span4_horz_30
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_5_6_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_10
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_0/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_0_6_span4_horz_18
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : Lab_UT.secuu0.l_countZ0Z_0
T_1_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displaying_4_0_i_6_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.sec_clkD
T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_6_7_sp12_h_l_0
T_0_7_span12_horz_15
T_2_7_lc_trk_g0_3
T_2_7_input_2_1
T_2_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.l_countZ0Z_9
T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un3_r_clk_en_0_0_cascade_
T_8_4_wire_logic_cluster/lc_2/ltout
T_8_4_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.l_countZ0Z_10
T_8_5_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_userZ0Z_0
T_2_10_wire_logic_cluster/lc_5/out
T_0_10_span4_horz_2
T_4_10_sp4_v_t_42
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_0/in_0

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.w_addr_8
T_2_9_wire_logic_cluster/lc_3/out
T_3_9_lc_trk_g1_3
T_3_9_input2_0
T_3_9_wire_bram/ram/WADDR_8

End 

Net : bu_rx_data_rdy
T_6_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : buart__rx_bitcount_4
T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_4/in_1

End 

Net : N_118
T_5_4_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_39
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_38
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_39
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : buart__rx_bitcount_1
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.un19_w_addr_userZ0Z_0_cascade_
T_2_8_wire_logic_cluster/lc_6/ltout
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.w_addr_1
T_2_9_wire_logic_cluster/lc_6/out
T_3_9_lc_trk_g1_6
T_3_9_input0_1
T_3_9_wire_bram/ram/WADDR_1

End 

Net : uu2.mem0.w_data_7
T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_3_10_sp4_h_l_0
T_3_10_lc_trk_g0_5
T_3_10_wire_bram/ram/WDATA_14

End 

Net : uu2.un2_w_addr_user_5_cascade_
T_2_10_wire_logic_cluster/lc_3/ltout
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_userZ0Z_1
T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_2/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.secuu0.un241_ci_2
T_2_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_sp4_h_l_7
T_4_4_lc_trk_g2_2
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_sp4_h_l_7
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.secuu0.un263_ci
T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.mem0.w_data_2
T_2_9_wire_logic_cluster/lc_7/out
T_3_9_lc_trk_g0_7
T_3_9_wire_bram/ram/WDATA_4

End 

Net : buart__tx_uart_busy_0
T_7_2_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_44
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_44
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_5/in_1

T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g2_6
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_7_2_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g2_6
T_6_2_wire_logic_cluster/lc_3/in_1

T_7_2_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g2_2
T_7_2_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g2_2
T_7_2_input_2_2
T_7_2_wire_logic_cluster/lc_2/in_2

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_6_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g1_2
T_6_1_wire_logic_cluster/lc_7/in_0

T_6_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g0_2
T_6_1_input_2_0
T_6_1_wire_logic_cluster/lc_0/in_2

T_6_2_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g3_2
T_6_2_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.l_countZ0Z_4
T_7_5_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_8
T_7_5_lc_trk_g0_0
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_8
T_7_5_lc_trk_g0_0
T_7_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_8
T_7_5_lc_trk_g0_0
T_7_5_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_6_2_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g1_1
T_6_1_wire_logic_cluster/lc_7/in_1

T_6_2_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g0_1
T_6_1_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_7_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g1_3
T_7_2_input_2_6
T_7_2_wire_logic_cluster/lc_6/in_2

T_7_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_6_1_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g3_2
T_6_1_input_2_7
T_6_1_wire_logic_cluster/lc_7/in_2

T_6_1_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g3_2
T_6_1_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_6_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g1_0
T_7_2_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g0_0
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_0/in_3

T_6_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g1_0
T_7_2_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.startbit
T_5_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_38
T_6_0_span4_vert_38
T_6_3_lc_trk_g0_6
T_6_3_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_38
T_6_0_span4_vert_38
T_5_3_lc_trk_g2_6
T_5_3_input_2_4
T_5_3_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_38
T_6_0_span4_vert_38
T_6_3_lc_trk_g0_6
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_5_4_lc_trk_g0_0
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_46
T_6_3_lc_trk_g3_6
T_6_3_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.N_129_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.bitcount_e_0_RNII0231Z0Z_0
T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_6_0_span4_vert_43
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_3_4_sp4_h_l_6
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_3_4_sp4_h_l_6
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_3_4_sp4_h_l_6
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_3_4_sp4_h_l_6
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.secuu0.un197_ci_9
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_0_4_span4_horz_2
T_4_4_sp4_v_t_42
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_0_4_span4_horz_2
T_4_4_sp4_v_t_42
T_4_6_lc_trk_g3_7
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.un11_segmentUQ_1
T_8_13_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_36
T_8_6_sp4_v_t_36
T_8_7_lc_trk_g2_4
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_36
T_8_6_sp4_v_t_36
T_8_7_lc_trk_g2_4
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.N_129
T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.N_39
T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_4_lc_trk_g2_2
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_21
T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT_L3_tx_data_2_0
T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : buart__rx_bitcount_3
T_5_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_6_6_lc_trk_g1_1
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_6_6_lc_trk_g1_1
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un436_ci
T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_7
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_7
T_8_6_sp4_v_t_42
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_3_sp12_v_t_22
T_7_4_sp4_v_t_44
T_8_8_sp4_h_l_3
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_5/out
T_7_3_sp12_v_t_22
T_7_4_sp4_v_t_44
T_8_8_sp4_h_l_3
T_9_8_lc_trk_g2_3
T_9_8_input_2_7
T_9_8_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_7
T_8_6_sp4_v_t_42
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_0/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_7
T_8_6_sp4_v_t_42
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_7
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_6_12_lc_trk_g3_2
T_6_12_input_2_5
T_6_12_wire_logic_cluster/lc_5/in_2

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_111_cascade_
T_7_10_wire_logic_cluster/lc_4/ltout
T_7_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_26_1_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.un1_bitcount_cry_2
T_7_2_wire_logic_cluster/lc_2/cout
T_7_2_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.un1_bitcount_cry_0_c_RNOZ0
T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.secuu0.un153_ci
T_1_5_wire_logic_cluster/lc_6/out
T_0_5_span12_horz_3
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_5_4_sp4_v_t_39
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_4/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_5_4_sp4_v_t_39
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_7/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_37
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.secuu0.un109_ci
T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp4_v_t_37
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.hhZ0Z_0
T_1_11_wire_logic_cluster/lc_0/out
T_1_9_sp4_v_t_45
T_2_9_sp4_h_l_8
T_5_5_sp4_v_t_39
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_0/out
T_1_9_sp4_v_t_45
T_2_9_sp4_h_l_8
T_5_5_sp4_v_t_39
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_3/in_3

End 

Net : buart__rx_bitcount_0
T_5_4_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_47
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_46
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_46
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_47
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g2_7
T_5_4_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.ser_clk
T_6_4_wire_logic_cluster/lc_4/out
T_6_0_span12_vert_15
T_6_6_lc_trk_g3_4
T_6_6_wire_logic_cluster/lc_7/in_0

T_6_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_1/in_1

T_6_4_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.Z_baudgen.ser_clk_3_cascade_
T_6_4_wire_logic_cluster/lc_3/ltout
T_6_4_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_6_3_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g3_5
T_6_4_wire_logic_cluster/lc_3/in_1

T_6_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_1/in_1

T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g3_5
T_6_4_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.secuu0.un131_ci_3
T_1_4_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_input_2_6
T_1_5_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

T_6_4_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_0/in_1

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.bitcount_RNIL4O32Z0Z_1
T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_1/in_1

End 

Net : buart__rx_bitcount_2
T_5_4_wire_logic_cluster/lc_5/out
T_6_3_sp4_v_t_43
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_42
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_3_sp4_v_t_43
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_tx.un1_bitcount_cry_1
T_7_2_wire_logic_cluster/lc_1/cout
T_7_2_wire_logic_cluster/lc_2/in_3

Net : Lab_UT.secuu0.delay_lineZ0Z_1
T_7_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_9
T_0_7_span4_horz_5
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.didpuu0.countEnMtens_0_a4_1_cascade_
T_8_14_wire_logic_cluster/lc_1/ltout
T_8_14_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_6_3_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g0_6
T_6_4_wire_logic_cluster/lc_3/in_3

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.didpuu0.countEnMtens_0_a4_0_cascade_
T_8_14_wire_logic_cluster/lc_0/ltout
T_8_14_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.bitcount_RNIM5O32Z0Z_2
T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.un1_bitcount_cry_0
T_7_2_wire_logic_cluster/lc_0/cout
T_7_2_wire_logic_cluster/lc_1/in_3

Net : bu_rx_data_rdy_cascade_
T_6_6_wire_logic_cluster/lc_6/ltout
T_6_6_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.N_41_i
T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_2
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_2
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_2
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_2
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_6
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_1/out
T_6_1_sp4_v_t_43
T_3_5_sp4_h_l_6
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g1_1
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_1/in_0

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.secuu0.delay_lineZ0Z_0
T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_2_7_lc_trk_g0_0
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_3_7_sp4_h_l_8
T_7_7_sp4_h_l_11
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_6_3_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_4/in_1

T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.secuu0.un230_ci_1
T_1_4_wire_logic_cluster/lc_7/out
T_0_4_span4_horz_19
T_2_4_lc_trk_g2_3
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

End 

Net : resetGen.reset_count_2_i_0_a3_4Z0Z_4
T_5_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.didpuu0.countEnMtens_0_a4_1
T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_8_6_sp4_v_t_39
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_7/in_1

End 

Net : resetGen.N_133
T_5_5_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_38
T_6_4_sp4_h_l_8
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_38
T_6_4_sp4_h_l_8
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_38
T_6_4_sp4_h_l_8
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_38
T_6_4_sp4_h_l_8
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g2_3
T_6_4_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrluu0.N_72
T_6_6_wire_logic_cluster/lc_0/out
T_6_4_sp4_v_t_45
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_4/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_4_sp4_v_t_45
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dicSelectLEDdisp
T_6_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_8
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_3

End 

Net : bu_rx_data_7
T_5_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g0_1
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g1_6
T_6_5_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.un1_bitcount_axb_3
T_6_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.secuu0.un208_ci_0
T_4_5_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrluu0.N_103_1
T_5_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.didpuu0.didpsones.N_32
T_6_13_wire_logic_cluster/lc_3/out
T_6_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_9_sp4_v_t_41
T_8_11_lc_trk_g1_4
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : resetGen.reset_count_2_i_0_a3_6Z0Z_4
T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_1
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g2_1
T_5_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_7
T_5_5_sp4_v_t_36
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_2_5_sp12_h_l_1
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_4
T_5_5_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_40
T_2_6_sp4_h_l_10
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : bu_rx_data_3
T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g2_3
T_5_5_input_2_7
T_5_5_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_3
T_3_5_sp4_v_t_38
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.vbuf_count.un382_ci_8_1
T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_40
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_8_4_lc_trk_g2_4
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un382_ci
T_8_4_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dspStr.cnt11_0_i
T_2_7_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g0_2
T_1_8_input_2_0
T_1_8_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_44
T_1_8_lc_trk_g2_1
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dspStr.cnt11_1_cascade_
T_2_7_wire_logic_cluster/lc_1/ltout
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_2
T_1_8_wire_logic_cluster/lc_2/cout
T_1_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.rx_data_rdy
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_22
T_2_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_10
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.w_data_ns_1_5
T_2_7_wire_logic_cluster/lc_5/out
T_0_7_span4_horz_2
T_4_7_sp4_v_t_42
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.didpuu0.didpmtens.q_5_0_0_2
T_6_11_wire_logic_cluster/lc_0/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_4/in_0

End 

Net : buart.Z_rx.hhZ0Z_1
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_1
T_1_8_wire_logic_cluster/lc_1/cout
T_1_8_wire_logic_cluster/lc_2/in_3

Net : resetGen.reset_count_2_i_0_a3_5Z0Z_4_cascade_
T_5_5_wire_logic_cluster/lc_2/ltout
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : bu_rx_data_0
T_9_5_wire_logic_cluster/lc_2/out
T_4_5_sp12_h_l_0
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_4_5_sp12_h_l_0
T_3_5_sp12_v_t_23
T_3_5_sp4_v_t_45
T_2_6_lc_trk_g3_5
T_2_6_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_0
T_1_8_wire_logic_cluster/lc_0/cout
T_1_8_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.N_144_cascade_
T_5_4_wire_logic_cluster/lc_0/ltout
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_data_wire_0
T_3_9_wire_bram/ram/RDATA_0
T_4_6_sp4_v_t_41
T_4_10_sp4_v_t_37
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrluu0.dicfsm.N_102_cascade_
T_6_8_wire_logic_cluster/lc_6/ltout
T_6_8_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dicSelectLEDdisp_cascade_
T_6_8_wire_logic_cluster/lc_4/ltout
T_6_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.o_adder_vbuf_w_addr_user_7
T_1_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.un425_ci
T_2_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_7/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : bu_rx_data_5
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_4_5_sp4_h_l_0
T_3_5_sp4_v_t_37
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.un316_ci
T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_8_3_wire_logic_cluster/lc_4/out
T_8_2_sp4_v_t_40
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_4/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_8_2_sp4_v_t_40
T_8_5_lc_trk_g0_0
T_8_5_input_2_4
T_8_5_wire_logic_cluster/lc_4/in_2

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_5/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_7/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : bu_rx_data_2
T_6_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_0_span12_vert_12
T_0_7_span12_horz_12
T_1_7_lc_trk_g0_7
T_1_7_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrluu0.dicfsm.nState_i_m3_0_a3_0_4
T_5_7_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrluu0.N_103_1_cascade_
T_5_7_wire_logic_cluster/lc_4/ltout
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrluu0.dicfsm.nState_i_m3_0_o2_2
T_5_7_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : bu_rx_data_6
T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_input_2_2
T_5_5_wire_logic_cluster/lc_2/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_6_sp4_h_l_5
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.r_data_wire_6
T_3_10_wire_bram/ram/RDATA_12
T_4_8_sp4_v_t_36
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.r_data_wire_7
T_3_10_wire_bram/ram/RDATA_14
T_4_9_sp4_v_t_45
T_4_12_lc_trk_g0_5
T_4_12_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.o_adder_vbuf_w_addr_user_8
T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : buart__tx_uart_busy_0_cascade_
T_7_2_wire_logic_cluster/lc_6/ltout
T_7_2_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un447_ci_3
T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_7/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g0_1
T_1_10_input_2_7
T_1_10_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.r_data_wire_1
T_3_9_wire_bram/ram/RDATA_2
T_4_8_sp4_v_t_37
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.r_data_wire_4
T_3_10_wire_bram/ram/RDATA_8
T_4_8_sp4_v_t_44
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrluu0.dicfsm.nState_i_m3_0_a3_0_3
T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.r_data_wire_2
T_3_9_wire_bram/ram/RDATA_4
T_4_8_sp4_v_t_41
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_data_wire_3
T_3_9_wire_bram/ram/RDATA_6
T_3_8_sp4_v_t_44
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_data_wire_5
T_3_10_wire_bram/ram/RDATA_10
T_4_9_sp4_v_t_37
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.r_addrZ0Z_2
T_7_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_6/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_3_10_lc_trk_g1_1
T_3_10_input0_2
T_3_10_wire_bram/ram/RADDR_2

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g0_2
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un425_ci_0
T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.r_addrZ0Z_1
T_7_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_3_10_lc_trk_g3_0
T_3_10_input0_1
T_3_10_wire_bram/ram/RADDR_1

T_7_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : uu2_un3_r_clk_en_0_cascade_
T_8_4_wire_logic_cluster/lc_3/ltout
T_8_4_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.bitcount_cry_2
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_CO
T_6_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_input_2_6
T_6_3_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dspStr.cntZ0Z_0
T_1_8_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.bitcount_cry_1
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_CO
T_6_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g0_1
T_6_4_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un447_ci_3_cascade_
T_1_11_wire_logic_cluster/lc_1/ltout
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.bitcount_cry_0
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.un152_segmentUQ_1
T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.secuu0.un142_ci_0
T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.secuu0.un131_ci_3_cascade_
T_1_4_wire_logic_cluster/lc_1/ltout
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.vbuf_w_addr_user.un469_ci_0_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un349_ci_0
T_7_5_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.secuu0.un87_ci
T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.r_addrZ0Z_0
T_4_7_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_8_2_sp4_v_t_38
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_4_6_sp4_v_t_38
T_3_10_lc_trk_g1_3
T_3_10_input0_0
T_3_10_wire_bram/ram/RADDR_0

T_4_7_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_2/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.vbuf_raddr.un447_ci_3
T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.un425_ci_0_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_addrZ0Z_3
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_3_10_lc_trk_g3_4
T_3_10_input0_3
T_3_10_wire_bram/ram/RADDR_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.r_addrZ0Z_4
T_4_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_3_10_lc_trk_g1_7
T_3_10_input0_4
T_3_10_wire_bram/ram/RADDR_4

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.didpuu0.didpmtens.N_122
T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.o_adder_vbuf_w_addr_user_3
T_2_11_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_addrZ0Z_5
T_4_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_37
T_2_10_sp4_h_l_5
T_3_10_lc_trk_g2_5
T_3_10_input0_5
T_3_10_wire_bram/ram/RADDR_5

T_4_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.secuu0.un186_ci_0_cascade_
T_4_4_wire_logic_cluster/lc_2/ltout
T_4_4_wire_logic_cluster/lc_3/in_2

End 

Net : resetGen.reset_countZ0Z_2
T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_7/in_0

End 

Net : resetGen.N_117
T_7_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : resetGen.reset_countZ0Z_0
T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_6/in_0

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_input_2_2
T_7_4_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_5
T_6_1_wire_logic_cluster/lc_4/cout
T_6_1_wire_logic_cluster/lc_5/in_3

End 

Net : resetGen.reset_countZ0Z_1
T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_6/in_3

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.bitcount_cry_3
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_4
T_6_1_wire_logic_cluster/lc_3/cout
T_6_1_wire_logic_cluster/lc_4/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_4
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_3
T_2_12_wire_logic_cluster/lc_4/out
T_0_12_span4_horz_0
T_4_12_sp4_v_t_40
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_rx.ser_clk_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.N_10_cascade_
T_7_8_wire_logic_cluster/lc_6/ltout
T_7_8_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_3
T_6_1_wire_logic_cluster/lc_2/cout
T_6_1_wire_logic_cluster/lc_3/in_3

Net : Lab_UT.secuu0.un197_ci_9_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : latticehx1k_pll_inst_PLLOUTCORE_i
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_0_11_span12_horz_12
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_2/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_6_11_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_2
T_6_1_wire_logic_cluster/lc_1/cout
T_6_1_wire_logic_cluster/lc_2/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_2
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_1
T_6_1_wire_logic_cluster/lc_0/cout
T_6_1_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.secuu0.un87_ci_cascade_
T_1_6_wire_logic_cluster/lc_3/ltout
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : N_71_cascade_
T_6_7_wire_logic_cluster/lc_3/ltout
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.vbuf_raddr.un469_ci_0_cascade_
T_4_8_wire_logic_cluster/lc_2/ltout
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.vbuf_raddr.un447_ci_3_cascade_
T_4_8_wire_logic_cluster/lc_4/ltout
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : resetGen.N_96_cascade_
T_7_4_wire_logic_cluster/lc_6/ltout
T_7_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.r_addrZ0Z_6
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_47
T_3_10_lc_trk_g2_2
T_3_10_input0_6
T_3_10_wire_bram/ram/RADDR_6

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : resetGen.N_117_cascade_
T_7_4_wire_logic_cluster/lc_0/ltout
T_7_4_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_addrZ0Z_7
T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_39
T_3_10_lc_trk_g1_2
T_3_10_input0_7
T_3_10_wire_bram/ram/RADDR_7

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.r_addrZ0Z_8
T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_38
T_3_10_lc_trk_g2_6
T_3_10_input2_0
T_3_10_wire_bram/ram/RADDR_8

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.shifterZ0Z_7
T_5_12_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_7/in_0

End 

Net : resetGen.reset_countZ0Z_3
T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g0_7
T_7_4_wire_logic_cluster/lc_1/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g2_7
T_6_4_input_2_7
T_6_4_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.didpuu0.ledDisp00.selLedZ0Z_1
T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_6_sp12_v_t_23
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_9_sp4_v_t_37
T_7_13_sp4_h_l_6
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_9_sp4_v_t_37
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_9_sp4_v_t_37
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_3/in_0

End 

Net : resetGen.reset_countZ0Z_4
T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_7
T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.didpuu0.ledDisp00.selLedZ0Z_0
T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g0_5
T_6_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g0_5
T_6_8_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_5/out
T_6_1_sp12_v_t_22
T_7_13_sp12_h_l_1
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_7/in_0

End 

Net : vbuf_tx_data_1
T_4_12_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g0_1
T_4_13_wire_logic_cluster/lc_3/in_0

End 

Net : vbuf_tx_data_5
T_4_12_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_tx.shifterZ0Z_1
T_4_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : vbuf_tx_data_6
T_4_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_5
T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : vbuf_tx_data_4
T_4_12_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : vbuf_tx_data_2
T_4_12_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.shifterZ0Z_3
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : vbuf_tx_data_0
T_4_12_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_tx.shifterZ0Z_2
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.shifterZ0Z_0
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.shifterZ0Z_8
T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.shifterZ0Z_6
T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.shifterZ0Z_4
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_4/in_3

End 

Net : uart_RXD
T_0_11_wire_io_cluster/io_1/D_IN_0
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : led_c_0
T_9_13_wire_logic_cluster/lc_3/out
T_9_12_sp12_v_t_22
T_10_12_sp12_h_l_1
T_13_12_lc_trk_g1_6
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_2
T_6_13_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_41
T_7_11_sp4_h_l_4
T_11_11_sp4_h_l_7
T_13_11_lc_trk_g0_7
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_4
T_11_9_wire_logic_cluster/lc_0/out
T_11_9_sp4_h_l_5
T_13_9_lc_trk_g0_5
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNI3BF11Z0Z_0_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNI5DF11Z0Z_0_cascade_
T_9_13_wire_logic_cluster/lc_5/ltout
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNI67CIZ0Z_0
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_4/in_0

End 

Net : CONSTANT_ONE_NET
T_5_2_wire_logic_cluster/lc_2/out
T_5_0_span12_vert_7
T_5_4_lc_trk_g3_0
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_5_2_wire_logic_cluster/lc_2/out
T_3_2_sp4_h_l_1
T_2_0_span4_vert_19
T_2_0_lc_trk_g0_3
T_6_0_wire_pll/RESET

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNIGTMUZ0Z_0_cascade_
T_6_13_wire_logic_cluster/lc_5/ltout
T_6_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNIIVMUZ0Z_0_cascade_
T_8_13_wire_logic_cluster/lc_3/ltout
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNINURJZ0Z_0
T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNIP0SJZ0Z_0
T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.didpuu0.ledDisp00.selLed_RNIR2SJZ0Z_0
T_6_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : clk_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_10_wire_bram/ram/RCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_9_wire_bram/ram/WCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_0_11_wire_io_cluster/io_1/inclk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_3_wire_logic_cluster/lc_3/clk

End 

Net : clk_in_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : led_c_3
T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_10_11_sp4_h_l_1
T_13_11_lc_trk_g0_4
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_serial_data_c
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_36
T_0_12_span4_horz_1
T_0_12_lc_trk_g1_1
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_1
T_9_13_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_44
T_10_12_sp4_h_l_9
T_13_12_lc_trk_g0_4
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

