//! **************************************************************************
// Written by: Map K.31 on Mon Jul 22 14:29:41 2013
//! **************************************************************************

SCHEMATIC START;
PROHIBIT = SITE "AL6";
PROHIBIT = SITE "AG9";
PROHIBIT = SITE "AH9";
PROHIBIT = SITE "AK6";
PROHIBIT = SITE "AK7";
PROHIBIT = SITE "AK28";
PROHIBIT = SITE "AK29";
PROHIBIT = SITE "AH26";
PROHIBIT = SITE "AG26";
PROHIBIT = SITE "AL29";
PROHIBIT = SITE "AL30";
COMP "cpci_rd_rdy" LOCATE = SITE "E28" LEVEL 1;
COMP "cpci_rp_din" LOCATE = SITE "AL14" LEVEL 1;
COMP "cpci_rd_wr_L" LOCATE = SITE "D29" LEVEL 1;
COMP "cpci_wr_rdy" LOCATE = SITE "E32" LEVEL 1;
COMP "cpci_rp_cclk" LOCATE = SITE "AL17" LEVEL 1;
COMP "nf2_reset" LOCATE = SITE "J4" LEVEL 1;
COMP "cpci_rp_done" LOCATE = SITE "AK16" LEVEL 1;
COMP "debug_led" LOCATE = SITE "AL5" LEVEL 1;
COMP "sram1_addr(10)" LOCATE = SITE "AC32" LEVEL 1;
COMP "sram1_addr(11)" LOCATE = SITE "AB30" LEVEL 1;
COMP "sram1_addr(12)" LOCATE = SITE "AC31" LEVEL 1;
COMP "sram1_addr(13)" LOCATE = SITE "AC33" LEVEL 1;
COMP "sram1_addr(14)" LOCATE = SITE "AC29" LEVEL 1;
COMP "sram1_addr(15)" LOCATE = SITE "AD30" LEVEL 1;
COMP "sram1_addr(16)" LOCATE = SITE "AD31" LEVEL 1;
COMP "sram1_addr(17)" LOCATE = SITE "AD32" LEVEL 1;
COMP "sram1_addr(18)" LOCATE = SITE "AD33" LEVEL 1;
COMP "sram1_addr(19)" LOCATE = SITE "AD34" LEVEL 1;
COMP "rgmii_0_rxd(0)" LOCATE = SITE "AL26" LEVEL 1;
COMP "rgmii_0_rxd(1)" LOCATE = SITE "AM26" LEVEL 1;
COMP "rgmii_0_rxd(2)" LOCATE = SITE "AJ26" LEVEL 1;
COMP "rgmii_0_rxd(3)" LOCATE = SITE "AK26" LEVEL 1;
COMP "rgmii_0_txd(0)" LOCATE = SITE "AL28" LEVEL 1;
COMP "rgmii_0_txd(1)" LOCATE = SITE "AM28" LEVEL 1;
COMP "rgmii_0_txd(2)" LOCATE = SITE "AE24" LEVEL 1;
COMP "rgmii_0_txd(3)" LOCATE = SITE "AF24" LEVEL 1;
COMP "sram1_data(10)" LOCATE = SITE "AA31" LEVEL 1;
COMP "sram1_data(11)" LOCATE = SITE "AA32" LEVEL 1;
COMP "rgmii_1_rxd(0)" LOCATE = SITE "AK27" LEVEL 1;
COMP "sram1_data(20)" LOCATE = SITE "AH30" LEVEL 1;
COMP "sram1_data(12)" LOCATE = SITE "AA33" LEVEL 1;
COMP "rgmii_1_rxd(1)" LOCATE = SITE "AL27" LEVEL 1;
COMP "sram1_data(21)" LOCATE = SITE "AH31" LEVEL 1;
COMP "sram1_data(13)" LOCATE = SITE "AA34" LEVEL 1;
COMP "rgmii_1_rxd(2)" LOCATE = SITE "AG24" LEVEL 1;
COMP "sram1_data(30)" LOCATE = SITE "AJ33" LEVEL 1;
COMP "sram1_data(22)" LOCATE = SITE "AH32" LEVEL 1;
COMP "sram1_data(14)" LOCATE = SITE "AB31" LEVEL 1;
COMP "rgmii_1_rxd(3)" LOCATE = SITE "AH24" LEVEL 1;
COMP "sram1_data(31)" LOCATE = SITE "AJ34" LEVEL 1;
COMP "sram1_data(23)" LOCATE = SITE "AH33" LEVEL 1;
COMP "sram1_data(15)" LOCATE = SITE "AB32" LEVEL 1;
COMP "sram1_data(32)" LOCATE = SITE "AK31" LEVEL 1;
COMP "sram1_data(24)" LOCATE = SITE "AH34" LEVEL 1;
COMP "sram1_data(16)" LOCATE = SITE "AB33" LEVEL 1;
COMP "sram1_data(33)" LOCATE = SITE "AK32" LEVEL 1;
COMP "sram1_data(25)" LOCATE = SITE "AG33" LEVEL 1;
COMP "sram1_data(17)" LOCATE = SITE "AB34" LEVEL 1;
COMP "sram1_data(34)" LOCATE = SITE "AK33" LEVEL 1;
COMP "sram1_data(26)" LOCATE = SITE "AG34" LEVEL 1;
COMP "sram1_data(18)" LOCATE = SITE "AG32" LEVEL 1;
COMP "sram1_data(35)" LOCATE = SITE "AK34" LEVEL 1;
COMP "sram1_data(27)" LOCATE = SITE "AJ28" LEVEL 1;
COMP "sram1_data(19)" LOCATE = SITE "AH29" LEVEL 1;
COMP "sram1_data(28)" LOCATE = SITE "AJ30" LEVEL 1;
COMP "sram1_data(29)" LOCATE = SITE "AJ31" LEVEL 1;
COMP "rgmii_1_txd(0)" LOCATE = SITE "AE22" LEVEL 1;
COMP "rgmii_1_txd(1)" LOCATE = SITE "AF22" LEVEL 1;
COMP "rgmii_1_txd(2)" LOCATE = SITE "AJ22" LEVEL 1;
COMP "rgmii_1_txd(3)" LOCATE = SITE "AK22" LEVEL 1;
COMP "sram2_addr(10)" LOCATE = SITE "M28" LEVEL 1;
COMP "sram2_addr(11)" LOCATE = SITE "L34" LEVEL 1;
COMP "sram2_addr(12)" LOCATE = SITE "L33" LEVEL 1;
COMP "sram2_addr(13)" LOCATE = SITE "M29" LEVEL 1;
COMP "sram2_addr(14)" LOCATE = SITE "M32" LEVEL 1;
COMP "sram2_addr(15)" LOCATE = SITE "M34" LEVEL 1;
COMP "sram2_addr(16)" LOCATE = SITE "N29" LEVEL 1;
COMP "sram2_addr(17)" LOCATE = SITE "N30" LEVEL 1;
COMP "sram2_addr(18)" LOCATE = SITE "N31" LEVEL 1;
COMP "sram2_addr(19)" LOCATE = SITE "N32" LEVEL 1;
COMP "rgmii_2_rxd(0)" LOCATE = SITE "AE20" LEVEL 1;
COMP "rgmii_2_rxd(1)" LOCATE = SITE "AF20" LEVEL 1;
COMP "rgmii_2_rxd(2)" LOCATE = SITE "AH23" LEVEL 1;
COMP "rgmii_2_rxd(3)" LOCATE = SITE "AJ23" LEVEL 1;
COMP "rgmii_2_txd(0)" LOCATE = SITE "AG21" LEVEL 1;
COMP "rgmii_2_txd(1)" LOCATE = SITE "AH21" LEVEL 1;
COMP "rgmii_2_txd(2)" LOCATE = SITE "AK21" LEVEL 1;
COMP "rgmii_2_txd(3)" LOCATE = SITE "AM21" LEVEL 1;
COMP "nf2_err" LOCATE = SITE "D28" LEVEL 1;
COMP "rgmii_3_rxd(0)" LOCATE = SITE "AF19" LEVEL 1;
COMP "rgmii_3_rxd(1)" LOCATE = SITE "AG19" LEVEL 1;
COMP "rgmii_3_rxd(2)" LOCATE = SITE "AH20" LEVEL 1;
COMP "rgmii_3_rxd(3)" LOCATE = SITE "AJ20" LEVEL 1;
COMP "rgmii_0_rx_ctl" LOCATE = SITE "AK25" LEVEL 1;
COMP "rgmii_3_txd(0)" LOCATE = SITE "AH19" LEVEL 1;
COMP "rgmii_3_txd(1)" LOCATE = SITE "AJ19" LEVEL 1;
COMP "rgmii_3_txd(2)" LOCATE = SITE "AK19" LEVEL 1;
COMP "rgmii_3_txd(3)" LOCATE = SITE "AL19" LEVEL 1;
COMP "rgmii_0_tx_ctl" LOCATE = SITE "AG25" LEVEL 1;
COMP "rgmii_0_rxc" LOCATE = SITE "H18" LEVEL 1;
COMP "rgmii_0_txc" LOCATE = SITE "AF25" LEVEL 1;
COMP "rgmii_1_rxc" LOCATE = SITE "D18" LEVEL 1;
COMP "rgmii_1_txc" LOCATE = SITE "AJ24" LEVEL 1;
COMP "rgmii_2_rxc" LOCATE = SITE "AJ18" LEVEL 1;
COMP "rgmii_1_rx_ctl" LOCATE = SITE "AG22" LEVEL 1;
COMP "rgmii_2_txc" LOCATE = SITE "AJ21" LEVEL 1;
COMP "rgmii_3_rxc" LOCATE = SITE "AL18" LEVEL 1;
COMP "rgmii_3_txc" LOCATE = SITE "AL21" LEVEL 1;
COMP "rgmii_1_tx_ctl" LOCATE = SITE "AL24" LEVEL 1;
COMP "sram2_data(10)" LOCATE = SITE "K30" LEVEL 1;
COMP "sram2_data(11)" LOCATE = SITE "K31" LEVEL 1;
COMP "sram2_data(20)" LOCATE = SITE "T33" LEVEL 1;
COMP "sram2_data(12)" LOCATE = SITE "K33" LEVEL 1;
COMP "sram2_data(21)" LOCATE = SITE "T32" LEVEL 1;
COMP "sram2_data(13)" LOCATE = SITE "K34" LEVEL 1;
COMP "sram2_data(30)" LOCATE = SITE "U33" LEVEL 1;
COMP "sram2_data(22)" LOCATE = SITE "T31" LEVEL 1;
COMP "sram2_data(14)" LOCATE = SITE "L29" LEVEL 1;
COMP "sram2_data(31)" LOCATE = SITE "V29" LEVEL 1;
COMP "sram2_data(23)" LOCATE = SITE "T30" LEVEL 1;
COMP "sram2_data(15)" LOCATE = SITE "L30" LEVEL 1;
COMP "sram2_data(32)" LOCATE = SITE "V30" LEVEL 1;
COMP "sram2_data(24)" LOCATE = SITE "T29" LEVEL 1;
COMP "sram2_data(16)" LOCATE = SITE "L31" LEVEL 1;
COMP "sram2_data(33)" LOCATE = SITE "V31" LEVEL 1;
COMP "sram2_data(25)" LOCATE = SITE "T28" LEVEL 1;
COMP "sram2_data(17)" LOCATE = SITE "L32" LEVEL 1;
COMP "sram2_data(34)" LOCATE = SITE "V32" LEVEL 1;
COMP "sram2_data(26)" LOCATE = SITE "R34" LEVEL 1;
COMP "sram2_data(18)" LOCATE = SITE "U29" LEVEL 1;
COMP "sram2_data(35)" LOCATE = SITE "V33" LEVEL 1;
COMP "sram2_data(27)" LOCATE = SITE "U30" LEVEL 1;
COMP "sram2_data(19)" LOCATE = SITE "U28" LEVEL 1;
COMP "rgmii_2_rx_ctl" LOCATE = SITE "AL22" LEVEL 1;
COMP "sram2_data(28)" LOCATE = SITE "U31" LEVEL 1;
COMP "sram2_data(29)" LOCATE = SITE "U32" LEVEL 1;
COMP "rgmii_2_tx_ctl" LOCATE = SITE "AM22" LEVEL 1;
COMP "rgmii_3_rx_ctl" LOCATE = SITE "AK14" LEVEL 1;
COMP "rgmii_3_tx_ctl" LOCATE = SITE "AF18" LEVEL 1;
COMP "debug_clk(0)" LOCATE = SITE "AF16" LEVEL 1;
COMP "debug_clk(1)" LOCATE = SITE "AG16" LEVEL 1;
COMP "gtx_clk" LOCATE = SITE "J17" LEVEL 1;
COMP "sram1_bw(0)" LOCATE = SITE "AE31" LEVEL 1;
COMP "sram1_bw(1)" LOCATE = SITE "AE33" LEVEL 1;
COMP "sram1_bw(2)" LOCATE = SITE "AE34" LEVEL 1;
COMP "sram1_bw(3)" LOCATE = SITE "AF28" LEVEL 1;
COMP "cpci_rp_init_b" LOCATE = SITE "AL16" LEVEL 1;
COMP "sram2_bw(0)" LOCATE = SITE "N34" LEVEL 1;
COMP "sram2_bw(1)" LOCATE = SITE "P28" LEVEL 1;
COMP "sram2_bw(2)" LOCATE = SITE "P29" LEVEL 1;
COMP "sram2_bw(3)" LOCATE = SITE "P30" LEVEL 1;
COMP "cpci_rp_prog_b" LOCATE = SITE "AL15" LEVEL 1;
COMP "debug_data(10)" LOCATE = SITE "AK13" LEVEL 1;
COMP "debug_data(11)" LOCATE = SITE "AJ13" LEVEL 1;
COMP "debug_data(20)" LOCATE = SITE "AH11" LEVEL 1;
COMP "debug_data(12)" LOCATE = SITE "AK11" LEVEL 1;
COMP "debug_data(21)" LOCATE = SITE "AJ9" LEVEL 1;
COMP "debug_data(13)" LOCATE = SITE "AJ11" LEVEL 1;
COMP "debug_data(30)" LOCATE = SITE "AM9" LEVEL 1;
COMP "debug_data(22)" LOCATE = SITE "AM7" LEVEL 1;
COMP "debug_data(14)" LOCATE = SITE "AG11" LEVEL 1;
COMP "debug_data(31)" LOCATE = SITE "AK9" LEVEL 1;
COMP "debug_data(23)" LOCATE = SITE "AH10" LEVEL 1;
COMP "debug_data(15)" LOCATE = SITE "AJ12" LEVEL 1;
COMP "debug_data(24)" LOCATE = SITE "AK8" LEVEL 1;
COMP "debug_data(16)" LOCATE = SITE "AH13" LEVEL 1;
COMP "debug_data(25)" LOCATE = SITE "AL9" LEVEL 1;
COMP "debug_data(17)" LOCATE = SITE "AG10" LEVEL 1;
COMP "debug_data(26)" LOCATE = SITE "AL8" LEVEL 1;
COMP "debug_data(18)" LOCATE = SITE "AM11" LEVEL 1;
COMP "debug_data(27)" LOCATE = SITE "AG13" LEVEL 1;
COMP "debug_data(19)" LOCATE = SITE "AL11" LEVEL 1;
COMP "debug_data(28)" LOCATE = SITE "AL7" LEVEL 1;
COMP "debug_data(29)" LOCATE = SITE "AK10" LEVEL 1;
COMP "dma_data(10)" LOCATE = SITE "F8" LEVEL 1;
COMP "dma_data(11)" LOCATE = SITE "F7" LEVEL 1;
COMP "dma_data(20)" LOCATE = SITE "E2" LEVEL 1;
COMP "dma_data(12)" LOCATE = SITE "E7" LEVEL 1;
COMP "dma_data(21)" LOCATE = SITE "E1" LEVEL 1;
COMP "dma_data(13)" LOCATE = SITE "E6" LEVEL 1;
COMP "dma_data(30)" LOCATE = SITE "G2" LEVEL 1;
COMP "dma_data(22)" LOCATE = SITE "F5" LEVEL 1;
COMP "dma_data(14)" LOCATE = SITE "D6" LEVEL 1;
COMP "dma_data(31)" LOCATE = SITE "G1" LEVEL 1;
COMP "dma_data(23)" LOCATE = SITE "F4" LEVEL 1;
COMP "dma_data(15)" LOCATE = SITE "D5" LEVEL 1;
COMP "dma_data(24)" LOCATE = SITE "F2" LEVEL 1;
COMP "dma_data(16)" LOCATE = SITE "D2" LEVEL 1;
COMP "dma_data(25)" LOCATE = SITE "F1" LEVEL 1;
COMP "dma_data(17)" LOCATE = SITE "D1" LEVEL 1;
COMP "dma_data(26)" LOCATE = SITE "G6" LEVEL 1;
COMP "dma_data(18)" LOCATE = SITE "E4" LEVEL 1;
COMP "dma_data(27)" LOCATE = SITE "G5" LEVEL 1;
COMP "dma_data(19)" LOCATE = SITE "E3" LEVEL 1;
COMP "dma_data(28)" LOCATE = SITE "G4" LEVEL 1;
COMP "dma_data(29)" LOCATE = SITE "G3" LEVEL 1;
COMP "cpci_rp_en" LOCATE = SITE "AJ16" LEVEL 1;
COMP "cpci_debug_data(10)" LOCATE = SITE "T3" LEVEL 1;
COMP "cpci_debug_data(11)" LOCATE = SITE "T4" LEVEL 1;
COMP "cpci_debug_data(20)" LOCATE = SITE "P3" LEVEL 1;
COMP "cpci_debug_data(12)" LOCATE = SITE "T5" LEVEL 1;
COMP "cpci_debug_data(21)" LOCATE = SITE "P4" LEVEL 1;
COMP "cpci_debug_data(13)" LOCATE = SITE "T6" LEVEL 1;
COMP "cpci_debug_data(22)" LOCATE = SITE "P5" LEVEL 1;
COMP "cpci_debug_data(14)" LOCATE = SITE "R1" LEVEL 1;
COMP "cpci_debug_data(23)" LOCATE = SITE "P6" LEVEL 1;
COMP "cpci_debug_data(15)" LOCATE = SITE "R2" LEVEL 1;
COMP "cpci_debug_data(24)" LOCATE = SITE "N1" LEVEL 1;
COMP "cpci_debug_data(16)" LOCATE = SITE "R3" LEVEL 1;
COMP "cpci_debug_data(25)" LOCATE = SITE "N2" LEVEL 1;
COMP "cpci_debug_data(17)" LOCATE = SITE "R4" LEVEL 1;
COMP "cpci_debug_data(26)" LOCATE = SITE "N3" LEVEL 1;
COMP "cpci_debug_data(18)" LOCATE = SITE "R6" LEVEL 1;
COMP "cpci_debug_data(27)" LOCATE = SITE "N4" LEVEL 1;
COMP "cpci_debug_data(19)" LOCATE = SITE "P1" LEVEL 1;
COMP "cpci_debug_data(28)" LOCATE = SITE "N5" LEVEL 1;
COMP "sram1_addr(0)" LOCATE = SITE "AF29" LEVEL 1;
COMP "sram1_addr(1)" LOCATE = SITE "AF30" LEVEL 1;
COMP "sram1_addr(2)" LOCATE = SITE "AF31" LEVEL 1;
COMP "sram1_addr(3)" LOCATE = SITE "AF32" LEVEL 1;
COMP "sram1_addr(4)" LOCATE = SITE "AF33" LEVEL 1;
COMP "sram1_addr(5)" LOCATE = SITE "AG29" LEVEL 1;
COMP "sram1_addr(6)" LOCATE = SITE "AG30" LEVEL 1;
COMP "sram1_addr(7)" LOCATE = SITE "AG31" LEVEL 1;
COMP "sram1_addr(8)" LOCATE = SITE "AD29" LEVEL 1;
COMP "sram1_addr(9)" LOCATE = SITE "AC34" LEVEL 1;
COMP "cpci_clk" LOCATE = SITE "E17" LEVEL 1;
COMP "sram1_data(0)" LOCATE = SITE "Y34" LEVEL 1;
COMP "sram1_data(1)" LOCATE = SITE "Y33" LEVEL 1;
COMP "sram1_data(2)" LOCATE = SITE "Y32" LEVEL 1;
COMP "sram1_data(3)" LOCATE = SITE "Y31" LEVEL 1;
COMP "sram1_data(4)" LOCATE = SITE "W33" LEVEL 1;
COMP "sram1_data(5)" LOCATE = SITE "W32" LEVEL 1;
COMP "sram1_data(6)" LOCATE = SITE "W31" LEVEL 1;
COMP "sram1_data(7)" LOCATE = SITE "W30" LEVEL 1;
COMP "sram1_data(8)" LOCATE = SITE "W29" LEVEL 1;
COMP "sram1_data(9)" LOCATE = SITE "AA30" LEVEL 1;
COMP "sram2_addr(0)" LOCATE = SITE "P32" LEVEL 1;
COMP "sram2_addr(1)" LOCATE = SITE "P33" LEVEL 1;
COMP "cpci_req" LOCATE = SITE "E29" LEVEL 1;
COMP "sram2_addr(2)" LOCATE = SITE "P34" LEVEL 1;
COMP "sram2_addr(3)" LOCATE = SITE "R28" LEVEL 1;
COMP "sram2_addr(4)" LOCATE = SITE "R29" LEVEL 1;
COMP "sram2_addr(5)" LOCATE = SITE "R31" LEVEL 1;
COMP "sram2_addr(6)" LOCATE = SITE "R33" LEVEL 1;
COMP "sram2_addr(7)" LOCATE = SITE "R32" LEVEL 1;
COMP "sram2_addr(8)" LOCATE = SITE "M33" LEVEL 1;
COMP "sram2_addr(9)" LOCATE = SITE "M31" LEVEL 1;
COMP "sram2_data(0)" LOCATE = SITE "J33" LEVEL 1;
COMP "sram2_data(1)" LOCATE = SITE "J32" LEVEL 1;
COMP "sram2_data(2)" LOCATE = SITE "J31" LEVEL 1;
COMP "sram2_data(3)" LOCATE = SITE "H32" LEVEL 1;
COMP "sram2_data(4)" LOCATE = SITE "H31" LEVEL 1;
COMP "sram2_data(5)" LOCATE = SITE "G34" LEVEL 1;
COMP "sram2_data(6)" LOCATE = SITE "G33" LEVEL 1;
COMP "sram2_data(7)" LOCATE = SITE "G32" LEVEL 1;
COMP "sram2_data(8)" LOCATE = SITE "G31" LEVEL 1;
COMP "sram2_data(9)" LOCATE = SITE "H33" LEVEL 1;
COMP "core_clk" LOCATE = SITE "D17" LEVEL 1;
COMP "phy_mdc" LOCATE = SITE "AL34" LEVEL 1;
COMP "debug_data(0)" LOCATE = SITE "AJ15" LEVEL 1;
COMP "debug_data(1)" LOCATE = SITE "AH15" LEVEL 1;
COMP "debug_data(2)" LOCATE = SITE "AM14" LEVEL 1;
COMP "debug_data(3)" LOCATE = SITE "AJ14" LEVEL 1;
COMP "debug_data(4)" LOCATE = SITE "AH14" LEVEL 1;
COMP "debug_data(5)" LOCATE = SITE "AG14" LEVEL 1;
COMP "debug_data(6)" LOCATE = SITE "AF14" LEVEL 1;
COMP "debug_data(7)" LOCATE = SITE "AL12" LEVEL 1;
COMP "debug_data(8)" LOCATE = SITE "AM13" LEVEL 1;
COMP "debug_data(9)" LOCATE = SITE "AL13" LEVEL 1;
COMP "dma_data(0)" LOCATE = SITE "C11" LEVEL 1;
COMP "dma_data(1)" LOCATE = SITE "H10" LEVEL 1;
COMP "dma_data(2)" LOCATE = SITE "G10" LEVEL 1;
COMP "dma_data(3)" LOCATE = SITE "E10" LEVEL 1;
COMP "dma_data(4)" LOCATE = SITE "D10" LEVEL 1;
COMP "dma_data(5)" LOCATE = SITE "G9" LEVEL 1;
COMP "dma_data(6)" LOCATE = SITE "F9" LEVEL 1;
COMP "dma_data(7)" LOCATE = SITE "E9" LEVEL 1;
COMP "dma_data(8)" LOCATE = SITE "D9" LEVEL 1;
COMP "dma_data(9)" LOCATE = SITE "C9" LEVEL 1;
COMP "cpci_debug_data(0)" LOCATE = SITE "T2" LEVEL 1;
COMP "cpci_debug_data(1)" LOCATE = SITE "P2" LEVEL 1;
COMP "cpci_debug_data(2)" LOCATE = SITE "M1" LEVEL 1;
COMP "cpci_debug_data(3)" LOCATE = SITE "M4" LEVEL 1;
COMP "cpci_debug_data(4)" LOCATE = SITE "M6" LEVEL 1;
COMP "cpci_debug_data(5)" LOCATE = SITE "L1" LEVEL 1;
COMP "cpci_debug_data(6)" LOCATE = SITE "L2" LEVEL 1;
COMP "cpci_debug_data(7)" LOCATE = SITE "L3" LEVEL 1;
COMP "cpci_debug_data(8)" LOCATE = SITE "L4" LEVEL 1;
COMP "cpci_debug_data(9)" LOCATE = SITE "L5" LEVEL 1;
COMP "sram1_we" LOCATE = SITE "AE28" LEVEL 1;
COMP "phy_mdio" LOCATE = SITE "AL33" LEVEL 1;
COMP "sram2_we" LOCATE = SITE "N33" LEVEL 1;
COMP "sram1_zz" LOCATE = SITE "AE30" LEVEL 1;
COMP "sram2_zz" LOCATE = SITE "P31" LEVEL 1;
COMP "dma_q_nearly_full_c2n" LOCATE = SITE "H6" LEVEL 1;
COMP "dma_q_nearly_full_n2c" LOCATE = SITE "E31" LEVEL 1;
COMP "dma_op_code_ack(0)" LOCATE = SITE "H4" LEVEL 1;
COMP "dma_op_code_ack(1)" LOCATE = SITE "H5" LEVEL 1;
COMP "dma_op_queue_id(0)" LOCATE = SITE "J6" LEVEL 1;
COMP "dma_op_queue_id(1)" LOCATE = SITE "H1" LEVEL 1;
COMP "dma_op_queue_id(2)" LOCATE = SITE "J5" LEVEL 1;
COMP "dma_op_queue_id(3)" LOCATE = SITE "J3" LEVEL 1;
COMP "cpci_addr(10)" LOCATE = SITE "D15" LEVEL 1;
COMP "cpci_addr(11)" LOCATE = SITE "H14" LEVEL 1;
COMP "cpci_addr(20)" LOCATE = SITE "E13" LEVEL 1;
COMP "cpci_addr(12)" LOCATE = SITE "G14" LEVEL 1;
COMP "cpci_addr(21)" LOCATE = SITE "D13" LEVEL 1;
COMP "cpci_addr(13)" LOCATE = SITE "F14" LEVEL 1;
COMP "cpci_addr(22)" LOCATE = SITE "C13" LEVEL 1;
COMP "cpci_addr(14)" LOCATE = SITE "E14" LEVEL 1;
COMP "cpci_addr(23)" LOCATE = SITE "D12" LEVEL 1;
COMP "cpci_addr(15)" LOCATE = SITE "D14" LEVEL 1;
COMP "cpci_addr(24)" LOCATE = SITE "N6" LEVEL 1;
COMP "cpci_addr(16)" LOCATE = SITE "C14" LEVEL 1;
COMP "cpci_addr(25)" LOCATE = SITE "M2" LEVEL 1;
COMP "cpci_addr(17)" LOCATE = SITE "H13" LEVEL 1;
COMP "cpci_addr(26)" LOCATE = SITE "M3" LEVEL 1;
COMP "cpci_addr(18)" LOCATE = SITE "G13" LEVEL 1;
COMP "cpci_addr(19)" LOCATE = SITE "F13" LEVEL 1;
COMP "cpci_data(10)" LOCATE = SITE "E25" LEVEL 1;
COMP "cpci_data(11)" LOCATE = SITE "D25" LEVEL 1;
COMP "cpci_data(20)" LOCATE = SITE "C22" LEVEL 1;
COMP "cpci_data(12)" LOCATE = SITE "D24" LEVEL 1;
COMP "cpci_data(21)" LOCATE = SITE "H21" LEVEL 1;
COMP "cpci_data(13)" LOCATE = SITE "C24" LEVEL 1;
COMP "cpci_data(30)" LOCATE = SITE "H19" LEVEL 1;
COMP "cpci_data(22)" LOCATE = SITE "G21" LEVEL 1;
COMP "cpci_data(14)" LOCATE = SITE "D23" LEVEL 1;
COMP "cpci_data(31)" LOCATE = SITE "G19" LEVEL 1;
COMP "cpci_data(23)" LOCATE = SITE "F21" LEVEL 1;
COMP "cpci_data(15)" LOCATE = SITE "H22" LEVEL 1;
COMP "cpci_data(24)" LOCATE = SITE "E21" LEVEL 1;
COMP "cpci_data(16)" LOCATE = SITE "G22" LEVEL 1;
COMP "cpci_data(25)" LOCATE = SITE "D21" LEVEL 1;
COMP "cpci_data(17)" LOCATE = SITE "F22" LEVEL 1;
COMP "cpci_data(26)" LOCATE = SITE "C21" LEVEL 1;
COMP "cpci_data(18)" LOCATE = SITE "E22" LEVEL 1;
COMP "cpci_data(27)" LOCATE = SITE "G20" LEVEL 1;
COMP "cpci_data(19)" LOCATE = SITE "D22" LEVEL 1;
COMP "cpci_data(28)" LOCATE = SITE "F20" LEVEL 1;
COMP "cpci_data(29)" LOCATE = SITE "D20" LEVEL 1;
COMP "dma_op_code_req(0)" LOCATE = SITE "H2" LEVEL 1;
COMP "dma_op_code_req(1)" LOCATE = SITE "H3" LEVEL 1;
COMP "dma_vld_c2n" LOCATE = SITE "D34" LEVEL 1;
COMP "dma_vld_n2c" LOCATE = SITE "J2" LEVEL 1;
COMP "cpci_addr(0)" LOCATE = SITE "F19" LEVEL 1;
COMP "cpci_addr(1)" LOCATE = SITE "E19" LEVEL 1;
COMP "cpci_addr(2)" LOCATE = SITE "D19" LEVEL 1;
COMP "cpci_addr(3)" LOCATE = SITE "H16" LEVEL 1;
COMP "cpci_addr(4)" LOCATE = SITE "G16" LEVEL 1;
COMP "cpci_addr(5)" LOCATE = SITE "F16" LEVEL 1;
COMP "cpci_addr(6)" LOCATE = SITE "E16" LEVEL 1;
COMP "cpci_addr(7)" LOCATE = SITE "D16" LEVEL 1;
COMP "cpci_addr(8)" LOCATE = SITE "G15" LEVEL 1;
COMP "cpci_addr(9)" LOCATE = SITE "F15" LEVEL 1;
COMP "cpci_data(0)" LOCATE = SITE "F28" LEVEL 1;
COMP "cpci_data(1)" LOCATE = SITE "F27" LEVEL 1;
COMP "cpci_data(2)" LOCATE = SITE "H26" LEVEL 1;
COMP "cpci_data(3)" LOCATE = SITE "G26" LEVEL 1;
COMP "cpci_data(4)" LOCATE = SITE "F26" LEVEL 1;
COMP "cpci_data(5)" LOCATE = SITE "E26" LEVEL 1;
COMP "cpci_data(6)" LOCATE = SITE "D26" LEVEL 1;
COMP "cpci_data(7)" LOCATE = SITE "C26" LEVEL 1;
COMP "cpci_data(8)" LOCATE = SITE "H25" LEVEL 1;
COMP "cpci_data(9)" LOCATE = SITE "G25" LEVEL 1;
COMP "BUFGMUX_TXCLK" LOCATE = SITE "BUFGMUX2S" LEVEL 1;
COMP "BUFGMUX_TXCLK90" LOCATE = SITE "BUFGMUX3P" LEVEL 1;
COMP "BUFGMUX_CPCI_CLK" LOCATE = SITE "BUFGMUX0S" LEVEL 1;
NET "cpci_clk_ibuf" BEL "BUFGMUX_CPCI_CLK.GCLKMUX" USELOCALCONNECT;
COMP "BUFGMUX_RGMII_0_RXCLK" LOCATE = SITE "BUFGMUX4S" LEVEL 1;
COMP "BUFGMUX_RGMII_1_RXCLK" LOCATE = SITE "BUFGMUX6S" LEVEL 1;
COMP "BUFGMUX_RGMII_2_RXCLK" LOCATE = SITE "BUFGMUX5S" LEVEL 1;
COMP "BUFGMUX_CORE_CLK" LOCATE = SITE "BUFGMUX1P" LEVEL 1;
NET "cpci_clk_ibuf" BEL "BUFGMUX_CORE_CLK.GCLKMUX" USELOCALCONNECT;
COMP "BUFGMUX_RGMII_3_RXCLK" LOCATE = SITE "BUFGMUX7S" LEVEL 1;
PIN rgmii_0_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_0_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_0_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_1_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_1_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_2_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_2_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_3_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_3_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
TIMEGRP clk_tx_gmii = PIN "rgmii_0_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_0_io/rgmii_tx_ctl_falling" BEL "rgmii_0_io/gmii_txd_falling_3"
        BEL "rgmii_0_io/gmii_txd_falling_2" BEL
        "rgmii_0_io/gmii_txd_falling_1" BEL "rgmii_0_io/gmii_txd_falling_0"
        BEL "rgmii_0_io/rgmii_tx_ctl_rising" BEL
        "rgmii_0_io/gmii_txd_rising_7" BEL "rgmii_0_io/gmii_txd_rising_6" BEL
        "rgmii_0_io/gmii_txd_rising_5" BEL "rgmii_0_io/gmii_txd_rising_4" BEL
        "rgmii_0_io/gmii_txd_rising_3" BEL "rgmii_0_io/gmii_txd_rising_2" BEL
        "rgmii_0_io/gmii_txd_rising_1" BEL "rgmii_0_io/gmii_txd_rising_0" BEL
        "rgmii_0_io/gmii_tx_en_rising" PIN
        "rgmii_1_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_1_io/rgmii_tx_ctl_falling" BEL "rgmii_1_io/gmii_txd_falling_3"
        BEL "rgmii_1_io/gmii_txd_falling_2" BEL
        "rgmii_1_io/gmii_txd_falling_1" BEL "rgmii_1_io/gmii_txd_falling_0"
        BEL "rgmii_1_io/rgmii_tx_ctl_rising" BEL
        "rgmii_1_io/gmii_txd_rising_7" BEL "rgmii_1_io/gmii_txd_rising_6" BEL
        "rgmii_1_io/gmii_txd_rising_5" BEL "rgmii_1_io/gmii_txd_rising_4" BEL
        "rgmii_1_io/gmii_txd_rising_3" BEL "rgmii_1_io/gmii_txd_rising_2" BEL
        "rgmii_1_io/gmii_txd_rising_1" BEL "rgmii_1_io/gmii_txd_rising_0" BEL
        "rgmii_1_io/gmii_tx_en_rising" PIN
        "rgmii_2_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_2_io/rgmii_tx_ctl_falling" BEL "rgmii_2_io/gmii_txd_falling_3"
        BEL "rgmii_2_io/gmii_txd_falling_2" BEL
        "rgmii_2_io/gmii_txd_falling_1" BEL "rgmii_2_io/gmii_txd_falling_0"
        BEL "rgmii_2_io/rgmii_tx_ctl_rising" BEL
        "rgmii_2_io/gmii_txd_rising_7" BEL "rgmii_2_io/gmii_txd_rising_6" BEL
        "rgmii_2_io/gmii_txd_rising_5" BEL "rgmii_2_io/gmii_txd_rising_4" BEL
        "rgmii_2_io/gmii_txd_rising_3" BEL "rgmii_2_io/gmii_txd_rising_2" BEL
        "rgmii_2_io/gmii_txd_rising_1" BEL "rgmii_2_io/gmii_txd_rising_0" BEL
        "rgmii_2_io/gmii_tx_en_rising" PIN
        "rgmii_3_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_3_io/rgmii_tx_ctl_falling" BEL "rgmii_3_io/gmii_txd_falling_3"
        BEL "rgmii_3_io/gmii_txd_falling_2" BEL
        "rgmii_3_io/gmii_txd_falling_1" BEL "rgmii_3_io/gmii_txd_falling_0"
        BEL "rgmii_3_io/rgmii_tx_ctl_rising" BEL
        "rgmii_3_io/gmii_txd_rising_7" BEL "rgmii_3_io/gmii_txd_rising_6" BEL
        "rgmii_3_io/gmii_txd_rising_5" BEL "rgmii_3_io/gmii_txd_rising_4" BEL
        "rgmii_3_io/gmii_txd_rising_3" BEL "rgmii_3_io/gmii_txd_rising_2" BEL
        "rgmii_3_io/gmii_txd_rising_1" BEL "rgmii_3_io/gmii_txd_rising_0" BEL
        "rgmii_3_io/gmii_tx_en_rising" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31";
TIMEGRP rgmii_rising = BEL "rgmii_0_io/gmii_rx_er_reg" BEL
        "rgmii_0_io/gmii_rxd_reg_7" BEL "rgmii_0_io/gmii_rxd_reg_6" BEL
        "rgmii_0_io/gmii_rxd_reg_5" BEL "rgmii_0_io/gmii_rxd_reg_4" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rxd_reg_7" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/gmii_rx_er_reg" BEL "rgmii_1_io/gmii_rxd_reg_7" BEL
        "rgmii_1_io/gmii_rxd_reg_6" BEL "rgmii_1_io/gmii_rxd_reg_5" BEL
        "rgmii_1_io/gmii_rxd_reg_4" BEL "rgmii_1_io/rgmii_rxd_reg_4" BEL
        "rgmii_1_io/rgmii_rxd_reg_5" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_6" BEL "rgmii_2_io/gmii_rx_er_reg" BEL
        "rgmii_2_io/gmii_rxd_reg_7" BEL "rgmii_2_io/gmii_rxd_reg_6" BEL
        "rgmii_2_io/gmii_rxd_reg_5" BEL "rgmii_2_io/gmii_rxd_reg_4" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rxd_reg_7" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/gmii_rx_er_reg" BEL "rgmii_3_io/gmii_rxd_reg_7" BEL
        "rgmii_3_io/gmii_rxd_reg_6" BEL "rgmii_3_io/gmii_rxd_reg_5" BEL
        "rgmii_3_io/gmii_rxd_reg_4" BEL "rgmii_3_io/rgmii_rxd_reg_4" BEL
        "rgmii_3_io/rgmii_rxd_reg_5" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_6";
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
TIMEGRP clk_rx = BEL "rgmii_0_io/gmii_rx_er_reg" BEL
        "rgmii_0_io/gmii_rxd_reg_7" BEL "rgmii_0_io/gmii_rxd_reg_6" BEL
        "rgmii_0_io/gmii_rxd_reg_5" BEL "rgmii_0_io/gmii_rxd_reg_4" BEL
        "rgmii_0_io/gmii_rxd_reg_3" BEL "rgmii_0_io/gmii_rxd_reg_2" BEL
        "rgmii_0_io/gmii_rxd_reg_1" BEL "rgmii_0_io/gmii_rxd_reg_0" BEL
        "rgmii_0_io/gmii_rx_dv_reg" BEL "rgmii_0_io/rgmii_rx_ctl_reg" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rx_dv_reg" BEL "rgmii_0_io/rgmii_rxd_reg_7" BEL
        "rgmii_0_io/rgmii_rxd_reg_0" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_0_io/rgmii_rxd_reg_2" BEL "rgmii_0_io/rgmii_rxd_reg_3" BEL
        "rgmii_0_io/rgmii_rxd_reg_1" BEL "rgmii_0_io/rgmii_rx_dv_ddr" BEL
        "rgmii_0_io/rgmii_rxd_ddr_4" BEL "rgmii_0_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_0_io/rgmii_rxd_ddr_5" BEL "rgmii_0_io/rgmii_rxd_ddr_6" BEL
        "rgmii_0_io/rgmii_rxd_ddr_7" BEL "rgmii_0_io/rgmii_rxd_ddr_0" BEL
        "rgmii_0_io/rgmii_rxd_ddr_2" BEL "rgmii_0_io/rgmii_rxd_ddr_3" BEL
        "rgmii_0_io/rgmii_rxd_ddr_1" BEL "rgmii_1_io/gmii_rx_er_reg" BEL
        "rgmii_1_io/gmii_rxd_reg_7" BEL "rgmii_1_io/gmii_rxd_reg_6" BEL
        "rgmii_1_io/gmii_rxd_reg_5" BEL "rgmii_1_io/gmii_rxd_reg_4" BEL
        "rgmii_1_io/gmii_rxd_reg_3" BEL "rgmii_1_io/gmii_rxd_reg_2" BEL
        "rgmii_1_io/gmii_rxd_reg_1" BEL "rgmii_1_io/gmii_rxd_reg_0" BEL
        "rgmii_1_io/gmii_rx_dv_reg" BEL "rgmii_1_io/rgmii_rx_ctl_reg" BEL
        "rgmii_1_io/rgmii_rxd_reg_4" BEL "rgmii_1_io/rgmii_rxd_reg_5" BEL
        "rgmii_1_io/rgmii_rx_dv_reg" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_0" BEL "rgmii_1_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/rgmii_rxd_reg_2" BEL "rgmii_1_io/rgmii_rxd_reg_3" BEL
        "rgmii_1_io/rgmii_rxd_reg_1" BEL "rgmii_1_io/rgmii_rx_dv_ddr" BEL
        "rgmii_1_io/rgmii_rxd_ddr_4" BEL "rgmii_1_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_1_io/rgmii_rxd_ddr_5" BEL "rgmii_1_io/rgmii_rxd_ddr_6" BEL
        "rgmii_1_io/rgmii_rxd_ddr_7" BEL "rgmii_1_io/rgmii_rxd_ddr_0" BEL
        "rgmii_1_io/rgmii_rxd_ddr_2" BEL "rgmii_1_io/rgmii_rxd_ddr_3" BEL
        "rgmii_1_io/rgmii_rxd_ddr_1" BEL "rgmii_2_io/gmii_rx_er_reg" BEL
        "rgmii_2_io/gmii_rxd_reg_7" BEL "rgmii_2_io/gmii_rxd_reg_6" BEL
        "rgmii_2_io/gmii_rxd_reg_5" BEL "rgmii_2_io/gmii_rxd_reg_4" BEL
        "rgmii_2_io/gmii_rxd_reg_3" BEL "rgmii_2_io/gmii_rxd_reg_2" BEL
        "rgmii_2_io/gmii_rxd_reg_1" BEL "rgmii_2_io/gmii_rxd_reg_0" BEL
        "rgmii_2_io/gmii_rx_dv_reg" BEL "rgmii_2_io/rgmii_rx_ctl_reg" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rx_dv_reg" BEL "rgmii_2_io/rgmii_rxd_reg_7" BEL
        "rgmii_2_io/rgmii_rxd_reg_0" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_2_io/rgmii_rxd_reg_2" BEL "rgmii_2_io/rgmii_rxd_reg_3" BEL
        "rgmii_2_io/rgmii_rxd_reg_1" BEL "rgmii_2_io/rgmii_rx_dv_ddr" BEL
        "rgmii_2_io/rgmii_rxd_ddr_4" BEL "rgmii_2_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_2_io/rgmii_rxd_ddr_5" BEL "rgmii_2_io/rgmii_rxd_ddr_6" BEL
        "rgmii_2_io/rgmii_rxd_ddr_7" BEL "rgmii_2_io/rgmii_rxd_ddr_0" BEL
        "rgmii_2_io/rgmii_rxd_ddr_2" BEL "rgmii_2_io/rgmii_rxd_ddr_3" BEL
        "rgmii_2_io/rgmii_rxd_ddr_1" BEL "rgmii_3_io/gmii_rx_er_reg" BEL
        "rgmii_3_io/gmii_rxd_reg_7" BEL "rgmii_3_io/gmii_rxd_reg_6" BEL
        "rgmii_3_io/gmii_rxd_reg_5" BEL "rgmii_3_io/gmii_rxd_reg_4" BEL
        "rgmii_3_io/gmii_rxd_reg_3" BEL "rgmii_3_io/gmii_rxd_reg_2" BEL
        "rgmii_3_io/gmii_rxd_reg_1" BEL "rgmii_3_io/gmii_rxd_reg_0" BEL
        "rgmii_3_io/gmii_rx_dv_reg" BEL "rgmii_3_io/rgmii_rx_ctl_reg" BEL
        "rgmii_3_io/rgmii_rxd_reg_4" BEL "rgmii_3_io/rgmii_rxd_reg_5" BEL
        "rgmii_3_io/rgmii_rx_dv_reg" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_0" BEL "rgmii_3_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/rgmii_rxd_reg_2" BEL "rgmii_3_io/rgmii_rxd_reg_3" BEL
        "rgmii_3_io/rgmii_rxd_reg_1" BEL "rgmii_3_io/rgmii_rx_dv_ddr" BEL
        "rgmii_3_io/rgmii_rxd_ddr_4" BEL "rgmii_3_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_3_io/rgmii_rxd_ddr_5" BEL "rgmii_3_io/rgmii_rxd_ddr_6" BEL
        "rgmii_3_io/rgmii_rxd_ddr_7" BEL "rgmii_3_io/rgmii_rxd_ddr_0" BEL
        "rgmii_3_io/rgmii_rxd_ddr_2" BEL "rgmii_3_io/rgmii_rxd_ddr_3" BEL
        "rgmii_3_io/rgmii_rxd_ddr_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)";
TIMEGRP rgmii_falling = BEL "rgmii_0_io/rgmii_rx_ctl_reg" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rxd_reg_7" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/rgmii_rx_ctl_reg" BEL "rgmii_1_io/rgmii_rxd_reg_4" BEL
        "rgmii_1_io/rgmii_rxd_reg_5" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_6" BEL "rgmii_2_io/rgmii_rx_ctl_reg" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rxd_reg_7" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/rgmii_rx_ctl_reg" BEL "rgmii_3_io/rgmii_rxd_reg_4" BEL
        "rgmii_3_io/rgmii_rxd_reg_5" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_6";
PIN nf2_core/debug_clk_1_ddr_iob/FF0_pins<1> = BEL
        "nf2_core/debug_clk_1_ddr_iob/FF0" PINNAME CK;
PIN nf2_core/debug_clk_1_ddr_iob/FF1_pins<1> = BEL
        "nf2_core/debug_clk_1_ddr_iob/FF1" PINNAME CK;
PIN nf2_core/debug_clk_0_ddr_iob/FF0_pins<1> = BEL
        "nf2_core/debug_clk_0_ddr_iob/FF0" PINNAME CK;
PIN nf2_core/debug_clk_0_ddr_iob/FF1_pins<1> = BEL
        "nf2_core/debug_clk_0_ddr_iob/FF1" PINNAME CK;
TIMEGRP cpci_clk = BEL "nf2_core/user_data_path/udp_reg_master/core_reg_ack"
        BEL "nf2_core/user_data_path/udp_reg_master/count_0" BEL
        "nf2_core/user_data_path/udp_reg_master/count_1" BEL
        "nf2_core/user_data_path/udp_reg_master/count_2" BEL
        "nf2_core/user_data_path/udp_reg_master/count_3" BEL
        "nf2_core/user_data_path/udp_reg_master/count_4" BEL
        "nf2_core/user_data_path/udp_reg_master/count_5" BEL
        "nf2_core/user_data_path/udp_reg_master/count_6" BEL
        "nf2_core/user_data_path/udp_reg_master/count_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_req_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_ack_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_0" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_1" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_2" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_3" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_4" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_5" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_6" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_7" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_8" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_9" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_10" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_11" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_12" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_13" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_14" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_15" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_16" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_17" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_18" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_19" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_20" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_21" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_23" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_24" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_25" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_26" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_27" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_28" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_29" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_30" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_31" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_23" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_24" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_25" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_26" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_27" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_28" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_29" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_30" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_31" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd1" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd2" BEL
        "nf2_core/user_data_path/input_arbiter/state_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_wr" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_0" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_1" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_0" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_1" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_3" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_4" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_5" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_6" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_8" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_9" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_10" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_11" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_12" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_13" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_14" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_15" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_16" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_17" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_18" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_19" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_20" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_21" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_22" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_23" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_24" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_25" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_26" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_27" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_28" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_29" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_30" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_31" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_32" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_33" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_34" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_35" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_36" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_37" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_38" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_39" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_40" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_41" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_42" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_43" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_44" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_45" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_46" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_47" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_48" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_49" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_50" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_51" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_52" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_53" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_54" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_55" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_56" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_57" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_58" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_59" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_60" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_61" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_62" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_63" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_63"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_rd_wr_L_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_22"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_req_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_ack_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_0" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_1" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_2" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_3" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_4" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_5" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_6" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_7" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_8" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_9" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_10" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_11" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_12" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_13" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_14" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_15" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_16" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_17" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_18" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_19" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_20" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_21" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_22" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_23" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_24" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_25" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_26" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_27" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_28" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_29" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_30" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_31" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_59"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_60"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_61"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_62"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_63"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_wr"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_6"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_31" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_30" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_29" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_26" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_28" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_27" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_25" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_24" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_21" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_23" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_22" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_20" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_19" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_16" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_18" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_17" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_15" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_14" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_11" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_13" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_12" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_10" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_9" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_6" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_8" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_7" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_5" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_4" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_1" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_3" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_2" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_0" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_hit" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_0"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU441"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU443"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU445"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU447"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU449"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU451"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU453"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU455"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU457"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU459"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU461"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU463"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU465"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU467"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU469"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU471"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU475"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU477"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU479"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU481"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU483"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU485"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU487"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU489"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU491"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU493"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU495"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU497"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU499"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU501"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU503"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU505"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU509"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU511"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU513"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU515"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU517"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU519"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU521"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU523"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU525"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU527"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU529"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU531"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU533"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU535"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU537"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU539"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU543"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU545"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU547"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU549"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU551"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU553"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU555"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU557"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU559"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU561"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU563"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU565"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU567"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU569"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU571"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU573"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU577"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU579"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU581"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU583"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU585"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU587"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU589"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU591"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU593"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU595"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU597"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU599"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU601"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU603"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU605"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU607"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU611"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU613"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU615"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU617"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU619"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU621"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU623"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU625"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU627"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU629"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU631"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU633"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU635"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU637"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU639"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU641"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU645"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU647"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU649"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU651"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU653"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU655"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU657"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU659"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU661"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU663"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU665"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU667"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU669"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU671"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU673"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU675"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU679"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU681"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU683"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU685"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU687"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU689"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU691"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU693"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU695"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU697"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU699"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU701"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU703"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU705"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU707"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU709"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU713"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU715"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU717"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU719"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU721"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU723"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU725"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU727"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU729"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU731"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU733"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU735"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU737"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU739"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU741"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU743"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU747"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU749"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU751"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU753"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU755"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU757"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU759"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU761"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU763"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU765"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU767"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU769"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU771"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU773"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU775"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU777"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU781"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU783"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU785"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU787"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU789"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU791"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU793"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU795"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU797"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU799"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU801"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU803"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU805"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU807"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU809"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU811"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU815"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU817"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU819"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU821"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU823"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU825"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU827"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU829"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU831"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU833"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU835"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU837"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU839"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU841"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU843"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU845"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU849"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU851"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU853"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU855"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU857"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU859"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU861"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU863"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU865"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU867"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU869"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU871"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU873"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU875"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU877"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU879"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU883"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU885"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU887"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU889"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU891"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU893"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU895"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU897"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU899"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU901"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU903"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU905"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU907"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU909"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU911"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU913"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU917"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU919"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU921"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU923"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU925"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU927"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU929"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU931"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU933"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU935"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU937"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU939"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU941"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU943"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU945"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU947"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU951"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU953"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU955"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU957"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU959"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU961"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU963"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU965"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU967"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU969"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU971"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU973"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU975"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU977"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU979"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU981"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU985"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU987"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU989"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU991"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU993"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU995"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU997"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU999"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1001"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1003"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1005"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1007"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1009"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1011"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1013"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1015"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1019"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1021"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1023"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1025"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1027"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1029"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1031"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1033"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1035"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1037"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1039"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1041"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1043"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1045"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1047"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1049"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1053"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1055"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1057"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1059"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1061"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1063"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1065"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1067"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1069"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1071"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1073"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1075"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1077"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1079"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1081"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1083"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1087"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1089"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1091"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1093"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1095"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1097"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1099"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1101"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1103"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1105"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1107"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1109"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1111"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1113"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1115"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1117"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1121"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1123"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1125"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1127"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1129"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1131"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1133"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1135"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1137"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1139"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1141"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1143"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1145"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1147"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1149"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1151"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1155"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1157"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1159"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1161"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1163"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1165"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1167"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1169"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1171"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1173"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1175"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1177"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1179"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1181"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1183"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1185"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1189"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1191"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1193"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1195"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1197"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1199"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1201"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1203"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1205"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1207"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1209"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1211"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1213"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1215"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1217"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1219"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1223"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1225"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1227"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1229"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1231"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1233"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1235"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1237"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1239"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1241"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1243"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1245"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1247"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1249"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1251"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1253"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1257"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1259"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1261"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1263"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1265"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1267"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1269"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1271"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1273"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1275"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1277"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1279"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1281"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1283"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1285"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1287"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1291"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1293"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1295"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1297"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1299"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1301"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1303"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1305"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1307"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1309"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1311"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1313"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1315"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1317"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1319"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1321"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1325"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1327"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1329"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1331"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1333"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1335"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1337"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1339"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1341"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1343"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1345"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1347"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1349"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1351"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1353"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1355"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1359"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1361"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1363"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1365"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1367"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1369"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1371"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1373"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1375"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1377"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1379"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1381"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1383"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1385"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1387"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1389"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1393"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1395"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1397"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1399"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1401"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1403"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1405"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1407"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1409"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1411"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1413"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1415"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1417"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1419"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1421"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1423"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1427"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1429"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1431"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1433"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1435"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1437"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1439"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1441"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1443"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1445"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1447"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1449"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1451"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1453"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1455"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1457"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1461"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1463"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1465"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1467"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1469"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1471"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1473"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1475"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1477"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1479"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1481"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1483"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1485"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1487"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1489"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1491"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1495"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1497"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1499"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1501"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1503"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1505"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1507"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1509"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1511"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1513"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1515"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1517"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1519"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1521"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1523"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1525"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_int"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_5"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_31"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_28"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_30"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_29"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_25"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_27"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_26"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_24"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_23"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_20"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_22"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_21"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_19"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_18"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_15"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_17"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_16"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_14"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_13"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_10"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_12"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_11"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_7"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_9"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_8"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_4"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_6"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_5"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_3"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_2"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_vld"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_1"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_59"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_60"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_61"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_62"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_63"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_64"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_65"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_66"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_67"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_68"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_69"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_70"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_71"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_72"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_73"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_74"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_75"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_76"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_77"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_78"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_79"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_80"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_81"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_82"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_83"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_84"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_85"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_86"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_87"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_req_latched_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found_d2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mshreg_cam_match_encoded_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_encoded_d1"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_47"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_46"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_45"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_42"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_44"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_43"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_41"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_40"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_39"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_38"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_35"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_37"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_36"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_34"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_33"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_32"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_31"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_28"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_30"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_29"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_27"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_26"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_25"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_24"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_21"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_23"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_22"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_20"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_19"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_18"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_17"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_14"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_16"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_15"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_13"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_12"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_11"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_10"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_7"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_9"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_8"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_6"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_5"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_4"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_3"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_0"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_2"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_1"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/state" BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_15"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/search_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_hit_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_vld"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/hdr_has_options"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/cccp_pkt"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_good"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_wr_req_good_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_2"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_3"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_4"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_5"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/wr_0_req" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_19" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_20" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_21" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_22" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_23" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_24" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_25" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_26" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_27" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_28" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_29" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_30" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_31" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_32" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_33" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_34" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_35" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_36" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_37" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_38" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_39" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_40" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_41" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_42" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_43" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_44" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_45" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_46" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_47" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_48" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_49" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_50" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_51" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_52" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_53" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_54" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_55" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_56" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_57" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_58" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_59" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_60" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_61" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_62" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_63" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_64" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_65" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_66" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_67" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_68" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_69" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_70" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_71" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_7"
        BEL "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_overhead_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL "nf2_core/user_data_path/output_queues/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_3" BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/timeout" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_int_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_int_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_c2n_d" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/first_word" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_ingress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_egress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/state" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_req_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_ack" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/pulse_in_clkA_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_clkA" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/state" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack" BEL
        "nf2_core/cpci_bus/p2n_req" BEL "nf2_core/cpci_bus/p2n_rd_wr_L" BEL
        "nf2_core/cpci_bus/p2n_addr_0" BEL "nf2_core/cpci_bus/p2n_addr_1" BEL
        "nf2_core/cpci_bus/p2n_addr_2" BEL "nf2_core/cpci_bus/p2n_addr_3" BEL
        "nf2_core/cpci_bus/p2n_addr_4" BEL "nf2_core/cpci_bus/p2n_addr_5" BEL
        "nf2_core/cpci_bus/p2n_addr_6" BEL "nf2_core/cpci_bus/p2n_addr_7" BEL
        "nf2_core/cpci_bus/p2n_addr_8" BEL "nf2_core/cpci_bus/p2n_addr_9" BEL
        "nf2_core/cpci_bus/p2n_addr_10" BEL "nf2_core/cpci_bus/p2n_addr_11"
        BEL "nf2_core/cpci_bus/p2n_addr_12" BEL
        "nf2_core/cpci_bus/p2n_addr_13" BEL "nf2_core/cpci_bus/p2n_addr_14"
        BEL "nf2_core/cpci_bus/p2n_addr_15" BEL
        "nf2_core/cpci_bus/p2n_addr_16" BEL "nf2_core/cpci_bus/p2n_addr_17"
        BEL "nf2_core/cpci_bus/p2n_addr_18" BEL
        "nf2_core/cpci_bus/p2n_addr_19" BEL "nf2_core/cpci_bus/p2n_addr_20"
        BEL "nf2_core/cpci_bus/p2n_addr_21" BEL
        "nf2_core/cpci_bus/p2n_addr_22" BEL "nf2_core/cpci_bus/p2n_addr_23"
        BEL "nf2_core/cpci_bus/p2n_addr_24" BEL
        "nf2_core/cpci_bus/p2n_addr_25" BEL "nf2_core/cpci_bus/p2n_addr_26"
        BEL "nf2_core/cpci_bus/p2n_wr_data_0" BEL
        "nf2_core/cpci_bus/p2n_wr_data_1" BEL
        "nf2_core/cpci_bus/p2n_wr_data_2" BEL
        "nf2_core/cpci_bus/p2n_wr_data_3" BEL
        "nf2_core/cpci_bus/p2n_wr_data_4" BEL
        "nf2_core/cpci_bus/p2n_wr_data_5" BEL
        "nf2_core/cpci_bus/p2n_wr_data_6" BEL
        "nf2_core/cpci_bus/p2n_wr_data_7" BEL
        "nf2_core/cpci_bus/p2n_wr_data_8" BEL
        "nf2_core/cpci_bus/p2n_wr_data_9" BEL
        "nf2_core/cpci_bus/p2n_wr_data_10" BEL
        "nf2_core/cpci_bus/p2n_wr_data_11" BEL
        "nf2_core/cpci_bus/p2n_wr_data_12" BEL
        "nf2_core/cpci_bus/p2n_wr_data_13" BEL
        "nf2_core/cpci_bus/p2n_wr_data_14" BEL
        "nf2_core/cpci_bus/p2n_wr_data_15" BEL
        "nf2_core/cpci_bus/p2n_wr_data_16" BEL
        "nf2_core/cpci_bus/p2n_wr_data_17" BEL
        "nf2_core/cpci_bus/p2n_wr_data_18" BEL
        "nf2_core/cpci_bus/p2n_wr_data_19" BEL
        "nf2_core/cpci_bus/p2n_wr_data_20" BEL
        "nf2_core/cpci_bus/p2n_wr_data_21" BEL
        "nf2_core/cpci_bus/p2n_wr_data_22" BEL
        "nf2_core/cpci_bus/p2n_wr_data_23" BEL
        "nf2_core/cpci_bus/p2n_wr_data_24" BEL
        "nf2_core/cpci_bus/p2n_wr_data_25" BEL
        "nf2_core/cpci_bus/p2n_wr_data_26" BEL
        "nf2_core/cpci_bus/p2n_wr_data_27" BEL
        "nf2_core/cpci_bus/p2n_wr_data_28" BEL
        "nf2_core/cpci_bus/p2n_wr_data_29" BEL
        "nf2_core/cpci_bus/p2n_wr_data_30" BEL
        "nf2_core/cpci_bus/p2n_wr_data_31" BEL
        "nf2_core/cpci_bus/cpci_rd_data_0" BEL
        "nf2_core/cpci_bus/cpci_rd_data_1" BEL
        "nf2_core/cpci_bus/cpci_rd_data_2" BEL
        "nf2_core/cpci_bus/cpci_rd_data_3" BEL
        "nf2_core/cpci_bus/cpci_rd_data_4" BEL
        "nf2_core/cpci_bus/cpci_rd_data_5" BEL
        "nf2_core/cpci_bus/cpci_rd_data_6" BEL
        "nf2_core/cpci_bus/cpci_rd_data_7" BEL
        "nf2_core/cpci_bus/cpci_rd_data_8" BEL
        "nf2_core/cpci_bus/cpci_rd_data_9" BEL
        "nf2_core/cpci_bus/cpci_rd_data_10" BEL
        "nf2_core/cpci_bus/cpci_rd_data_11" BEL
        "nf2_core/cpci_bus/cpci_rd_data_12" BEL
        "nf2_core/cpci_bus/cpci_rd_data_13" BEL
        "nf2_core/cpci_bus/cpci_rd_data_14" BEL
        "nf2_core/cpci_bus/cpci_rd_data_15" BEL
        "nf2_core/cpci_bus/cpci_rd_data_16" BEL
        "nf2_core/cpci_bus/cpci_rd_data_17" BEL
        "nf2_core/cpci_bus/cpci_rd_data_18" BEL
        "nf2_core/cpci_bus/cpci_rd_data_19" BEL
        "nf2_core/cpci_bus/cpci_rd_data_20" BEL
        "nf2_core/cpci_bus/cpci_rd_data_21" BEL
        "nf2_core/cpci_bus/cpci_rd_data_22" BEL
        "nf2_core/cpci_bus/cpci_rd_data_23" BEL
        "nf2_core/cpci_bus/cpci_rd_data_24" BEL
        "nf2_core/cpci_bus/cpci_rd_data_25" BEL
        "nf2_core/cpci_bus/cpci_rd_data_26" BEL
        "nf2_core/cpci_bus/cpci_rd_data_27" BEL
        "nf2_core/cpci_bus/cpci_rd_data_28" BEL
        "nf2_core/cpci_bus/cpci_rd_data_29" BEL
        "nf2_core/cpci_bus/cpci_rd_data_30" BEL
        "nf2_core/cpci_bus/cpci_rd_data_31" BEL
        "nf2_core/cpci_bus/cpci_wr_rdy" BEL "nf2_core/cpci_bus/cpci_rd_rdy"
        BEL "nf2_core/cpci_bus/p2n_rd_rdy" BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_31" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_30" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_29" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_28" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_27" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_26" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_25" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_24" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_23" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_22" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_21" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_20" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_19" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_18" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_17" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_16" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_15" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_14" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_13" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_12" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_11" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_10" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_9" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_8" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_7" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_6" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_5" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_4" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_3" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_2" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_1" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_0" BEL
        "nf2_core/cpci_bus/p2n_state_FSM_FFd1" BEL
        "nf2_core/cpci_bus/p2n_state_FSM_FFd2" BEL
        "nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[6]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL "nf2_core/unused_reg_core_4mb_0/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_2/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_3/reg_req_d1" BEL
        "nf2_core/nf2_mdio/phy_rd_req" BEL "nf2_core/nf2_mdio/glue_state_0"
        BEL "nf2_core/nf2_mdio/glue_state_1" BEL
        "nf2_core/nf2_mdio/phy_wr_req" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_16" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_18" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_19" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_21" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_23" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_25" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_26" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_27" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_28" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_30" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_31" BEL
        "nf2_core/nf2_mdio/phy_wr_data_0" BEL
        "nf2_core/nf2_mdio/phy_wr_data_1" BEL
        "nf2_core/nf2_mdio/phy_wr_data_2" BEL
        "nf2_core/nf2_mdio/phy_wr_data_3" BEL
        "nf2_core/nf2_mdio/phy_wr_data_4" BEL
        "nf2_core/nf2_mdio/phy_wr_data_5" BEL
        "nf2_core/nf2_mdio/phy_wr_data_6" BEL
        "nf2_core/nf2_mdio/phy_wr_data_7" BEL
        "nf2_core/nf2_mdio/phy_wr_data_8" BEL
        "nf2_core/nf2_mdio/phy_wr_data_9" BEL
        "nf2_core/nf2_mdio/phy_wr_data_10" BEL
        "nf2_core/nf2_mdio/phy_wr_data_11" BEL
        "nf2_core/nf2_mdio/phy_wr_data_12" BEL
        "nf2_core/nf2_mdio/phy_wr_data_13" BEL
        "nf2_core/nf2_mdio/phy_wr_data_14" BEL
        "nf2_core/nf2_mdio/phy_wr_data_15" BEL
        "nf2_core/nf2_mdio/phy_wr_data_16" BEL
        "nf2_core/nf2_mdio/phy_wr_data_17" BEL
        "nf2_core/nf2_mdio/phy_wr_data_18" BEL
        "nf2_core/nf2_mdio/phy_wr_data_19" BEL
        "nf2_core/nf2_mdio/phy_wr_data_20" BEL
        "nf2_core/nf2_mdio/phy_wr_data_24" BEL
        "nf2_core/nf2_mdio/phy_wr_data_25" BEL
        "nf2_core/nf2_mdio/phy_wr_data_31" BEL "nf2_core/nf2_mdio/phy_reg_ack"
        BEL "nf2_core/nf2_mdio/mdc_falling" BEL "nf2_core/nf2_mdio/mdc_rising"
        BEL "nf2_core/nf2_mdio/state_0" BEL "nf2_core/nf2_mdio/state_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_0" BEL "nf2_core/nf2_mdio/cmd_reg_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_2" BEL "nf2_core/nf2_mdio/cmd_reg_3" BEL
        "nf2_core/nf2_mdio/cmd_reg_4" BEL "nf2_core/nf2_mdio/cmd_reg_5" BEL
        "nf2_core/nf2_mdio/cmd_reg_6" BEL "nf2_core/nf2_mdio/cmd_reg_7" BEL
        "nf2_core/nf2_mdio/cmd_reg_8" BEL "nf2_core/nf2_mdio/cmd_reg_9" BEL
        "nf2_core/nf2_mdio/cmd_reg_10" BEL "nf2_core/nf2_mdio/cmd_reg_11" BEL
        "nf2_core/nf2_mdio/cmd_reg_12" BEL "nf2_core/nf2_mdio/cmd_reg_13" BEL
        "nf2_core/nf2_mdio/cmd_reg_14" BEL "nf2_core/nf2_mdio/cmd_reg_15" BEL
        "nf2_core/nf2_mdio/cmd_reg_16" BEL "nf2_core/nf2_mdio/cmd_reg_17" BEL
        "nf2_core/nf2_mdio/cmd_reg_18" BEL "nf2_core/nf2_mdio/cmd_reg_19" BEL
        "nf2_core/nf2_mdio/cmd_reg_20" BEL "nf2_core/nf2_mdio/cmd_reg_21" BEL
        "nf2_core/nf2_mdio/cmd_reg_22" BEL "nf2_core/nf2_mdio/cmd_reg_23" BEL
        "nf2_core/nf2_mdio/cmd_reg_24" BEL "nf2_core/nf2_mdio/cmd_reg_25" BEL
        "nf2_core/nf2_mdio/cmd_reg_26" BEL "nf2_core/nf2_mdio/cmd_reg_27" BEL
        "nf2_core/nf2_mdio/cmd_reg_28" BEL "nf2_core/nf2_mdio/cmd_reg_29" BEL
        "nf2_core/nf2_mdio/cmd_reg_30" BEL "nf2_core/nf2_mdio/cmd_reg_31" BEL
        "nf2_core/nf2_mdio/opcode_0" BEL "nf2_core/nf2_mdio/opcode_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_rd_data_31" BEL "nf2_core/nf2_mdio/phy_mdc" BEL
        "nf2_core/nf2_mdio/phy_rd_vld" BEL "nf2_core/nf2_mdio/wr_data_0" BEL
        "nf2_core/nf2_mdio/wr_data_1" BEL "nf2_core/nf2_mdio/wr_data_2" BEL
        "nf2_core/nf2_mdio/wr_data_3" BEL "nf2_core/nf2_mdio/wr_data_4" BEL
        "nf2_core/nf2_mdio/wr_data_5" BEL "nf2_core/nf2_mdio/wr_data_6" BEL
        "nf2_core/nf2_mdio/wr_data_7" BEL "nf2_core/nf2_mdio/wr_data_8" BEL
        "nf2_core/nf2_mdio/wr_data_9" BEL "nf2_core/nf2_mdio/wr_data_10" BEL
        "nf2_core/nf2_mdio/wr_data_11" BEL "nf2_core/nf2_mdio/wr_data_12" BEL
        "nf2_core/nf2_mdio/wr_data_13" BEL "nf2_core/nf2_mdio/wr_data_14" BEL
        "nf2_core/nf2_mdio/wr_data_15" BEL "nf2_core/nf2_mdio/wr_data_16" BEL
        "nf2_core/nf2_mdio/wr_data_17" BEL "nf2_core/nf2_mdio/wr_data_18" BEL
        "nf2_core/nf2_mdio/wr_data_19" BEL "nf2_core/nf2_mdio/wr_data_20" BEL
        "nf2_core/nf2_mdio/wr_data_24" BEL "nf2_core/nf2_mdio/wr_data_25" BEL
        "nf2_core/nf2_mdio/wr_data_31" BEL "nf2_core/nf2_mdio/tri_ctrl_0" BEL
        "nf2_core/nf2_mdio/tri_ctrl_1" BEL "nf2_core/nf2_mdio/tri_ctrl_2" BEL
        "nf2_core/nf2_mdio/tri_ctrl_3" BEL "nf2_core/nf2_mdio/tri_ctrl_4" BEL
        "nf2_core/nf2_mdio/tri_ctrl_5" BEL "nf2_core/nf2_mdio/tri_ctrl_6" BEL
        "nf2_core/nf2_mdio/tri_ctrl_7" BEL "nf2_core/nf2_mdio/tri_ctrl_8" BEL
        "nf2_core/nf2_mdio/tri_ctrl_9" BEL "nf2_core/nf2_mdio/tri_ctrl_10" BEL
        "nf2_core/nf2_mdio/tri_ctrl_11" BEL "nf2_core/nf2_mdio/tri_ctrl_12"
        BEL "nf2_core/nf2_mdio/tri_ctrl_13" BEL
        "nf2_core/nf2_mdio/tri_ctrl_14" BEL "nf2_core/nf2_mdio/tri_ctrl_15"
        BEL "nf2_core/nf2_mdio/tri_ctrl_16" BEL
        "nf2_core/nf2_mdio/tri_ctrl_17" BEL "nf2_core/nf2_mdio/tri_ctrl_18"
        BEL "nf2_core/nf2_mdio/tri_ctrl_19" BEL
        "nf2_core/nf2_mdio/tri_ctrl_20" BEL "nf2_core/nf2_mdio/tri_ctrl_21"
        BEL "nf2_core/nf2_mdio/tri_ctrl_22" BEL
        "nf2_core/nf2_mdio/tri_ctrl_23" BEL "nf2_core/nf2_mdio/tri_ctrl_24"
        BEL "nf2_core/nf2_mdio/tri_ctrl_25" BEL
        "nf2_core/nf2_mdio/tri_ctrl_26" BEL "nf2_core/nf2_mdio/tri_ctrl_27"
        BEL "nf2_core/nf2_mdio/tri_ctrl_28" BEL
        "nf2_core/nf2_mdio/tri_ctrl_29" BEL "nf2_core/nf2_mdio/tri_ctrl_30"
        BEL "nf2_core/nf2_mdio/tri_ctrl_31" BEL
        "nf2_core/nf2_mdio/mdc_counter_2" BEL
        "nf2_core/nf2_mdio/mdc_counter_0" BEL
        "nf2_core/nf2_mdio/mdc_counter_1" BEL
        "nf2_core/nf2_mdio/mdc_counter_3" BEL
        "nf2_core/nf2_mdio/mdc_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_5" BEL
        "nf2_core/nf2_mdio/mdc_counter_6" BEL
        "nf2_core/nf2_mdio/cmd_counter_0" BEL
        "nf2_core/nf2_mdio/cmd_counter_1" BEL
        "nf2_core/nf2_mdio/cmd_counter_2" BEL
        "nf2_core/nf2_mdio/cmd_counter_3" BEL
        "nf2_core/nf2_mdio/cmd_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_7" BEL
        "nf2_core/device_id_reg/req_acked" BEL
        "nf2_core/device_id_reg/reg_ack" BEL
        "nf2_core/device_id_reg/reg_rd_data_0" BEL
        "nf2_core/device_id_reg/reg_rd_data_1" BEL
        "nf2_core/device_id_reg/reg_rd_data_2" BEL
        "nf2_core/device_id_reg/reg_rd_data_3" BEL
        "nf2_core/device_id_reg/reg_rd_data_4" BEL
        "nf2_core/device_id_reg/reg_rd_data_5" BEL
        "nf2_core/device_id_reg/reg_rd_data_6" BEL
        "nf2_core/device_id_reg/reg_rd_data_7" BEL
        "nf2_core/device_id_reg/reg_rd_data_8" BEL
        "nf2_core/device_id_reg/reg_rd_data_9" BEL
        "nf2_core/device_id_reg/reg_rd_data_10" BEL
        "nf2_core/device_id_reg/reg_rd_data_11" BEL
        "nf2_core/device_id_reg/reg_rd_data_12" BEL
        "nf2_core/device_id_reg/reg_rd_data_13" BEL
        "nf2_core/device_id_reg/reg_rd_data_14" BEL
        "nf2_core/device_id_reg/reg_rd_data_15" BEL
        "nf2_core/device_id_reg/reg_rd_data_16" BEL
        "nf2_core/device_id_reg/reg_rd_data_17" BEL
        "nf2_core/device_id_reg/reg_rd_data_18" BEL
        "nf2_core/device_id_reg/reg_rd_data_19" BEL
        "nf2_core/device_id_reg/reg_rd_data_20" BEL
        "nf2_core/device_id_reg/reg_rd_data_21" BEL
        "nf2_core/device_id_reg/reg_rd_data_22" BEL
        "nf2_core/device_id_reg/reg_rd_data_23" BEL
        "nf2_core/device_id_reg/reg_rd_data_24" BEL
        "nf2_core/device_id_reg/reg_rd_data_25" BEL
        "nf2_core/device_id_reg/reg_rd_data_26" BEL
        "nf2_core/device_id_reg/reg_rd_data_27" BEL
        "nf2_core/device_id_reg/reg_rd_data_28" BEL
        "nf2_core/device_id_reg/reg_rd_data_29" BEL
        "nf2_core/device_id_reg/reg_rd_data_30" BEL
        "nf2_core/device_id_reg/reg_rd_data_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_31" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_ack" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_20" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_21" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_22" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_23" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_24" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_25" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_26" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_27" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_28" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_29" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_30" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_req" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd1" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd2" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF1_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF1_pins<1>" BEL
        "nf2_core/debug_data_28" BEL "nf2_core/debug_data_27" BEL
        "nf2_core/debug_data_26" BEL "nf2_core/debug_data_25" BEL
        "nf2_core/debug_data_24" BEL "nf2_core/debug_data_23" BEL
        "nf2_core/debug_data_22" BEL "nf2_core/debug_data_21" BEL
        "nf2_core/debug_data_20" BEL "nf2_core/debug_data_19" BEL
        "nf2_core/debug_data_18" BEL "nf2_core/debug_data_17" BEL
        "nf2_core/debug_data_16" BEL "nf2_core/debug_data_15" BEL
        "nf2_core/debug_data_14" BEL "nf2_core/debug_data_13" BEL
        "nf2_core/debug_data_12" BEL "nf2_core/debug_data_11" BEL
        "nf2_core/debug_data_10" BEL "nf2_core/debug_data_9" BEL
        "nf2_core/debug_data_8" BEL "nf2_core/debug_data_7" BEL
        "nf2_core/debug_data_6" BEL "nf2_core/debug_data_5" BEL
        "nf2_core/debug_data_4" BEL "nf2_core/debug_data_3" BEL
        "nf2_core/debug_data_2" BEL "nf2_core/debug_data_1" BEL
        "nf2_core/debug_data_0" BEL "nf2_core/tmp_debug_28" BEL
        "nf2_core/tmp_debug_27" BEL "nf2_core/tmp_debug_26" BEL
        "nf2_core/tmp_debug_25" BEL "nf2_core/tmp_debug_24" BEL
        "nf2_core/tmp_debug_23" BEL "nf2_core/tmp_debug_22" BEL
        "nf2_core/tmp_debug_21" BEL "nf2_core/tmp_debug_20" BEL
        "nf2_core/tmp_debug_19" BEL "nf2_core/tmp_debug_18" BEL
        "nf2_core/tmp_debug_17" BEL "nf2_core/tmp_debug_16" BEL
        "nf2_core/tmp_debug_15" BEL "nf2_core/tmp_debug_14" BEL
        "nf2_core/tmp_debug_13" BEL "nf2_core/tmp_debug_12" BEL
        "nf2_core/tmp_debug_11" BEL "nf2_core/tmp_debug_10" BEL
        "nf2_core/tmp_debug_9" BEL "nf2_core/tmp_debug_8" BEL
        "nf2_core/tmp_debug_7" BEL "nf2_core/tmp_debug_6" BEL
        "nf2_core/tmp_debug_5" BEL "nf2_core/tmp_debug_4" BEL
        "nf2_core/tmp_debug_3" BEL "nf2_core/tmp_debug_2" BEL
        "nf2_core/tmp_debug_1" BEL "nf2_core/tmp_debug_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we_1" BEL
        "nf2_core/cpci_bus/cpci_rd_rdy_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_72" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_73" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_1" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_2" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_3" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_4" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_5" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_6" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_7" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_8" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_9" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_10" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_11" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_12" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_13" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_14" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_15" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_16" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_17" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_18" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_19" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_20" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_21" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_22" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_23" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_24" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_25" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_26" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_27" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_28" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_29" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_30" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_31" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_33" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_32" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_0" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_reset/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_reset" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_iface_disable/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_iface_disable" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_iface_reset/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_iface_reset" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_1_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_is_read_2/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_2";
PIN
        nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
TIMEGRP core_clk_int = BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_ack" BEL
        "nf2_core/user_data_path/udp_reg_master/count_0" BEL
        "nf2_core/user_data_path/udp_reg_master/count_1" BEL
        "nf2_core/user_data_path/udp_reg_master/count_2" BEL
        "nf2_core/user_data_path/udp_reg_master/count_3" BEL
        "nf2_core/user_data_path/udp_reg_master/count_4" BEL
        "nf2_core/user_data_path/udp_reg_master/count_5" BEL
        "nf2_core/user_data_path/udp_reg_master/count_6" BEL
        "nf2_core/user_data_path/udp_reg_master/count_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_req_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_ack_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_0" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_1" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_2" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_3" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_4" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_5" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_6" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_7" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_8" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_9" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_10" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_11" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_12" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_13" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_14" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_15" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_16" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_17" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_18" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_19" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_20" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_21" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_23" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_24" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_25" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_26" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_27" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_28" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_29" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_30" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_31" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_23" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_24" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_25" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_26" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_27" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_28" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_29" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_30" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_31" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd1" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd2" BEL
        "nf2_core/user_data_path/input_arbiter/state_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_wr" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_0" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_1" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_0" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_1" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_3" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_4" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_5" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_6" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_8" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_9" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_10" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_11" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_12" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_13" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_14" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_15" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_16" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_17" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_18" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_19" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_20" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_21" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_22" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_23" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_24" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_25" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_26" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_27" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_28" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_29" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_30" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_31" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_32" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_33" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_34" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_35" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_36" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_37" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_38" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_39" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_40" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_41" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_42" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_43" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_44" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_45" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_46" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_47" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_48" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_49" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_50" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_51" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_52" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_53" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_54" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_55" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_56" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_57" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_58" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_59" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_60" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_61" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_62" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_63" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_63"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_rd_wr_L_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_22"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_req_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_ack_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_0" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_1" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_2" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_3" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_4" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_5" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_6" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_7" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_8" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_9" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_10" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_11" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_12" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_13" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_14" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_15" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_16" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_17" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_18" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_19" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_20" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_21" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_22" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_23" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_24" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_25" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_26" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_27" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_28" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_29" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_30" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_31" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/preprocess_control/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_ctrl_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_59"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_60"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_61"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_62"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_63"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_wr"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_6"
        PIN
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Mram_queue2.B_pins<15>"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_31" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_30" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_29" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_26" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_28" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_27" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_25" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_24" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_21" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_23" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_22" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_20" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_19" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_16" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_18" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_17" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_15" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_14" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_11" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_13" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_12" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_10" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_9" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_6" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_8" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_7" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_5" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_4" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_1" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_3" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_2" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_0" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_output_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_hit" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q_0"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU441"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU443"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU445"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU447"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU449"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU451"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU453"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU455"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU457"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU459"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU461"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU463"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU465"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU467"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU469"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU471"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU475"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU477"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU479"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU481"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU483"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU485"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU487"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU489"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU491"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU493"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU495"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU497"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU499"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU501"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU503"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU505"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU509"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU511"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU513"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU515"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU517"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU519"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU521"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU523"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU525"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU527"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU529"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU531"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU533"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU535"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU537"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU539"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU543"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU545"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU547"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU549"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU551"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU553"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU555"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU557"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU559"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU561"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU563"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU565"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU567"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU569"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU571"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU573"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU577"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU579"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU581"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU583"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU585"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU587"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU589"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU591"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU593"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU595"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU597"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU599"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU601"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU603"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU605"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU607"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU611"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU613"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU615"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU617"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU619"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU621"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU623"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU625"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU627"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU629"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU631"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU633"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU635"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU637"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU639"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU641"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU645"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU647"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU649"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU651"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU653"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU655"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU657"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU659"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU661"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU663"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU665"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU667"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU669"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU671"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU673"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU675"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU679"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU681"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU683"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU685"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU687"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU689"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU691"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU693"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU695"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU697"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU699"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU701"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU703"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU705"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU707"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU709"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU713"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU715"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU717"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU719"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU721"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU723"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU725"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU727"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU729"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU731"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU733"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU735"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU737"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU739"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU741"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU743"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU747"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU749"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU751"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU753"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU755"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU757"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU759"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU761"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU763"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU765"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU767"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU769"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU771"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU773"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU775"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU777"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU781"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU783"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU785"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU787"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU789"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU791"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU793"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU795"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU797"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU799"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU801"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU803"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU805"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU807"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU809"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU811"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU815"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU817"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU819"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU821"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU823"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU825"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU827"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU829"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU831"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU833"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU835"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU837"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU839"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU841"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU843"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU845"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU849"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU851"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU853"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU855"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU857"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU859"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU861"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU863"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU865"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU867"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU869"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU871"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU873"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU875"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU877"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU879"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU883"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU885"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU887"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU889"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU891"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU893"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU895"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU897"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU899"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU901"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU903"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU905"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU907"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU909"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU911"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU913"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU917"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU919"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU921"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU923"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU925"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU927"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU929"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU931"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU933"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU935"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU937"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU939"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU941"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU943"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU945"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU947"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU951"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU953"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU955"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU957"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU959"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU961"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU963"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU965"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU967"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU969"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU971"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU973"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU975"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU977"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU979"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU981"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU985"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU987"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU989"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU991"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU993"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU995"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU997"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU999"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1001"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1003"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1005"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1007"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1009"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1011"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1013"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1015"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1019"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1021"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1023"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1025"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1027"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1029"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1031"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1033"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1035"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1037"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1039"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1041"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1043"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1045"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1047"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1049"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1053"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1055"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1057"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1059"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1061"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1063"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1065"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1067"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1069"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1071"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1073"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1075"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1077"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1079"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1081"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1083"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1087"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1089"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1091"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1093"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1095"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1097"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1099"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1101"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1103"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1105"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1107"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1109"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1111"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1113"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1115"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1117"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1121"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1123"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1125"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1127"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1129"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1131"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1133"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1135"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1137"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1139"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1141"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1143"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1145"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1147"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1149"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1151"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1155"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1157"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1159"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1161"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1163"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1165"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1167"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1169"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1171"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1173"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1175"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1177"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1179"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1181"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1183"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1185"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1189"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1191"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1193"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1195"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1197"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1199"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1201"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1203"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1205"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1207"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1209"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1211"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1213"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1215"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1217"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1219"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1223"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1225"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1227"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1229"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1231"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1233"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1235"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1237"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1239"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1241"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1243"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1245"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1247"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1249"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1251"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1253"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1257"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1259"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1261"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1263"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1265"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1267"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1269"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1271"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1273"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1275"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1277"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1279"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1281"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1283"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1285"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1287"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1291"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1293"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1295"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1297"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1299"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1301"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1303"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1305"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1307"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1309"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1311"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1313"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1315"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1317"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1319"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1321"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1325"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1327"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1329"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1331"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1333"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1335"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1337"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1339"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1341"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1343"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1345"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1347"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1349"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1351"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1353"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1355"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1359"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1361"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1363"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1365"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1367"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1369"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1371"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1373"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1375"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1377"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1379"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1381"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1383"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1385"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1387"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1389"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1393"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1395"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1397"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1399"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1401"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1403"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1405"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1407"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1409"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1411"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1413"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1415"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1417"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1419"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1421"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1423"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1427"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1429"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1431"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1433"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1435"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1437"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1439"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1441"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1443"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1445"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1447"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1449"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1451"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1453"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1455"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1457"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1461"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1463"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1465"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1467"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1469"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1471"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1473"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1475"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1477"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1479"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1481"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1483"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1485"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1487"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1489"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1491"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1495"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1497"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1499"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1501"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1503"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1505"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1507"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1509"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1511"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1513"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1515"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1517"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1519"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1521"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1523"
        BEL "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1525"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_addr_mm_int_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1527/U0/match_int"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/wr_count_integer_srl_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU1528/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_5"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut2.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/Mram_lut3.B_pins<15>"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_31"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_28"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_30"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_29"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_25"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_27"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_26"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_24"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_23"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_20"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_22"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_21"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_19"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_18"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_15"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_17"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_16"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_14"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_13"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_10"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_12"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_11"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_7"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_9"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_8"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_4"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_6"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_5"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_3"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_2"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_vld"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_1"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/ct_name_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_output_port_7"
        BEL "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_vld" BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU2/U0/wr_addr_q_0"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B178.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B182.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B186.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/B190.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_wr_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_addr_2_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_59"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_60"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_61"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_62"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_63"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_64"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_65"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_66"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_67"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_68"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_69"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_70"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_71"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_72"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_73"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_74"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_75"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_76"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_77"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_78"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_79"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_80"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_81"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_82"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_83"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_84"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_85"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_86"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lut_rd_data_87"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_req_latched_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_found_d2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/reset_count_5"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut2.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut3.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren2.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren3.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_11.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_12.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mram_lut_ren_13.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/Mshreg_cam_match_encoded_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cam_lut_sm/cam_match_encoded_d1"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_47"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_46"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_45"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_42"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_44"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_43"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_41"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_40"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_39"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_38"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_35"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_37"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_36"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_34"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_33"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_32"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_31"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_28"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_30"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_29"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_27"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_26"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_25"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_24"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_21"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_23"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_22"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_20"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_19"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_18"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_17"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_14"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_16"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_15"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_13"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_12"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_11"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_10"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_7"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_9"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_8"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_6"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_5"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_4"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_3"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_0"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_2"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC_1"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/state" BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype_15"
        BEL "nf2_core/user_data_path/output_port_lookup/eth_parser/search_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_output_port_latched_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_output_port_latched_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_hit_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU2/U0/wr_addr_q_0"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B178.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B182.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B186.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/B190.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU2/U0/wr_addr_q_0"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B178.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B182.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B186.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/B190.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/reset_count_5"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_cam_lut_sm/Mram_lut2.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_wr_data_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/reset_count_5"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut2.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_cam_lut_sm/Mram_lut3.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/dout_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_48"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_49"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_50"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_51"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_52"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_53"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_54"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_55"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_56"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_57"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/dout_58"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_vld"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q_0"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B178.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B182.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B186.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/B190.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/wr_count_integer_mem_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/busy_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/int_reg_en_i"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU352/U0/end_next_write"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_we"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_unencoded_addr_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_found"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_req_latched"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/wr_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_lookup_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_found_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_hit"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_encoded"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lookup_ack"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_5"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/Mram_lut1.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/hdr_has_options"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/cccp_pkt"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_good"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/dout_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_46"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_45"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_44"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_43"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_42"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_41"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_40"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_39"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_38"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_37"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_36"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_35"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_32"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_34"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_33"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_vn_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_name_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_next_hop_ip_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_oq_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_req"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_rd_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/cccp_wr_addr_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_rd_addr_ram_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/state"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_wr_req_good_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_2"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_2"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_3"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_4"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_5"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/wr_0_req" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_19" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_20" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_21" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_22" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_23" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_24" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_25" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_26" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_27" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_28" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_29" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_30" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_31" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_32" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_33" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_34" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_35" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_36" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_37" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_38" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_39" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_40" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_41" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_42" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_43" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_44" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_45" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_46" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_47" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_48" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_49" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_50" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_51" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_52" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_53" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_54" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_55" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_56" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_57" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_58" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_59" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_60" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_61" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_62" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_63" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_64" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_65" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_66" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_67" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_68" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_69" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_70" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_71" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_7"
        BEL "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_overhead_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL "nf2_core/user_data_path/output_queues/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_3" PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_4"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_11"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_4"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_11"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_18"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_18"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_15"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_9"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_a"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/first_word" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_ingress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_egress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/state" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_req_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_ack" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/state" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack" BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[6]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL "nf2_core/unused_reg_core_4mb_0/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_2/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_3/reg_req_d1" BEL
        "nf2_core/nf2_mdio/phy_rd_req" BEL "nf2_core/nf2_mdio/glue_state_0"
        BEL "nf2_core/nf2_mdio/glue_state_1" BEL
        "nf2_core/nf2_mdio/phy_wr_req" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_16" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_18" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_19" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_21" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_23" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_25" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_26" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_27" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_28" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_30" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_31" BEL
        "nf2_core/nf2_mdio/phy_wr_data_0" BEL
        "nf2_core/nf2_mdio/phy_wr_data_1" BEL
        "nf2_core/nf2_mdio/phy_wr_data_2" BEL
        "nf2_core/nf2_mdio/phy_wr_data_3" BEL
        "nf2_core/nf2_mdio/phy_wr_data_4" BEL
        "nf2_core/nf2_mdio/phy_wr_data_5" BEL
        "nf2_core/nf2_mdio/phy_wr_data_6" BEL
        "nf2_core/nf2_mdio/phy_wr_data_7" BEL
        "nf2_core/nf2_mdio/phy_wr_data_8" BEL
        "nf2_core/nf2_mdio/phy_wr_data_9" BEL
        "nf2_core/nf2_mdio/phy_wr_data_10" BEL
        "nf2_core/nf2_mdio/phy_wr_data_11" BEL
        "nf2_core/nf2_mdio/phy_wr_data_12" BEL
        "nf2_core/nf2_mdio/phy_wr_data_13" BEL
        "nf2_core/nf2_mdio/phy_wr_data_14" BEL
        "nf2_core/nf2_mdio/phy_wr_data_15" BEL
        "nf2_core/nf2_mdio/phy_wr_data_16" BEL
        "nf2_core/nf2_mdio/phy_wr_data_17" BEL
        "nf2_core/nf2_mdio/phy_wr_data_18" BEL
        "nf2_core/nf2_mdio/phy_wr_data_19" BEL
        "nf2_core/nf2_mdio/phy_wr_data_20" BEL
        "nf2_core/nf2_mdio/phy_wr_data_24" BEL
        "nf2_core/nf2_mdio/phy_wr_data_25" BEL
        "nf2_core/nf2_mdio/phy_wr_data_31" BEL "nf2_core/nf2_mdio/phy_reg_ack"
        BEL "nf2_core/nf2_mdio/mdc_falling" BEL "nf2_core/nf2_mdio/mdc_rising"
        BEL "nf2_core/nf2_mdio/state_0" BEL "nf2_core/nf2_mdio/state_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_0" BEL "nf2_core/nf2_mdio/cmd_reg_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_2" BEL "nf2_core/nf2_mdio/cmd_reg_3" BEL
        "nf2_core/nf2_mdio/cmd_reg_4" BEL "nf2_core/nf2_mdio/cmd_reg_5" BEL
        "nf2_core/nf2_mdio/cmd_reg_6" BEL "nf2_core/nf2_mdio/cmd_reg_7" BEL
        "nf2_core/nf2_mdio/cmd_reg_8" BEL "nf2_core/nf2_mdio/cmd_reg_9" BEL
        "nf2_core/nf2_mdio/cmd_reg_10" BEL "nf2_core/nf2_mdio/cmd_reg_11" BEL
        "nf2_core/nf2_mdio/cmd_reg_12" BEL "nf2_core/nf2_mdio/cmd_reg_13" BEL
        "nf2_core/nf2_mdio/cmd_reg_14" BEL "nf2_core/nf2_mdio/cmd_reg_15" BEL
        "nf2_core/nf2_mdio/cmd_reg_16" BEL "nf2_core/nf2_mdio/cmd_reg_17" BEL
        "nf2_core/nf2_mdio/cmd_reg_18" BEL "nf2_core/nf2_mdio/cmd_reg_19" BEL
        "nf2_core/nf2_mdio/cmd_reg_20" BEL "nf2_core/nf2_mdio/cmd_reg_21" BEL
        "nf2_core/nf2_mdio/cmd_reg_22" BEL "nf2_core/nf2_mdio/cmd_reg_23" BEL
        "nf2_core/nf2_mdio/cmd_reg_24" BEL "nf2_core/nf2_mdio/cmd_reg_25" BEL
        "nf2_core/nf2_mdio/cmd_reg_26" BEL "nf2_core/nf2_mdio/cmd_reg_27" BEL
        "nf2_core/nf2_mdio/cmd_reg_28" BEL "nf2_core/nf2_mdio/cmd_reg_29" BEL
        "nf2_core/nf2_mdio/cmd_reg_30" BEL "nf2_core/nf2_mdio/cmd_reg_31" BEL
        "nf2_core/nf2_mdio/opcode_0" BEL "nf2_core/nf2_mdio/opcode_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_rd_data_31" BEL "nf2_core/nf2_mdio/phy_mdc" BEL
        "nf2_core/nf2_mdio/phy_rd_vld" BEL "nf2_core/nf2_mdio/wr_data_0" BEL
        "nf2_core/nf2_mdio/wr_data_1" BEL "nf2_core/nf2_mdio/wr_data_2" BEL
        "nf2_core/nf2_mdio/wr_data_3" BEL "nf2_core/nf2_mdio/wr_data_4" BEL
        "nf2_core/nf2_mdio/wr_data_5" BEL "nf2_core/nf2_mdio/wr_data_6" BEL
        "nf2_core/nf2_mdio/wr_data_7" BEL "nf2_core/nf2_mdio/wr_data_8" BEL
        "nf2_core/nf2_mdio/wr_data_9" BEL "nf2_core/nf2_mdio/wr_data_10" BEL
        "nf2_core/nf2_mdio/wr_data_11" BEL "nf2_core/nf2_mdio/wr_data_12" BEL
        "nf2_core/nf2_mdio/wr_data_13" BEL "nf2_core/nf2_mdio/wr_data_14" BEL
        "nf2_core/nf2_mdio/wr_data_15" BEL "nf2_core/nf2_mdio/wr_data_16" BEL
        "nf2_core/nf2_mdio/wr_data_17" BEL "nf2_core/nf2_mdio/wr_data_18" BEL
        "nf2_core/nf2_mdio/wr_data_19" BEL "nf2_core/nf2_mdio/wr_data_20" BEL
        "nf2_core/nf2_mdio/wr_data_24" BEL "nf2_core/nf2_mdio/wr_data_25" BEL
        "nf2_core/nf2_mdio/wr_data_31" BEL "nf2_core/nf2_mdio/tri_ctrl_0" BEL
        "nf2_core/nf2_mdio/tri_ctrl_1" BEL "nf2_core/nf2_mdio/tri_ctrl_2" BEL
        "nf2_core/nf2_mdio/tri_ctrl_3" BEL "nf2_core/nf2_mdio/tri_ctrl_4" BEL
        "nf2_core/nf2_mdio/tri_ctrl_5" BEL "nf2_core/nf2_mdio/tri_ctrl_6" BEL
        "nf2_core/nf2_mdio/tri_ctrl_7" BEL "nf2_core/nf2_mdio/tri_ctrl_8" BEL
        "nf2_core/nf2_mdio/tri_ctrl_9" BEL "nf2_core/nf2_mdio/tri_ctrl_10" BEL
        "nf2_core/nf2_mdio/tri_ctrl_11" BEL "nf2_core/nf2_mdio/tri_ctrl_12"
        BEL "nf2_core/nf2_mdio/tri_ctrl_13" BEL
        "nf2_core/nf2_mdio/tri_ctrl_14" BEL "nf2_core/nf2_mdio/tri_ctrl_15"
        BEL "nf2_core/nf2_mdio/tri_ctrl_16" BEL
        "nf2_core/nf2_mdio/tri_ctrl_17" BEL "nf2_core/nf2_mdio/tri_ctrl_18"
        BEL "nf2_core/nf2_mdio/tri_ctrl_19" BEL
        "nf2_core/nf2_mdio/tri_ctrl_20" BEL "nf2_core/nf2_mdio/tri_ctrl_21"
        BEL "nf2_core/nf2_mdio/tri_ctrl_22" BEL
        "nf2_core/nf2_mdio/tri_ctrl_23" BEL "nf2_core/nf2_mdio/tri_ctrl_24"
        BEL "nf2_core/nf2_mdio/tri_ctrl_25" BEL
        "nf2_core/nf2_mdio/tri_ctrl_26" BEL "nf2_core/nf2_mdio/tri_ctrl_27"
        BEL "nf2_core/nf2_mdio/tri_ctrl_28" BEL
        "nf2_core/nf2_mdio/tri_ctrl_29" BEL "nf2_core/nf2_mdio/tri_ctrl_30"
        BEL "nf2_core/nf2_mdio/tri_ctrl_31" BEL
        "nf2_core/nf2_mdio/mdc_counter_2" BEL
        "nf2_core/nf2_mdio/mdc_counter_0" BEL
        "nf2_core/nf2_mdio/mdc_counter_1" BEL
        "nf2_core/nf2_mdio/mdc_counter_3" BEL
        "nf2_core/nf2_mdio/mdc_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_5" BEL
        "nf2_core/nf2_mdio/mdc_counter_6" BEL
        "nf2_core/nf2_mdio/cmd_counter_0" BEL
        "nf2_core/nf2_mdio/cmd_counter_1" BEL
        "nf2_core/nf2_mdio/cmd_counter_2" BEL
        "nf2_core/nf2_mdio/cmd_counter_3" BEL
        "nf2_core/nf2_mdio/cmd_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_7" BEL
        "nf2_core/device_id_reg/req_acked" BEL
        "nf2_core/device_id_reg/reg_ack" BEL
        "nf2_core/device_id_reg/reg_rd_data_0" BEL
        "nf2_core/device_id_reg/reg_rd_data_1" BEL
        "nf2_core/device_id_reg/reg_rd_data_2" BEL
        "nf2_core/device_id_reg/reg_rd_data_3" BEL
        "nf2_core/device_id_reg/reg_rd_data_4" BEL
        "nf2_core/device_id_reg/reg_rd_data_5" BEL
        "nf2_core/device_id_reg/reg_rd_data_6" BEL
        "nf2_core/device_id_reg/reg_rd_data_7" BEL
        "nf2_core/device_id_reg/reg_rd_data_8" BEL
        "nf2_core/device_id_reg/reg_rd_data_9" BEL
        "nf2_core/device_id_reg/reg_rd_data_10" BEL
        "nf2_core/device_id_reg/reg_rd_data_11" BEL
        "nf2_core/device_id_reg/reg_rd_data_12" BEL
        "nf2_core/device_id_reg/reg_rd_data_13" BEL
        "nf2_core/device_id_reg/reg_rd_data_14" BEL
        "nf2_core/device_id_reg/reg_rd_data_15" BEL
        "nf2_core/device_id_reg/reg_rd_data_16" BEL
        "nf2_core/device_id_reg/reg_rd_data_17" BEL
        "nf2_core/device_id_reg/reg_rd_data_18" BEL
        "nf2_core/device_id_reg/reg_rd_data_19" BEL
        "nf2_core/device_id_reg/reg_rd_data_20" BEL
        "nf2_core/device_id_reg/reg_rd_data_21" BEL
        "nf2_core/device_id_reg/reg_rd_data_22" BEL
        "nf2_core/device_id_reg/reg_rd_data_23" BEL
        "nf2_core/device_id_reg/reg_rd_data_24" BEL
        "nf2_core/device_id_reg/reg_rd_data_25" BEL
        "nf2_core/device_id_reg/reg_rd_data_26" BEL
        "nf2_core/device_id_reg/reg_rd_data_27" BEL
        "nf2_core/device_id_reg/reg_rd_data_28" BEL
        "nf2_core/device_id_reg/reg_rd_data_29" BEL
        "nf2_core/device_id_reg/reg_rd_data_30" BEL
        "nf2_core/device_id_reg/reg_rd_data_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_31" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_ack" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_20" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_21" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_22" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_23" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_24" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_25" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_26" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_27" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_28" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_29" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_30" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_req" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd1" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd2" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF1_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF1_pins<1>" BEL
        "nf2_core/debug_data_28" BEL "nf2_core/debug_data_27" BEL
        "nf2_core/debug_data_26" BEL "nf2_core/debug_data_25" BEL
        "nf2_core/debug_data_24" BEL "nf2_core/debug_data_23" BEL
        "nf2_core/debug_data_22" BEL "nf2_core/debug_data_21" BEL
        "nf2_core/debug_data_20" BEL "nf2_core/debug_data_19" BEL
        "nf2_core/debug_data_18" BEL "nf2_core/debug_data_17" BEL
        "nf2_core/debug_data_16" BEL "nf2_core/debug_data_15" BEL
        "nf2_core/debug_data_14" BEL "nf2_core/debug_data_13" BEL
        "nf2_core/debug_data_12" BEL "nf2_core/debug_data_11" BEL
        "nf2_core/debug_data_10" BEL "nf2_core/debug_data_9" BEL
        "nf2_core/debug_data_8" BEL "nf2_core/debug_data_7" BEL
        "nf2_core/debug_data_6" BEL "nf2_core/debug_data_5" BEL
        "nf2_core/debug_data_4" BEL "nf2_core/debug_data_3" BEL
        "nf2_core/debug_data_2" BEL "nf2_core/debug_data_1" BEL
        "nf2_core/debug_data_0" BEL "nf2_core/tmp_debug_28" BEL
        "nf2_core/tmp_debug_27" BEL "nf2_core/tmp_debug_26" BEL
        "nf2_core/tmp_debug_25" BEL "nf2_core/tmp_debug_24" BEL
        "nf2_core/tmp_debug_23" BEL "nf2_core/tmp_debug_22" BEL
        "nf2_core/tmp_debug_21" BEL "nf2_core/tmp_debug_20" BEL
        "nf2_core/tmp_debug_19" BEL "nf2_core/tmp_debug_18" BEL
        "nf2_core/tmp_debug_17" BEL "nf2_core/tmp_debug_16" BEL
        "nf2_core/tmp_debug_15" BEL "nf2_core/tmp_debug_14" BEL
        "nf2_core/tmp_debug_13" BEL "nf2_core/tmp_debug_12" BEL
        "nf2_core/tmp_debug_11" BEL "nf2_core/tmp_debug_10" BEL
        "nf2_core/tmp_debug_9" BEL "nf2_core/tmp_debug_8" BEL
        "nf2_core/tmp_debug_7" BEL "nf2_core/tmp_debug_6" BEL
        "nf2_core/tmp_debug_5" BEL "nf2_core/tmp_debug_4" BEL
        "nf2_core/tmp_debug_3" BEL "nf2_core/tmp_debug_2" BEL
        "nf2_core/tmp_debug_1" BEL "nf2_core/tmp_debug_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_72" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_73" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_1_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_is_read_2/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_2" BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU11/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU11/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU12/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU12/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU13/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU13/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU14/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU14/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU15/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU15/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU16/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU16/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU17/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU17/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU18/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU18/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU19/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU19/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU20/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU20/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU21/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU21/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU22/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU22/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU23/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU23/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU24/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU24/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU25/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU25/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU26/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU26/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU27/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU27/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU28/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU28/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU29/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU29/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU30/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU30/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU31/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU31/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU32/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU32/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU33/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU33/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU34/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU34/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU35/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU35/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU36/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU36/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU37/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU37/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU38/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU38/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU39/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU39/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU40/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU40/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU41/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU41/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU42/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/cccp_lut/cccp_cam/BU42/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU11/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU11/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU12/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU12/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU13/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU13/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU14/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU14/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU15/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU15/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU16/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU16/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU17/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU17/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU18/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU18/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU19/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU19/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU20/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU20/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU21/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU21/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU22/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU22/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU23/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU23/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU24/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU24/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU25/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU25/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU26/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU26/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU27/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU27/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU28/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU28/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU29/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU29/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU30/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU30/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU31/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU31/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU32/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU32/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU33/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU33/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU34/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU34/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU35/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU35/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU36/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU36/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU37/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU37/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU38/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU38/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU39/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU39/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU40/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU40/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU41/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU41/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU42/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_1/BU42/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU11/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU11/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU12/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU12/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU13/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU13/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU14/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU14/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU15/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU15/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU16/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU16/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU17/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU17/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU18/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU18/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU19/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU19/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU20/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU20/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU21/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU21/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU22/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU22/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU23/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU23/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU24/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU24/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU25/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU25/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU26/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU26/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU27/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU27/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU28/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU28/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU29/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU29/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU30/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU30/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU31/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU31/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU32/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU32/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU33/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU33/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU34/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU34/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU35/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU35/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU36/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU36/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU37/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU37/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU38/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU38/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU39/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU39/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU40/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU40/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU41/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU41/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU42/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam_2/BU42/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU11/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU11/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU12/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU12/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU13/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU13/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU14/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU14/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU15/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU15/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU16/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU16/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU17/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU17/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU18/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU18/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU19/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU19/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU20/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU20/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU21/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU21/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU22/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU22/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU23/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU23/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU24/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU24/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU25/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU25/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU26/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU26/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU27/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU27/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU28/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU28/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU29/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU29/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU30/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU30/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU31/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU31/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU32/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU32/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU33/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU33/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU34/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU34/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU35/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU35/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU36/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU36/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU37/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU37/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU38/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU38/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU39/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU39/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU40/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU40/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU41/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU41/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU42/G"
        BEL
        "nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU42/F"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file1/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file1/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file21/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file21/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file24/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file24/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file22/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file22/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file23/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file23/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file25/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file25/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file26/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file26/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file27/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file27/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file28/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file28/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file29/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file29/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file30/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file30/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file31/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file31/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file32/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file32/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file32" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file9" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/cccp_arp_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_arp_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue9/SP";
TIMEGRP CPCI_ADDR = BEL "cpci_addr(0)" BEL "cpci_addr(1)" BEL "cpci_addr(10)"
        BEL "cpci_addr(11)" BEL "cpci_addr(12)" BEL "cpci_addr(13)" BEL
        "cpci_addr(14)" BEL "cpci_addr(15)" BEL "cpci_addr(16)" BEL
        "cpci_addr(17)" BEL "cpci_addr(18)" BEL "cpci_addr(19)" BEL
        "cpci_addr(2)" BEL "cpci_addr(20)" BEL "cpci_addr(21)" BEL
        "cpci_addr(22)" BEL "cpci_addr(23)" BEL "cpci_addr(24)" BEL
        "cpci_addr(25)" BEL "cpci_addr(26)" BEL "cpci_addr(3)" BEL
        "cpci_addr(4)" BEL "cpci_addr(5)" BEL "cpci_addr(6)" BEL
        "cpci_addr(7)" BEL "cpci_addr(8)" BEL "cpci_addr(9)";
TIMEGRP CPCI_DATA = BEL "cpci_data(0)" BEL "cpci_data(1)" BEL "cpci_data(10)"
        BEL "cpci_data(11)" BEL "cpci_data(12)" BEL "cpci_data(13)" BEL
        "cpci_data(14)" BEL "cpci_data(15)" BEL "cpci_data(16)" BEL
        "cpci_data(17)" BEL "cpci_data(18)" BEL "cpci_data(19)" BEL
        "cpci_data(2)" BEL "cpci_data(20)" BEL "cpci_data(21)" BEL
        "cpci_data(22)" BEL "cpci_data(23)" BEL "cpci_data(24)" BEL
        "cpci_data(25)" BEL "cpci_data(26)" BEL "cpci_data(27)" BEL
        "cpci_data(28)" BEL "cpci_data(29)" BEL "cpci_data(3)" BEL
        "cpci_data(30)" BEL "cpci_data(31)" BEL "cpci_data(4)" BEL
        "cpci_data(5)" BEL "cpci_data(6)" BEL "cpci_data(7)" BEL
        "cpci_data(8)" BEL "cpci_data(9)";
TIMEGRP CPCI_WR_DATA = BEL "cpci_data(0)" BEL "cpci_data(1)" BEL
        "cpci_data(10)" BEL "cpci_data(11)" BEL "cpci_data(12)" BEL
        "cpci_data(13)" BEL "cpci_data(14)" BEL "cpci_data(15)" BEL
        "cpci_data(16)" BEL "cpci_data(17)" BEL "cpci_data(18)" BEL
        "cpci_data(19)" BEL "cpci_data(2)" BEL "cpci_data(20)" BEL
        "cpci_data(21)" BEL "cpci_data(22)" BEL "cpci_data(23)" BEL
        "cpci_data(24)" BEL "cpci_data(25)" BEL "cpci_data(26)" BEL
        "cpci_data(27)" BEL "cpci_data(28)" BEL "cpci_data(29)" BEL
        "cpci_data(3)" BEL "cpci_data(30)" BEL "cpci_data(31)" BEL
        "cpci_data(4)" BEL "cpci_data(5)" BEL "cpci_data(6)" BEL
        "cpci_data(7)" BEL "cpci_data(8)" BEL "cpci_data(9)";
TIMEGRP CPCI_RDY = BEL "cpci_rd_rdy" BEL "cpci_wr_rdy";
TIMEGRP CPCI_REQ = BEL "cpci_rd_wr_L" BEL "cpci_req";
TIMEGRP CPCI_DMA_INOUT = BEL "dma_data(0)" BEL "dma_data(1)" BEL
        "dma_data(10)" BEL "dma_data(11)" BEL "dma_data(12)" BEL
        "dma_data(13)" BEL "dma_data(14)" BEL "dma_data(15)" BEL
        "dma_data(16)" BEL "dma_data(17)" BEL "dma_data(18)" BEL
        "dma_data(19)" BEL "dma_data(2)" BEL "dma_data(20)" BEL "dma_data(21)"
        BEL "dma_data(22)" BEL "dma_data(23)" BEL "dma_data(24)" BEL
        "dma_data(25)" BEL "dma_data(26)" BEL "dma_data(27)" BEL
        "dma_data(28)" BEL "dma_data(29)" BEL "dma_data(3)" BEL "dma_data(30)"
        BEL "dma_data(31)" BEL "dma_data(4)" BEL "dma_data(5)" BEL
        "dma_data(6)" BEL "dma_data(7)" BEL "dma_data(8)" BEL "dma_data(9)";
TIMEGRP CPCI_DMA_OUT = BEL "dma_op_code_ack(0)" BEL "dma_op_code_ack(1)" BEL
        "dma_q_nearly_full_n2c" BEL "dma_vld_n2c";
TIMEGRP CPCI_DMA_IN = BEL "dma_op_code_req(0)" BEL "dma_op_code_req(1)" BEL
        "dma_op_queue_id(0)" BEL "dma_op_queue_id(1)" BEL "dma_op_queue_id(2)"
        BEL "dma_op_queue_id(3)" BEL "dma_q_nearly_full_c2n" BEL
        "dma_vld_c2n";
TIMEGRP SRAM1_OUT = BEL "sram1_addr(0)" BEL "sram1_addr(1)" BEL
        "sram1_addr(10)" BEL "sram1_addr(11)" BEL "sram1_addr(12)" BEL
        "sram1_addr(13)" BEL "sram1_addr(14)" BEL "sram1_addr(15)" BEL
        "sram1_addr(16)" BEL "sram1_addr(17)" BEL "sram1_addr(18)" BEL
        "sram1_addr(19)" BEL "sram1_addr(2)" BEL "sram1_addr(3)" BEL
        "sram1_addr(4)" BEL "sram1_addr(5)" BEL "sram1_addr(6)" BEL
        "sram1_addr(7)" BEL "sram1_addr(8)" BEL "sram1_addr(9)" BEL
        "sram1_bw(0)" BEL "sram1_bw(1)" BEL "sram1_bw(2)" BEL "sram1_bw(3)"
        BEL "sram1_we";
TIMEGRP SRAM1_DATA = BEL "sram1_data(0)" BEL "sram1_data(1)" BEL
        "sram1_data(10)" BEL "sram1_data(11)" BEL "sram1_data(12)" BEL
        "sram1_data(13)" BEL "sram1_data(14)" BEL "sram1_data(15)" BEL
        "sram1_data(16)" BEL "sram1_data(17)" BEL "sram1_data(18)" BEL
        "sram1_data(19)" BEL "sram1_data(2)" BEL "sram1_data(20)" BEL
        "sram1_data(21)" BEL "sram1_data(22)" BEL "sram1_data(23)" BEL
        "sram1_data(24)" BEL "sram1_data(25)" BEL "sram1_data(26)" BEL
        "sram1_data(27)" BEL "sram1_data(28)" BEL "sram1_data(29)" BEL
        "sram1_data(3)" BEL "sram1_data(30)" BEL "sram1_data(31)" BEL
        "sram1_data(32)" BEL "sram1_data(33)" BEL "sram1_data(34)" BEL
        "sram1_data(35)" BEL "sram1_data(4)" BEL "sram1_data(5)" BEL
        "sram1_data(6)" BEL "sram1_data(7)" BEL "sram1_data(8)" BEL
        "sram1_data(9)";
TIMEGRP SRAM2_OUT = BEL "sram2_addr(0)" BEL "sram2_addr(1)" BEL
        "sram2_addr(10)" BEL "sram2_addr(11)" BEL "sram2_addr(12)" BEL
        "sram2_addr(13)" BEL "sram2_addr(14)" BEL "sram2_addr(15)" BEL
        "sram2_addr(16)" BEL "sram2_addr(17)" BEL "sram2_addr(18)" BEL
        "sram2_addr(19)" BEL "sram2_addr(2)" BEL "sram2_addr(3)" BEL
        "sram2_addr(4)" BEL "sram2_addr(5)" BEL "sram2_addr(6)" BEL
        "sram2_addr(7)" BEL "sram2_addr(8)" BEL "sram2_addr(9)" BEL
        "sram2_bw(0)" BEL "sram2_bw(1)" BEL "sram2_bw(2)" BEL "sram2_bw(3)"
        BEL "sram2_we";
TIMEGRP SRAM2_DATA = BEL "sram2_data(0)" BEL "sram2_data(1)" BEL
        "sram2_data(10)" BEL "sram2_data(11)" BEL "sram2_data(12)" BEL
        "sram2_data(13)" BEL "sram2_data(14)" BEL "sram2_data(15)" BEL
        "sram2_data(16)" BEL "sram2_data(17)" BEL "sram2_data(18)" BEL
        "sram2_data(19)" BEL "sram2_data(2)" BEL "sram2_data(20)" BEL
        "sram2_data(21)" BEL "sram2_data(22)" BEL "sram2_data(23)" BEL
        "sram2_data(24)" BEL "sram2_data(25)" BEL "sram2_data(26)" BEL
        "sram2_data(27)" BEL "sram2_data(28)" BEL "sram2_data(29)" BEL
        "sram2_data(3)" BEL "sram2_data(30)" BEL "sram2_data(31)" BEL
        "sram2_data(32)" BEL "sram2_data(33)" BEL "sram2_data(34)" BEL
        "sram2_data(35)" BEL "sram2_data(4)" BEL "sram2_data(5)" BEL
        "sram2_data(6)" BEL "sram2_data(7)" BEL "sram2_data(8)" BEL
        "sram2_data(9)";
TIMEGRP rx_clock = TIMEGRP "clk_rx";
TIMEGRP tx_clock_gmii = TIMEGRP "clk_tx_gmii";
NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns;
TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP "rgmii_falling" TO TIMEGRP
        "rgmii_rising" 3.2 ns;
TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 ns HIGH 50%;
TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii" 8 ns HIGH 50%;
TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 16 ns HIGH 50%;
TS_core_clk_int = PERIOD TIMEGRP "core_clk_int" 8 ns HIGH 50%;
TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP "cpci_clk";
TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE COMP "core_clk";
TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE COMP "core_clk";
TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
SCHEMATIC END;

