{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505912395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505912395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:52 2024 " "Processing started: Wed Nov 13 08:51:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505912395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731505912395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731505912396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731505912476 ""}
{ "Info" "0" "" "Project  = uart" {  } {  } 0 0 "Project  = uart" 0 0 "Fitter" 0 0 1731505912476 ""}
{ "Info" "0" "" "Revision = uart" {  } {  } 0 0 "Revision = uart" 0 0 "Fitter" 0 0 1731505912476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing started: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731505919540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731505919550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing ended: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731505919743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing started: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731505919540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731505919550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing ended: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731505919743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731505920416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731505920790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:00 2024 " "Processing started: Wed Nov 13 08:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart -c uart " "Command: quartus_sta uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731505920871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505921027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1731505921188 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921204 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921218 "|uart|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731505921233 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921266 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731505921266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921310 "|uart|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:01 2024 " "Processing ended: Wed Nov 13 08:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing started: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731505919540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731505919550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing ended: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731505919743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505920790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:00 2024 " "Processing started: Wed Nov 13 08:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart -c uart " "Command: quartus_sta uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731505920871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505921027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1731505921188 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921204 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921218 "|uart|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731505921233 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921266 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731505921266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921310 "|uart|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:01 2024 " "Processing ended: Wed Nov 13 08:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505922306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:02 2024 " "Processing started: Wed Nov 13 08:52:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing started: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731505919540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731505919550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing ended: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731505919743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505920790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:00 2024 " "Processing started: Wed Nov 13 08:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart -c uart " "Command: quartus_sta uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731505920871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505921027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1731505921188 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921204 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921218 "|uart|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731505921233 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921266 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731505921266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921310 "|uart|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:01 2024 " "Processing ended: Wed Nov 13 08:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "uart.vho\", \"uart_fast.vho uart_vhd.sdo uart_vhd_fast.sdo C:/UPC/DDIGITAL/uart/simulation/modelsim/ simulation " "Generated files \"uart.vho\", \"uart_fast.vho\", \"uart_vhd.sdo\" and \"uart_vhd_fast.sdo\" in directory \"C:/UPC/DDIGITAL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1731505923231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:03 2024 " "Processing ended: Wed Nov 13 08:52:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:43 2024 " "Processing started: Wed Nov 13 08:51:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505903444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505903706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731505904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731505904164 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505904186 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505904187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731505904194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904643 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904847 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505904847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505904894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505904988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905034 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905090 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905351 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "uart_cpu_oci_test_bench " "Entity \"uart_cpu_oci_test_bench\" contains only dangling pins" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1731505905352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905430 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905479 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905741 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505905741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505905975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505905977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731505906031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505906136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906138 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731505906138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906207 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906229 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906230 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906254 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906255 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906283 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906307 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906308 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906331 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906332 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906362 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731505906363 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731505906690 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908908 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731505908910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731505908972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505909081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731505910185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731505910250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731505910295 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731505910295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731505910574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731505911021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731505911021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731505911288 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731505911288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731505911288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:51 2024 " "Processing ended: Wed Nov 13 08:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505911325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731505912573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731505912589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731505912605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731505912776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731505912784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731505912975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731505912975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731505912979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731505912979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505912986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_txd " "Pin uart_external_connection_txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_txd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[0\] " "Pin leds_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[1\] " "Pin leds_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds_external_connection_export\[2\] " "Pin leds_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds_external_connection_export[2] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[0\] " "Pin botones_external_connection_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[0] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botones_external_connection_export\[1\] " "Pin botones_external_connection_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botones_external_connection_export[1] } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botones_external_connection_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_external_connection_rxd " "Pin uart_external_connection_rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_external_connection_rxd } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_external_connection_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731505913031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731505913031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505913226 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731505913226 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913266 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731505913271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731505913290 "|uart|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731505913321 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731505913322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731505913322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_cpu:cpu|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913433 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913435 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731505913437 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 0 { 0 ""} 0 6496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731505913437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731505913691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731505913695 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731505913702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731505913705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731505913706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731505913734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731505913736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731505913736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731505913739 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731505913739 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731505913740 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731505913740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505913780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731505914251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505914860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731505914874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505915229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731505915516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/UPC/DDIGITAL/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731505916289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731505916289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505916425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731505916427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731505916427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731505916486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505916492 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_external_connection_txd 0 " "Pin \"uart_external_connection_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[0\] 0 " "Pin \"leds_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[1\] 0 " "Pin \"leds_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_connection_export\[2\] 0 " "Pin \"leds_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731505916525 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731505916525 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505916903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731505917010 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731505917407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731505917527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731505917546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731505917579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731505917741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:58 2024 " "Processing ended: Wed Nov 13 08:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505918186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731505918186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing started: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505919156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731505919156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731505919540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731505919550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:51:59 2024 " "Processing ended: Wed Nov 13 08:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505919743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731505919743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505920790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:00 2024 " "Processing started: Wed Nov 13 08:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart -c uart " "Command: quartus_sta uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505920791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731505920871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731505921027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731505921046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731505921188 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1731505921188 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921204 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1731505921208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921218 "|uart|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731505921233 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921250 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921266 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731505921266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731505921310 "|uart|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731505921320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731505921321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731505921324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731505921335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:01 2024 " "Processing ended: Wed Nov 13 08:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505921376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731505922306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:52:02 2024 " "Processing started: Wed Nov 13 08:52:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731505922307 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "uart.vho\", \"uart_fast.vho uart_vhd.sdo uart_vhd_fast.sdo C:/UPC/DDIGITAL/uart/simulation/modelsim/ simulation " "Generated files \"uart.vho\", \"uart_fast.vho\", \"uart_vhd.sdo\" and \"uart_vhd_fast.sdo\" in directory \"C:/UPC/DDIGITAL/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1731505923231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:52:03 2024 " "Processing ended: Wed Nov 13 08:52:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505923317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731505923989 ""}
