{
    "title": "RV32IM pipeline implementation group 2",
    "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e20/RV32IM-pipeline-implementation-group-2/",
    "repo_url": "https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2",
    "page_url": "https://cepdnaclk.github.io/e20-co502-RV32IM-pipeline-implementation-group-2",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E20/RV32IM-pipeline-implementation-group-2/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
    "team": {
        "E/20/439": {
            "name": "J.M.W.G.R.L. Wikramasinha",
            "email": "e20439@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/ravindu439",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/439",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20439.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/439/"
        },
        "E/20/419": {
            "name": "M.M.S.S. Wakkumbura",
            "email": "e20419@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/samadhisakunika",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/419",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20419.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/419/"
        },
        "E/20/036": {
            "name": "K.G.R.I.Bandara",
            "email": "e20036@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/induwara23630",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/036",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20036.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/036/"
        }
    },
    "supervisors": {
        "isurunawinne@eng.pdn.ac.lk": {
            "name": "",
            "email": "isurunawinne@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/isuru-nawinne.png",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
            "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
        }
    },
    "tags": [
        "RV32IM",
        "RISC-V",
        "Computer Architecture",
        "Verilog"
    ]
}