# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" --include "../../../../project_2.ip_user_files/ipstatic" --include "/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/new/adc_spi_wrapper.v" \

sv xil_defaultlib  --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" --include "../../../../project_2.ip_user_files/ipstatic" --include "/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../project_2.srcs/sim_1/new/adc_spi_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
