
stmcube_prj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004044  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004194  08004194  00014194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800419c  0800419c  0001419c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080041a0  080041a0  000141a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  080041a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001d4  2000000c  080041b0  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001e0  080041b0  000201e0  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000446b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000091f1  00000000  00000000  0002449f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001b3c  00000000  00000000  0002d690  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000900  00000000  00000000  0002f1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000838  00000000  00000000  0002fad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002a69  00000000  00000000  00030308  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00032d71  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001ec0  00000000  00000000  00032df0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080040ec 	.word	0x080040ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080040ec 	.word	0x080040ec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f830 	bl	80002b4 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	0415      	lsls	r5, r2, #16
 8000268:	0c2d      	lsrs	r5, r5, #16
 800026a:	002e      	movs	r6, r5
 800026c:	b580      	push	{r7, lr}
 800026e:	0407      	lsls	r7, r0, #16
 8000270:	0c14      	lsrs	r4, r2, #16
 8000272:	0c3f      	lsrs	r7, r7, #16
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	437e      	muls	r6, r7
 800027a:	435d      	muls	r5, r3
 800027c:	4367      	muls	r7, r4
 800027e:	4363      	muls	r3, r4
 8000280:	197f      	adds	r7, r7, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	469c      	mov	ip, r3
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2380      	movs	r3, #128	; 0x80
 800028e:	025b      	lsls	r3, r3, #9
 8000290:	4698      	mov	r8, r3
 8000292:	44c4      	add	ip, r8
 8000294:	464b      	mov	r3, r9
 8000296:	4351      	muls	r1, r2
 8000298:	4343      	muls	r3, r0
 800029a:	0436      	lsls	r6, r6, #16
 800029c:	0c36      	lsrs	r6, r6, #16
 800029e:	0c25      	lsrs	r5, r4, #16
 80002a0:	0424      	lsls	r4, r4, #16
 80002a2:	4465      	add	r5, ip
 80002a4:	19a4      	adds	r4, r4, r6
 80002a6:	1859      	adds	r1, r3, r1
 80002a8:	1949      	adds	r1, r1, r5
 80002aa:	0020      	movs	r0, r4
 80002ac:	bc0c      	pop	{r2, r3}
 80002ae:	4690      	mov	r8, r2
 80002b0:	4699      	mov	r9, r3
 80002b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b4 <__udivmoddi4>:
 80002b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b6:	4657      	mov	r7, sl
 80002b8:	464e      	mov	r6, r9
 80002ba:	4645      	mov	r5, r8
 80002bc:	46de      	mov	lr, fp
 80002be:	b5e0      	push	{r5, r6, r7, lr}
 80002c0:	0004      	movs	r4, r0
 80002c2:	b083      	sub	sp, #12
 80002c4:	000d      	movs	r5, r1
 80002c6:	4692      	mov	sl, r2
 80002c8:	4699      	mov	r9, r3
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d82f      	bhi.n	800032e <__udivmoddi4+0x7a>
 80002ce:	d02c      	beq.n	800032a <__udivmoddi4+0x76>
 80002d0:	4649      	mov	r1, r9
 80002d2:	4650      	mov	r0, sl
 80002d4:	f000 f8ae 	bl	8000434 <__clzdi2>
 80002d8:	0029      	movs	r1, r5
 80002da:	0006      	movs	r6, r0
 80002dc:	0020      	movs	r0, r4
 80002de:	f000 f8a9 	bl	8000434 <__clzdi2>
 80002e2:	1a33      	subs	r3, r6, r0
 80002e4:	4698      	mov	r8, r3
 80002e6:	3b20      	subs	r3, #32
 80002e8:	469b      	mov	fp, r3
 80002ea:	d500      	bpl.n	80002ee <__udivmoddi4+0x3a>
 80002ec:	e074      	b.n	80003d8 <__udivmoddi4+0x124>
 80002ee:	4653      	mov	r3, sl
 80002f0:	465a      	mov	r2, fp
 80002f2:	4093      	lsls	r3, r2
 80002f4:	001f      	movs	r7, r3
 80002f6:	4653      	mov	r3, sl
 80002f8:	4642      	mov	r2, r8
 80002fa:	4093      	lsls	r3, r2
 80002fc:	001e      	movs	r6, r3
 80002fe:	42af      	cmp	r7, r5
 8000300:	d829      	bhi.n	8000356 <__udivmoddi4+0xa2>
 8000302:	d026      	beq.n	8000352 <__udivmoddi4+0x9e>
 8000304:	465b      	mov	r3, fp
 8000306:	1ba4      	subs	r4, r4, r6
 8000308:	41bd      	sbcs	r5, r7
 800030a:	2b00      	cmp	r3, #0
 800030c:	da00      	bge.n	8000310 <__udivmoddi4+0x5c>
 800030e:	e079      	b.n	8000404 <__udivmoddi4+0x150>
 8000310:	2200      	movs	r2, #0
 8000312:	2300      	movs	r3, #0
 8000314:	9200      	str	r2, [sp, #0]
 8000316:	9301      	str	r3, [sp, #4]
 8000318:	2301      	movs	r3, #1
 800031a:	465a      	mov	r2, fp
 800031c:	4093      	lsls	r3, r2
 800031e:	9301      	str	r3, [sp, #4]
 8000320:	2301      	movs	r3, #1
 8000322:	4642      	mov	r2, r8
 8000324:	4093      	lsls	r3, r2
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	e019      	b.n	800035e <__udivmoddi4+0xaa>
 800032a:	4282      	cmp	r2, r0
 800032c:	d9d0      	bls.n	80002d0 <__udivmoddi4+0x1c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <__udivmoddi4+0x8c>
 800033c:	601c      	str	r4, [r3, #0]
 800033e:	605d      	str	r5, [r3, #4]
 8000340:	9800      	ldr	r0, [sp, #0]
 8000342:	9901      	ldr	r1, [sp, #4]
 8000344:	b003      	add	sp, #12
 8000346:	bc3c      	pop	{r2, r3, r4, r5}
 8000348:	4690      	mov	r8, r2
 800034a:	4699      	mov	r9, r3
 800034c:	46a2      	mov	sl, r4
 800034e:	46ab      	mov	fp, r5
 8000350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000352:	42a3      	cmp	r3, r4
 8000354:	d9d6      	bls.n	8000304 <__udivmoddi4+0x50>
 8000356:	2200      	movs	r2, #0
 8000358:	2300      	movs	r3, #0
 800035a:	9200      	str	r2, [sp, #0]
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	4643      	mov	r3, r8
 8000360:	2b00      	cmp	r3, #0
 8000362:	d0e8      	beq.n	8000336 <__udivmoddi4+0x82>
 8000364:	07fb      	lsls	r3, r7, #31
 8000366:	0872      	lsrs	r2, r6, #1
 8000368:	431a      	orrs	r2, r3
 800036a:	4646      	mov	r6, r8
 800036c:	087b      	lsrs	r3, r7, #1
 800036e:	e00e      	b.n	800038e <__udivmoddi4+0xda>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d101      	bne.n	8000378 <__udivmoddi4+0xc4>
 8000374:	42a2      	cmp	r2, r4
 8000376:	d80c      	bhi.n	8000392 <__udivmoddi4+0xde>
 8000378:	1aa4      	subs	r4, r4, r2
 800037a:	419d      	sbcs	r5, r3
 800037c:	2001      	movs	r0, #1
 800037e:	1924      	adds	r4, r4, r4
 8000380:	416d      	adcs	r5, r5
 8000382:	2100      	movs	r1, #0
 8000384:	3e01      	subs	r6, #1
 8000386:	1824      	adds	r4, r4, r0
 8000388:	414d      	adcs	r5, r1
 800038a:	2e00      	cmp	r6, #0
 800038c:	d006      	beq.n	800039c <__udivmoddi4+0xe8>
 800038e:	42ab      	cmp	r3, r5
 8000390:	d9ee      	bls.n	8000370 <__udivmoddi4+0xbc>
 8000392:	3e01      	subs	r6, #1
 8000394:	1924      	adds	r4, r4, r4
 8000396:	416d      	adcs	r5, r5
 8000398:	2e00      	cmp	r6, #0
 800039a:	d1f8      	bne.n	800038e <__udivmoddi4+0xda>
 800039c:	465b      	mov	r3, fp
 800039e:	9800      	ldr	r0, [sp, #0]
 80003a0:	9901      	ldr	r1, [sp, #4]
 80003a2:	1900      	adds	r0, r0, r4
 80003a4:	4169      	adcs	r1, r5
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	db22      	blt.n	80003f0 <__udivmoddi4+0x13c>
 80003aa:	002b      	movs	r3, r5
 80003ac:	465a      	mov	r2, fp
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	002a      	movs	r2, r5
 80003b2:	4644      	mov	r4, r8
 80003b4:	40e2      	lsrs	r2, r4
 80003b6:	001c      	movs	r4, r3
 80003b8:	465b      	mov	r3, fp
 80003ba:	0015      	movs	r5, r2
 80003bc:	2b00      	cmp	r3, #0
 80003be:	db2c      	blt.n	800041a <__udivmoddi4+0x166>
 80003c0:	0026      	movs	r6, r4
 80003c2:	409e      	lsls	r6, r3
 80003c4:	0033      	movs	r3, r6
 80003c6:	0026      	movs	r6, r4
 80003c8:	4647      	mov	r7, r8
 80003ca:	40be      	lsls	r6, r7
 80003cc:	0032      	movs	r2, r6
 80003ce:	1a80      	subs	r0, r0, r2
 80003d0:	4199      	sbcs	r1, r3
 80003d2:	9000      	str	r0, [sp, #0]
 80003d4:	9101      	str	r1, [sp, #4]
 80003d6:	e7ae      	b.n	8000336 <__udivmoddi4+0x82>
 80003d8:	4642      	mov	r2, r8
 80003da:	2320      	movs	r3, #32
 80003dc:	1a9b      	subs	r3, r3, r2
 80003de:	4652      	mov	r2, sl
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	4641      	mov	r1, r8
 80003e4:	0013      	movs	r3, r2
 80003e6:	464a      	mov	r2, r9
 80003e8:	408a      	lsls	r2, r1
 80003ea:	0017      	movs	r7, r2
 80003ec:	431f      	orrs	r7, r3
 80003ee:	e782      	b.n	80002f6 <__udivmoddi4+0x42>
 80003f0:	4642      	mov	r2, r8
 80003f2:	2320      	movs	r3, #32
 80003f4:	1a9b      	subs	r3, r3, r2
 80003f6:	002a      	movs	r2, r5
 80003f8:	4646      	mov	r6, r8
 80003fa:	409a      	lsls	r2, r3
 80003fc:	0023      	movs	r3, r4
 80003fe:	40f3      	lsrs	r3, r6
 8000400:	4313      	orrs	r3, r2
 8000402:	e7d5      	b.n	80003b0 <__udivmoddi4+0xfc>
 8000404:	4642      	mov	r2, r8
 8000406:	2320      	movs	r3, #32
 8000408:	2100      	movs	r1, #0
 800040a:	1a9b      	subs	r3, r3, r2
 800040c:	2200      	movs	r2, #0
 800040e:	9100      	str	r1, [sp, #0]
 8000410:	9201      	str	r2, [sp, #4]
 8000412:	2201      	movs	r2, #1
 8000414:	40da      	lsrs	r2, r3
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	e782      	b.n	8000320 <__udivmoddi4+0x6c>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	0026      	movs	r6, r4
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	40de      	lsrs	r6, r3
 8000424:	002f      	movs	r7, r5
 8000426:	46b4      	mov	ip, r6
 8000428:	4097      	lsls	r7, r2
 800042a:	4666      	mov	r6, ip
 800042c:	003b      	movs	r3, r7
 800042e:	4333      	orrs	r3, r6
 8000430:	e7c9      	b.n	80003c6 <__udivmoddi4+0x112>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__clzdi2>:
 8000434:	b510      	push	{r4, lr}
 8000436:	2900      	cmp	r1, #0
 8000438:	d103      	bne.n	8000442 <__clzdi2+0xe>
 800043a:	f000 f807 	bl	800044c <__clzsi2>
 800043e:	3020      	adds	r0, #32
 8000440:	e002      	b.n	8000448 <__clzdi2+0x14>
 8000442:	1c08      	adds	r0, r1, #0
 8000444:	f000 f802 	bl	800044c <__clzsi2>
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			; (mov r8, r8)

0800044c <__clzsi2>:
 800044c:	211c      	movs	r1, #28
 800044e:	2301      	movs	r3, #1
 8000450:	041b      	lsls	r3, r3, #16
 8000452:	4298      	cmp	r0, r3
 8000454:	d301      	bcc.n	800045a <__clzsi2+0xe>
 8000456:	0c00      	lsrs	r0, r0, #16
 8000458:	3910      	subs	r1, #16
 800045a:	0a1b      	lsrs	r3, r3, #8
 800045c:	4298      	cmp	r0, r3
 800045e:	d301      	bcc.n	8000464 <__clzsi2+0x18>
 8000460:	0a00      	lsrs	r0, r0, #8
 8000462:	3908      	subs	r1, #8
 8000464:	091b      	lsrs	r3, r3, #4
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0x22>
 800046a:	0900      	lsrs	r0, r0, #4
 800046c:	3904      	subs	r1, #4
 800046e:	a202      	add	r2, pc, #8	; (adr r2, 8000478 <__clzsi2+0x2c>)
 8000470:	5c10      	ldrb	r0, [r2, r0]
 8000472:	1840      	adds	r0, r0, r1
 8000474:	4770      	bx	lr
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	02020304 	.word	0x02020304
 800047c:	01010101 	.word	0x01010101
	...

08000488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000488:	480d      	ldr	r0, [pc, #52]	; (80004c0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800048a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800048e:	490e      	ldr	r1, [pc, #56]	; (80004c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000490:	4a0e      	ldr	r2, [pc, #56]	; (80004cc <LoopForever+0xe>)
  movs r3, #0
 8000492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000494:	e002      	b.n	800049c <LoopCopyDataInit>

08000496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800049a:	3304      	adds	r3, #4

0800049c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800049c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800049e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a0:	d3f9      	bcc.n	8000496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004a2:	4a0b      	ldr	r2, [pc, #44]	; (80004d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004a4:	4c0b      	ldr	r4, [pc, #44]	; (80004d4 <LoopForever+0x16>)
  movs r3, #0
 80004a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004a8:	e001      	b.n	80004ae <LoopFillZerobss>

080004aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ac:	3204      	adds	r2, #4

080004ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b0:	d3fb      	bcc.n	80004aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004b2:	f000 fdd1 	bl	8001058 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004b6:	f003 fded 	bl	8004094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004ba:	f000 fb43 	bl	8000b44 <main>

080004be <LoopForever>:

LoopForever:
    b LoopForever
 80004be:	e7fe      	b.n	80004be <LoopForever>
   ldr   r0, =_estack
 80004c0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80004c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004cc:	080041a4 	.word	0x080041a4
  ldr r2, =_sbss
 80004d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004d4:	200001e0 	.word	0x200001e0

080004d8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004d8:	e7fe      	b.n	80004d8 <ADC1_COMP_IRQHandler>
	...

080004dc <handler_entry>:
#define STATE_CMD 1
#define STATE_DATA 2


void handler_entry()
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	//Initialization
	uart_init();
 80004e0:	f000 fa72 	bl	80009c8 <uart_init>

	state = STATE_PRE;
 80004e4:	4b04      	ldr	r3, [pc, #16]	; (80004f8 <handler_entry+0x1c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	701a      	strb	r2, [r3, #0]
	cmd_byte = 0;
 80004ea:	4b04      	ldr	r3, [pc, #16]	; (80004fc <handler_entry+0x20>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	701a      	strb	r2, [r3, #0]

	//handle command
	while(1)
	{
		handle_command();
 80004f0:	f000 f806 	bl	8000500 <handle_command>
 80004f4:	e7fc      	b.n	80004f0 <handler_entry+0x14>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	20000028 	.word	0x20000028
 80004fc:	20000029 	.word	0x20000029

08000500 <handle_command>:
	}
}


void handle_command()
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
	switch(state)//Do the FSM
 8000504:	4b0a      	ldr	r3, [pc, #40]	; (8000530 <handle_command+0x30>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	2b01      	cmp	r3, #1
 800050a:	d007      	beq.n	800051c <handle_command+0x1c>
 800050c:	2b02      	cmp	r3, #2
 800050e:	d008      	beq.n	8000522 <handle_command+0x22>
 8000510:	2b00      	cmp	r3, #0
 8000512:	d000      	beq.n	8000516 <handle_command+0x16>
			break;
		case STATE_DATA:
			state_wait_data();
			break;
	}
	return;
 8000514:	e009      	b.n	800052a <handle_command+0x2a>
			state_wait_preamble();
 8000516:	f000 f80d 	bl	8000534 <state_wait_preamble>
			break;
 800051a:	e005      	b.n	8000528 <handle_command+0x28>
			state_wait_cmd();
 800051c:	f000 f824 	bl	8000568 <state_wait_cmd>
			break;
 8000520:	e002      	b.n	8000528 <handle_command+0x28>
			state_wait_data();
 8000522:	f000 f887 	bl	8000634 <state_wait_data>
			break;
 8000526:	46c0      	nop			; (mov r8, r8)
	return;
 8000528:	46c0      	nop			; (mov r8, r8)
}
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	20000028 	.word	0x20000028

08000534 <state_wait_preamble>:


void state_wait_preamble()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
	//Wait for an incoming byte
	u8 pre_byte;
	//if there is no byte
	if(get_uart_byte(&pre_byte))
 800053a:	1dfb      	adds	r3, r7, #7
 800053c:	0018      	movs	r0, r3
 800053e:	f000 fa93 	bl	8000a68 <get_uart_byte>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d108      	bne.n	8000558 <state_wait_preamble+0x24>
	{
		return;//Just try again
	}

	//If the preamble byte is bad
	if(pre_byte != BYTE_PREAMBLE)
 8000546:	1dfb      	adds	r3, r7, #7
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2baa      	cmp	r3, #170	; 0xaa
 800054c:	d106      	bne.n	800055c <state_wait_preamble+0x28>
	{
		return;//Try again
	}

	//Good preamble byte, move to next state
	state = STATE_CMD;
 800054e:	4b05      	ldr	r3, [pc, #20]	; (8000564 <state_wait_preamble+0x30>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
	return;
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	e002      	b.n	800055e <state_wait_preamble+0x2a>
		return;//Just try again
 8000558:	46c0      	nop			; (mov r8, r8)
 800055a:	e000      	b.n	800055e <state_wait_preamble+0x2a>
		return;//Try again
 800055c:	46c0      	nop			; (mov r8, r8)
}
 800055e:	46bd      	mov	sp, r7
 8000560:	b002      	add	sp, #8
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20000028 	.word	0x20000028

08000568 <state_wait_cmd>:

void state_wait_cmd()
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
	//Wait for the command byte
	if(get_uart_byte(&cmd_byte))
 800056e:	4b2f      	ldr	r3, [pc, #188]	; (800062c <state_wait_cmd+0xc4>)
 8000570:	0018      	movs	r0, r3
 8000572:	f000 fa79 	bl	8000a68 <get_uart_byte>
 8000576:	1e03      	subs	r3, r0, #0
 8000578:	d154      	bne.n	8000624 <state_wait_cmd+0xbc>
		return;//abort if nothing available
	}

	//Command byte received, decode command
	//Switch the command
	u8 res = 0;
 800057a:	1dfb      	adds	r3, r7, #7
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
	u8 arg = 0;
 8000580:	1dbb      	adds	r3, r7, #6
 8000582:	2200      	movs	r2, #0
 8000584:	701a      	strb	r2, [r3, #0]
	u16 adc_res;
	switch(cmd_byte)
 8000586:	4b29      	ldr	r3, [pc, #164]	; (800062c <state_wait_cmd+0xc4>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b05      	cmp	r3, #5
 800058c:	d00b      	beq.n	80005a6 <state_wait_cmd+0x3e>
 800058e:	2b06      	cmp	r3, #6
 8000590:	d026      	beq.n	80005e0 <state_wait_cmd+0x78>
 8000592:	2b00      	cmp	r3, #0
 8000594:	d141      	bne.n	800061a <state_wait_cmd+0xb2>
	{

		case CMD_PING:
			//Send the ack and reset the state
			send_uart_byte(&res);
 8000596:	1dfb      	adds	r3, r7, #7
 8000598:	0018      	movs	r0, r3
 800059a:	f000 fa93 	bl	8000ac4 <send_uart_byte>
			state = STATE_PRE;
 800059e:	4b24      	ldr	r3, [pc, #144]	; (8000630 <state_wait_cmd+0xc8>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
			break;
 80005a4:	e03f      	b.n	8000626 <state_wait_cmd+0xbe>

		case CMD_GET_ADC1:
			//Read ADC1's value
			read_adc(0, &adc_res);
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	0019      	movs	r1, r3
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 f9ba 	bl	8000924 <read_adc>
			//Send it back over uart with msb first
			arg = (adc_res >> 8) & 0xff;
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	0a1b      	lsrs	r3, r3, #8
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	1dbb      	adds	r3, r7, #6
 80005bc:	701a      	strb	r2, [r3, #0]
			send_uart_byte(&arg);
 80005be:	1dbb      	adds	r3, r7, #6
 80005c0:	0018      	movs	r0, r3
 80005c2:	f000 fa7f 	bl	8000ac4 <send_uart_byte>
			arg = adc_res & 0xff;
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	881b      	ldrh	r3, [r3, #0]
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	1dbb      	adds	r3, r7, #6
 80005ce:	701a      	strb	r2, [r3, #0]
			send_uart_byte(&arg);
 80005d0:	1dbb      	adds	r3, r7, #6
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fa76 	bl	8000ac4 <send_uart_byte>
			state = STATE_PRE;
 80005d8:	4b15      	ldr	r3, [pc, #84]	; (8000630 <state_wait_cmd+0xc8>)
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
			break;
 80005de:	e022      	b.n	8000626 <state_wait_cmd+0xbe>

		case CMD_GET_ADC2:
			//Read ADC1's value
			read_adc(1, &adc_res);
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	0019      	movs	r1, r3
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 f99d 	bl	8000924 <read_adc>
			//Send it back over uart with msb first
			arg = (adc_res >> 8) & 0xff;
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	b29b      	uxth	r3, r3
 80005f2:	b2da      	uxtb	r2, r3
 80005f4:	1dbb      	adds	r3, r7, #6
 80005f6:	701a      	strb	r2, [r3, #0]
			send_uart_byte(&arg);
 80005f8:	1dbb      	adds	r3, r7, #6
 80005fa:	0018      	movs	r0, r3
 80005fc:	f000 fa62 	bl	8000ac4 <send_uart_byte>
			arg = adc_res & 0xff;
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	b2da      	uxtb	r2, r3
 8000606:	1dbb      	adds	r3, r7, #6
 8000608:	701a      	strb	r2, [r3, #0]
			send_uart_byte(&arg);
 800060a:	1dbb      	adds	r3, r7, #6
 800060c:	0018      	movs	r0, r3
 800060e:	f000 fa59 	bl	8000ac4 <send_uart_byte>
			state = STATE_PRE;
 8000612:	4b07      	ldr	r3, [pc, #28]	; (8000630 <state_wait_cmd+0xc8>)
 8000614:	2200      	movs	r2, #0
 8000616:	701a      	strb	r2, [r3, #0]
			break;
 8000618:	e005      	b.n	8000626 <state_wait_cmd+0xbe>

		default:
			//Must be a command that needs additional data
			state = STATE_DATA;
 800061a:	4b05      	ldr	r3, [pc, #20]	; (8000630 <state_wait_cmd+0xc8>)
 800061c:	2202      	movs	r2, #2
 800061e:	701a      	strb	r2, [r3, #0]
			break;
 8000620:	46c0      	nop			; (mov r8, r8)
 8000622:	e000      	b.n	8000626 <state_wait_cmd+0xbe>
		return;//abort if nothing available
 8000624:	46c0      	nop			; (mov r8, r8)

	}



}
 8000626:	46bd      	mov	sp, r7
 8000628:	b002      	add	sp, #8
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000029 	.word	0x20000029
 8000630:	20000028 	.word	0x20000028

08000634 <state_wait_data>:

void state_wait_data()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	//Wait for the argument byte
	u8 arg = 0;
 800063a:	1dfb      	adds	r3, r7, #7
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
	if(get_uart_byte(&arg)){return;}
 8000640:	1dfb      	adds	r3, r7, #7
 8000642:	0018      	movs	r0, r3
 8000644:	f000 fa10 	bl	8000a68 <get_uart_byte>
 8000648:	1e03      	subs	r3, r0, #0
 800064a:	d133      	bne.n	80006b4 <state_wait_data+0x80>

	//Do something based on the command
	switch(cmd_byte)
 800064c:	4b1b      	ldr	r3, [pc, #108]	; (80006bc <state_wait_data+0x88>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b08      	cmp	r3, #8
 8000652:	d82a      	bhi.n	80006aa <state_wait_data+0x76>
 8000654:	009a      	lsls	r2, r3, #2
 8000656:	4b1a      	ldr	r3, [pc, #104]	; (80006c0 <state_wait_data+0x8c>)
 8000658:	18d3      	adds	r3, r2, r3
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	469f      	mov	pc, r3
	{
		case CMD_SET_LEFT:
			//Use it to set the left attenuation
			set_left_attenuation(arg);
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	0018      	movs	r0, r3
 8000664:	f000 f830 	bl	80006c8 <set_left_attenuation>
			break;
 8000668:	e01f      	b.n	80006aa <state_wait_data+0x76>

		case CMD_SET_RIGHT:
			//Use it to set the right attenuation
			set_right_attenuation(arg);
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	0018      	movs	r0, r3
 8000670:	f000 f878 	bl	8000764 <set_right_attenuation>
			break;
 8000674:	e019      	b.n	80006aa <state_wait_data+0x76>

		case CMD_SET_INPUT_GAIN:
			//Use it to set the input gain
			set_diff_gain(arg);
 8000676:	1dfb      	adds	r3, r7, #7
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	0018      	movs	r0, r3
 800067c:	f000 f8c4 	bl	8000808 <set_diff_gain>
			break;
 8000680:	e013      	b.n	80006aa <state_wait_data+0x76>

		case CMD_SET_OUTPUT_GAIN:
			//Use it to set the output gain (15dB or 0dB)
			set_amp_enable(arg);
 8000682:	1dfb      	adds	r3, r7, #7
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	0018      	movs	r0, r3
 8000688:	f000 f91d 	bl	80008c6 <set_amp_enable>
			break;
 800068c:	e00d      	b.n	80006aa <state_wait_data+0x76>
		case CMD_SET_LED1:
			//set the LED state
			set_led(0, arg);
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	0019      	movs	r1, r3
 8000694:	2000      	movs	r0, #0
 8000696:	f000 fa29 	bl	8000aec <set_led>
			break;
 800069a:	e006      	b.n	80006aa <state_wait_data+0x76>

		case CMD_SET_LED2:
			//set the LED state
			set_led(1, arg);
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	0019      	movs	r1, r3
 80006a2:	2001      	movs	r0, #1
 80006a4:	f000 fa22 	bl	8000aec <set_led>
			break;
 80006a8:	46c0      	nop			; (mov r8, r8)

	}
	//We've successfully executed the command so we can go back to waiting for the preamble
	state = STATE_PRE;
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <state_wait_data+0x90>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
	return;
 80006b0:	46c0      	nop			; (mov r8, r8)
 80006b2:	e000      	b.n	80006b6 <state_wait_data+0x82>
	if(get_uart_byte(&arg)){return;}
 80006b4:	46c0      	nop			; (mov r8, r8)

}
 80006b6:	46bd      	mov	sp, r7
 80006b8:	b002      	add	sp, #8
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000029 	.word	0x20000029
 80006c0:	08004104 	.word	0x08004104
 80006c4:	20000028 	.word	0x20000028

080006c8 <set_left_attenuation>:
//Declare the adc instance and uart
extern ADC_HandleTypeDef hadc;
extern UART_HandleTypeDef huart2;

void set_left_attenuation(u8 val)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	0002      	movs	r2, r0
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	701a      	strb	r2, [r3, #0]
	//Set each bit one at a time by selecting the relevant bit in val
	HAL_GPIO_WritePin(V5L_GPIO_Port, V5L_Pin, val & (1<<4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006d4:	1dfb      	adds	r3, r7, #7
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2210      	movs	r2, #16
 80006da:	4013      	ands	r3, r2
 80006dc:	1e5a      	subs	r2, r3, #1
 80006de:	4193      	sbcs	r3, r2
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	001a      	movs	r2, r3
 80006e4:	4b1e      	ldr	r3, [pc, #120]	; (8000760 <set_left_attenuation+0x98>)
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	0018      	movs	r0, r3
 80006ea:	f001 fc81 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V4L_GPIO_Port, V4L_Pin, val & (1<<3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006ee:	1dfb      	adds	r3, r7, #7
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2208      	movs	r2, #8
 80006f4:	4013      	ands	r3, r2
 80006f6:	1e5a      	subs	r2, r3, #1
 80006f8:	4193      	sbcs	r3, r2
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	001a      	movs	r2, r3
 80006fe:	4b18      	ldr	r3, [pc, #96]	; (8000760 <set_left_attenuation+0x98>)
 8000700:	2108      	movs	r1, #8
 8000702:	0018      	movs	r0, r3
 8000704:	f001 fc74 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V3L_GPIO_Port, V3L_Pin, val & (1<<2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000708:	1dfb      	adds	r3, r7, #7
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2204      	movs	r2, #4
 800070e:	4013      	ands	r3, r2
 8000710:	1e5a      	subs	r2, r3, #1
 8000712:	4193      	sbcs	r3, r2
 8000714:	b2db      	uxtb	r3, r3
 8000716:	001a      	movs	r2, r3
 8000718:	4b11      	ldr	r3, [pc, #68]	; (8000760 <set_left_attenuation+0x98>)
 800071a:	2110      	movs	r1, #16
 800071c:	0018      	movs	r0, r3
 800071e:	f001 fc67 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V2L_GPIO_Port, V2L_Pin, val & (1<<1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000722:	1dfb      	adds	r3, r7, #7
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2202      	movs	r2, #2
 8000728:	4013      	ands	r3, r2
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	4193      	sbcs	r3, r2
 800072e:	b2db      	uxtb	r3, r3
 8000730:	001a      	movs	r2, r3
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <set_left_attenuation+0x98>)
 8000734:	2140      	movs	r1, #64	; 0x40
 8000736:	0018      	movs	r0, r3
 8000738:	f001 fc5a 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V1L_GPIO_Port, V1L_Pin, val & (1<<0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2201      	movs	r2, #1
 8000742:	4013      	ands	r3, r2
 8000744:	1e5a      	subs	r2, r3, #1
 8000746:	4193      	sbcs	r3, r2
 8000748:	b2db      	uxtb	r3, r3
 800074a:	001a      	movs	r2, r3
 800074c:	4b04      	ldr	r3, [pc, #16]	; (8000760 <set_left_attenuation+0x98>)
 800074e:	2120      	movs	r1, #32
 8000750:	0018      	movs	r0, r3
 8000752:	f001 fc4d 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b002      	add	sp, #8
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	50000400 	.word	0x50000400

08000764 <set_right_attenuation>:

void set_right_attenuation(u8 val)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	0002      	movs	r2, r0
 800076c:	1dfb      	adds	r3, r7, #7
 800076e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(V5R_GPIO_Port, V5R_Pin, val & (1<<4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000770:	1dfb      	adds	r3, r7, #7
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2210      	movs	r2, #16
 8000776:	4013      	ands	r3, r2
 8000778:	1e5a      	subs	r2, r3, #1
 800077a:	4193      	sbcs	r3, r2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	001a      	movs	r2, r3
 8000780:	23a0      	movs	r3, #160	; 0xa0
 8000782:	05db      	lsls	r3, r3, #23
 8000784:	2110      	movs	r1, #16
 8000786:	0018      	movs	r0, r3
 8000788:	f001 fc32 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V4R_GPIO_Port, V4R_Pin, val & (1<<3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800078c:	1dfb      	adds	r3, r7, #7
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2208      	movs	r2, #8
 8000792:	4013      	ands	r3, r2
 8000794:	1e5a      	subs	r2, r3, #1
 8000796:	4193      	sbcs	r3, r2
 8000798:	b2db      	uxtb	r3, r3
 800079a:	001a      	movs	r2, r3
 800079c:	23a0      	movs	r3, #160	; 0xa0
 800079e:	05db      	lsls	r3, r3, #23
 80007a0:	2120      	movs	r1, #32
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fc24 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V3R_GPIO_Port, V3R_Pin, val & (1<<2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007a8:	1dfb      	adds	r3, r7, #7
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	2204      	movs	r2, #4
 80007ae:	4013      	ands	r3, r2
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	4193      	sbcs	r3, r2
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	001a      	movs	r2, r3
 80007b8:	23a0      	movs	r3, #160	; 0xa0
 80007ba:	05db      	lsls	r3, r3, #23
 80007bc:	2140      	movs	r1, #64	; 0x40
 80007be:	0018      	movs	r0, r3
 80007c0:	f001 fc16 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V2R_GPIO_Port, V2R_Pin, val & (1<<1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2202      	movs	r2, #2
 80007ca:	4013      	ands	r3, r2
 80007cc:	1e5a      	subs	r2, r3, #1
 80007ce:	4193      	sbcs	r3, r2
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	001a      	movs	r2, r3
 80007d4:	23a0      	movs	r3, #160	; 0xa0
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 fc08 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V1R_GPIO_Port, V1R_Pin, val & (1<<0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007e0:	1dfb      	adds	r3, r7, #7
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2201      	movs	r2, #1
 80007e6:	4013      	ands	r3, r2
 80007e8:	1e5a      	subs	r2, r3, #1
 80007ea:	4193      	sbcs	r3, r2
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	001a      	movs	r2, r3
 80007f0:	4b04      	ldr	r3, [pc, #16]	; (8000804 <set_right_attenuation+0xa0>)
 80007f2:	2101      	movs	r1, #1
 80007f4:	0018      	movs	r0, r3
 80007f6:	f001 fbfb 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b002      	add	sp, #8
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	50000400 	.word	0x50000400

08000808 <set_diff_gain>:

//5-bit gain setting for differential amplifier
//See data sheet for gain definitions
void set_diff_gain(u8 val)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	0002      	movs	r2, r0
 8000810:	1dfb      	adds	r3, r7, #7
 8000812:	701a      	strb	r2, [r3, #0]
	//Pull CS and SCLK low
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	0059      	lsls	r1, r3, #1
 8000818:	23a0      	movs	r3, #160	; 0xa0
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	2200      	movs	r2, #0
 800081e:	0018      	movs	r0, r3
 8000820:	f001 fbe6 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	0099      	lsls	r1, r3, #2
 8000828:	23a0      	movs	r3, #160	; 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	2200      	movs	r2, #0
 800082e:	0018      	movs	r0, r3
 8000830:	f001 fbde 	bl	8001ff0 <HAL_GPIO_WritePin>

	for(int i = 0; i < 8; i = i + 1)
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	e036      	b.n	80008a8 <set_diff_gain+0xa0>
	{
		//If this is the last 3 bits then set them all to 0
		if(i > 4)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b04      	cmp	r3, #4
 800083e:	dd08      	ble.n	8000852 <set_diff_gain+0x4a>
		{
			HAL_GPIO_WritePin(SDIO_GPIO_Port, SDIO_Pin, GPIO_PIN_RESET);
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	00d9      	lsls	r1, r3, #3
 8000844:	23a0      	movs	r3, #160	; 0xa0
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	2200      	movs	r2, #0
 800084a:	0018      	movs	r0, r3
 800084c:	f001 fbd0 	bl	8001ff0 <HAL_GPIO_WritePin>
 8000850:	e011      	b.n	8000876 <set_diff_gain+0x6e>
		}
		else//Otherwise start tapping out the specified gain
		{
			HAL_GPIO_WritePin(SDIO_GPIO_Port, SDIO_Pin, val & (1 << i) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	411a      	asrs	r2, r3
 800085a:	0013      	movs	r3, r2
 800085c:	2201      	movs	r2, #1
 800085e:	4013      	ands	r3, r2
 8000860:	1e5a      	subs	r2, r3, #1
 8000862:	4193      	sbcs	r3, r2
 8000864:	b2db      	uxtb	r3, r3
 8000866:	001a      	movs	r2, r3
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	00d9      	lsls	r1, r3, #3
 800086c:	23a0      	movs	r3, #160	; 0xa0
 800086e:	05db      	lsls	r3, r3, #23
 8000870:	0018      	movs	r0, r3
 8000872:	f001 fbbd 	bl	8001ff0 <HAL_GPIO_WritePin>
		}
		//Cycle the clock
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000876:	2380      	movs	r3, #128	; 0x80
 8000878:	0099      	lsls	r1, r3, #2
 800087a:	23a0      	movs	r3, #160	; 0xa0
 800087c:	05db      	lsls	r3, r3, #23
 800087e:	2201      	movs	r2, #1
 8000880:	0018      	movs	r0, r3
 8000882:	f001 fbb5 	bl	8001ff0 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000886:	2001      	movs	r0, #1
 8000888:	f000 fc5c 	bl	8001144 <HAL_Delay>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	0099      	lsls	r1, r3, #2
 8000890:	23a0      	movs	r3, #160	; 0xa0
 8000892:	05db      	lsls	r3, r3, #23
 8000894:	2200      	movs	r2, #0
 8000896:	0018      	movs	r0, r3
 8000898:	f001 fbaa 	bl	8001ff0 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f000 fc51 	bl	8001144 <HAL_Delay>
	for(int i = 0; i < 8; i = i + 1)
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	3301      	adds	r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	2b07      	cmp	r3, #7
 80008ac:	ddc5      	ble.n	800083a <set_diff_gain+0x32>
	}

	//Deselect CS
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	0059      	lsls	r1, r3, #1
 80008b2:	23a0      	movs	r3, #160	; 0xa0
 80008b4:	05db      	lsls	r3, r3, #23
 80008b6:	2201      	movs	r2, #1
 80008b8:	0018      	movs	r0, r3
 80008ba:	f001 fb99 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b004      	add	sp, #16
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <set_amp_enable>:

//Enables or disables output amplifier
void set_amp_enable(u8 val)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	0002      	movs	r2, r0
 80008ce:	1dfb      	adds	r3, r7, #7
 80008d0:	701a      	strb	r2, [r3, #0]
	//If we're enabling
	if(val)
 80008d2:	1dfb      	adds	r3, r7, #7
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d010      	beq.n	80008fc <set_amp_enable+0x36>
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, GPIO_PIN_RESET);
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	0119      	lsls	r1, r3, #4
 80008de:	23a0      	movs	r3, #160	; 0xa0
 80008e0:	05db      	lsls	r3, r3, #23
 80008e2:	2200      	movs	r2, #0
 80008e4:	0018      	movs	r0, r3
 80008e6:	f001 fb83 	bl	8001ff0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, GPIO_PIN_SET);
 80008ea:	2380      	movs	r3, #128	; 0x80
 80008ec:	0159      	lsls	r1, r3, #5
 80008ee:	23a0      	movs	r3, #160	; 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	2201      	movs	r2, #1
 80008f4:	0018      	movs	r0, r3
 80008f6:	f001 fb7b 	bl	8001ff0 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, GPIO_PIN_RESET);
	}
}
 80008fa:	e00f      	b.n	800091c <set_amp_enable+0x56>
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, GPIO_PIN_SET);
 80008fc:	2380      	movs	r3, #128	; 0x80
 80008fe:	0119      	lsls	r1, r3, #4
 8000900:	23a0      	movs	r3, #160	; 0xa0
 8000902:	05db      	lsls	r3, r3, #23
 8000904:	2201      	movs	r2, #1
 8000906:	0018      	movs	r0, r3
 8000908:	f001 fb72 	bl	8001ff0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, GPIO_PIN_RESET);
 800090c:	2380      	movs	r3, #128	; 0x80
 800090e:	0159      	lsls	r1, r3, #5
 8000910:	23a0      	movs	r3, #160	; 0xa0
 8000912:	05db      	lsls	r3, r3, #23
 8000914:	2200      	movs	r2, #0
 8000916:	0018      	movs	r0, r3
 8000918:	f001 fb6a 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b002      	add	sp, #8
 8000922:	bd80      	pop	{r7, pc}

08000924 <read_adc>:

//If sel = 0, get ADC0 else ADC1
//Returns status (0 if OK) and returns read value via pass by reference
u8 read_adc(u8 sel, u16 *val)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	0002      	movs	r2, r0
 800092c:	6039      	str	r1, [r7, #0]
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	701a      	strb	r2, [r3, #0]

	u8 ret_val = 0;
 8000932:	2317      	movs	r3, #23
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	2200      	movs	r2, #0
 8000938:	701a      	strb	r2, [r3, #0]

	ADC_ChannelConfTypeDef sConfig = {0};
 800093a:	230c      	movs	r3, #12
 800093c:	18fb      	adds	r3, r7, r3
 800093e:	0018      	movs	r0, r3
 8000940:	2308      	movs	r3, #8
 8000942:	001a      	movs	r2, r3
 8000944:	2100      	movs	r1, #0
 8000946:	f003 fbc9 	bl	80040dc <memset>
	if(sel)
 800094a:	1dfb      	adds	r3, r7, #7
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d004      	beq.n	800095c <read_adc+0x38>
	{
		sConfig.Channel = ADC_CHANNEL_0;
 8000952:	230c      	movs	r3, #12
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	2201      	movs	r2, #1
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	e003      	b.n	8000964 <read_adc+0x40>
	}
	else
	{
		sConfig.Channel = ADC_CHANNEL_1;
 800095c:	230c      	movs	r3, #12
 800095e:	18fb      	adds	r3, r7, r3
 8000960:	4a17      	ldr	r2, [pc, #92]	; (80009c0 <read_adc+0x9c>)
 8000962:	601a      	str	r2, [r3, #0]
	}
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000964:	230c      	movs	r3, #12
 8000966:	18fb      	adds	r3, r7, r3
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	0152      	lsls	r2, r2, #5
 800096c:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800096e:	230c      	movs	r3, #12
 8000970:	18fa      	adds	r2, r7, r3
 8000972:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <read_adc+0xa0>)
 8000974:	0011      	movs	r1, r2
 8000976:	0018      	movs	r0, r3
 8000978:	f000 feb2 	bl	80016e0 <HAL_ADC_ConfigChannel>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d003      	beq.n	8000988 <read_adc+0x64>
	{
		ret_val = 1;
 8000980:	2317      	movs	r3, #23
 8000982:	18fb      	adds	r3, r7, r3
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
	}

	//Start the conversion
	HAL_ADC_Start(&hadc);
 8000988:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <read_adc+0xa0>)
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fd70 	bl	8001470 <HAL_ADC_Start>
    //Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc, 1);
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <read_adc+0xa0>)
 8000992:	2101      	movs	r1, #1
 8000994:	0018      	movs	r0, r3
 8000996:	f000 fe01 	bl	800159c <HAL_ADC_PollForConversion>
	//Get the result and return it
	*val = HAL_ADC_GetValue(&hadc);
 800099a:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <read_adc+0xa0>)
 800099c:	0018      	movs	r0, r3
 800099e:	f000 fe93 	bl	80016c8 <HAL_ADC_GetValue>
 80009a2:	0003      	movs	r3, r0
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc);
 80009aa:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <read_adc+0xa0>)
 80009ac:	0018      	movs	r0, r3
 80009ae:	f000 fdb3 	bl	8001518 <HAL_ADC_Stop>

	return ret_val;
 80009b2:	2317      	movs	r3, #23
 80009b4:	18fb      	adds	r3, r7, r3
 80009b6:	781b      	ldrb	r3, [r3, #0]
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b006      	add	sp, #24
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	04000002 	.word	0x04000002
 80009c4:	20000180 	.word	0x20000180

080009c8 <uart_init>:
u8 uart_buffer[uart_buff_size];//Our own buffer for storing incoming bytes
u16 uart_buffer_w_pos;
u16 uart_buffer_r_pos;
u16 uart_buffer_size;
void uart_init()
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	//Initialize the buffer
	uart_buffer_w_pos = 0;
 80009cc:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <uart_init+0x28>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	801a      	strh	r2, [r3, #0]
	uart_buffer_r_pos = 0;
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <uart_init+0x2c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	801a      	strh	r2, [r3, #0]
	uart_buffer_size = 0;
 80009d8:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <uart_init+0x30>)
 80009da:	2200      	movs	r2, #0
 80009dc:	801a      	strh	r2, [r3, #0]

	//Register the ISR callback here
	HAL_UART_Receive_IT(&huart2, uart_rec_buff, 1);
 80009de:	4907      	ldr	r1, [pc, #28]	; (80009fc <uart_init+0x34>)
 80009e0:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <uart_init+0x38>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	0018      	movs	r0, r3
 80009e6:	f002 fad9 	bl	8002f9c <HAL_UART_Receive_IT>
}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000096 	.word	0x20000096
 80009f4:	2000002c 	.word	0x2000002c
 80009f8:	20000094 	.word	0x20000094
 80009fc:	20000098 	.word	0x20000098
 8000a00:	200000fc 	.word	0x200000fc

08000a04 <HAL_UART_RxCpltCallback>:

void  HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
	//Copy the received byte into the local buffer
	uart_buffer[uart_buffer_w_pos] = uart_rec_buff[0];
 8000a0c:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <HAL_UART_RxCpltCallback+0x50>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	001a      	movs	r2, r3
 8000a12:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <HAL_UART_RxCpltCallback+0x54>)
 8000a14:	7819      	ldrb	r1, [r3, #0]
 8000a16:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <HAL_UART_RxCpltCallback+0x58>)
 8000a18:	5499      	strb	r1, [r3, r2]
	//Update the pointer
	uart_buffer_w_pos = uart_buffer_w_pos >= uart_buff_size-1 ? 0 : uart_buffer_w_pos + 1;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <HAL_UART_RxCpltCallback+0x50>)
 8000a1c:	881b      	ldrh	r3, [r3, #0]
 8000a1e:	2b62      	cmp	r3, #98	; 0x62
 8000a20:	d804      	bhi.n	8000a2c <HAL_UART_RxCpltCallback+0x28>
 8000a22:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <HAL_UART_RxCpltCallback+0x50>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	3301      	adds	r3, #1
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	e000      	b.n	8000a2e <HAL_UART_RxCpltCallback+0x2a>
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <HAL_UART_RxCpltCallback+0x50>)
 8000a30:	801a      	strh	r2, [r3, #0]
	//Update the size counter
	uart_buffer_size += 1;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <HAL_UART_RxCpltCallback+0x5c>)
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	3301      	adds	r3, #1
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <HAL_UART_RxCpltCallback+0x5c>)
 8000a3c:	801a      	strh	r2, [r3, #0]
	//Re-register the callback
	HAL_UART_Receive_IT(&huart2, uart_rec_buff, 1);
 8000a3e:	4906      	ldr	r1, [pc, #24]	; (8000a58 <HAL_UART_RxCpltCallback+0x54>)
 8000a40:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <HAL_UART_RxCpltCallback+0x60>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	0018      	movs	r0, r3
 8000a46:	f002 faa9 	bl	8002f9c <HAL_UART_Receive_IT>
}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b002      	add	sp, #8
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	20000096 	.word	0x20000096
 8000a58:	20000098 	.word	0x20000098
 8000a5c:	20000030 	.word	0x20000030
 8000a60:	20000094 	.word	0x20000094
 8000a64:	200000fc 	.word	0x200000fc

08000a68 <get_uart_byte>:

u8 get_uart_byte(u8 * res)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	//Old polling method
	//return HAL_UART_Receive(&huart2, res, 1, HAL_MAX_DELAY) == HAL_OK ? 0 : 1;

	//If the buffer is empty
	if(uart_buffer_size == 0)
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <get_uart_byte+0x50>)
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d101      	bne.n	8000a7c <get_uart_byte+0x14>
	{
		//Return an error
		return 1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e019      	b.n	8000ab0 <get_uart_byte+0x48>
	}

	//Set the return variable first
	*res = uart_buffer[uart_buffer_r_pos];
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <get_uart_byte+0x54>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	001a      	movs	r2, r3
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <get_uart_byte+0x58>)
 8000a84:	5c9a      	ldrb	r2, [r3, r2]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	701a      	strb	r2, [r3, #0]

	//Update the read position pointer
	uart_buffer_r_pos = uart_buffer_r_pos >= uart_buff_size-1 ? 0 : uart_buffer_r_pos + 1;
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <get_uart_byte+0x54>)
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	2b62      	cmp	r3, #98	; 0x62
 8000a90:	d804      	bhi.n	8000a9c <get_uart_byte+0x34>
 8000a92:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <get_uart_byte+0x54>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	3301      	adds	r3, #1
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	e000      	b.n	8000a9e <get_uart_byte+0x36>
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	4b07      	ldr	r3, [pc, #28]	; (8000abc <get_uart_byte+0x54>)
 8000aa0:	801a      	strh	r2, [r3, #0]

	//Reduce the size counter
	uart_buffer_size -= 1;
 8000aa2:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <get_uart_byte+0x50>)
 8000aa4:	881b      	ldrh	r3, [r3, #0]
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	4b03      	ldr	r3, [pc, #12]	; (8000ab8 <get_uart_byte+0x50>)
 8000aac:	801a      	strh	r2, [r3, #0]

	//Success
	return 0;
 8000aae:	2300      	movs	r3, #0
}
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b002      	add	sp, #8
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000094 	.word	0x20000094
 8000abc:	2000002c 	.word	0x2000002c
 8000ac0:	20000030 	.word	0x20000030

08000ac4 <send_uart_byte>:


//Returns status not result
//0 result is success
u8 send_uart_byte(u8 * bt)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	return HAL_UART_Transmit(&huart2, bt, 1, 1) == HAL_OK ? 0 : 1;
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <send_uart_byte+0x24>)
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f002 f9ba 	bl	8002e4c <HAL_UART_Transmit>
 8000ad8:	0003      	movs	r3, r0
 8000ada:	1e5a      	subs	r2, r3, #1
 8000adc:	4193      	sbcs	r3, r2
 8000ade:	b2db      	uxtb	r3, r3
}
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b002      	add	sp, #8
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	200000fc 	.word	0x200000fc

08000aec <set_led>:

void set_led(u8 num, u8 val)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	0002      	movs	r2, r0
 8000af4:	1dfb      	adds	r3, r7, #7
 8000af6:	701a      	strb	r2, [r3, #0]
 8000af8:	1dbb      	adds	r3, r7, #6
 8000afa:	1c0a      	adds	r2, r1, #0
 8000afc:	701a      	strb	r2, [r3, #0]
	if(num)
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d00c      	beq.n	8000b20 <set_led+0x34>
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, val ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b06:	1dbb      	adds	r3, r7, #6
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	1e5a      	subs	r2, r3, #1
 8000b0c:	4193      	sbcs	r3, r2
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	001a      	movs	r2, r3
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	01db      	lsls	r3, r3, #7
 8000b16:	480a      	ldr	r0, [pc, #40]	; (8000b40 <set_led+0x54>)
 8000b18:	0019      	movs	r1, r3
 8000b1a:	f001 fa69 	bl	8001ff0 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, val ? GPIO_PIN_SET : GPIO_PIN_RESET);
	}
}
 8000b1e:	e00b      	b.n	8000b38 <set_led+0x4c>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, val ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b20:	1dbb      	adds	r3, r7, #6
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	1e5a      	subs	r2, r3, #1
 8000b26:	4193      	sbcs	r3, r2
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	021b      	lsls	r3, r3, #8
 8000b30:	4803      	ldr	r0, [pc, #12]	; (8000b40 <set_led+0x54>)
 8000b32:	0019      	movs	r1, r3
 8000b34:	f001 fa5c 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b002      	add	sp, #8
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	50000800 	.word	0x50000800

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b48:	f000 fa8c 	bl	8001064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b4c:	f000 f80a 	bl	8000b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b50:	f000 f920 	bl	8000d94 <MX_GPIO_Init>
  MX_ADC_Init();
 8000b54:	f000 f87c 	bl	8000c50 <MX_ADC_Init>
  MX_USART2_UART_Init();
 8000b58:	f000 f8ec 	bl	8000d34 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  handler_entry();
 8000b5c:	f7ff fcbe 	bl	80004dc <handler_entry>
 8000b60:	e7fc      	b.n	8000b5c <main+0x18>
	...

08000b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b09a      	sub	sp, #104	; 0x68
 8000b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b6a:	2334      	movs	r3, #52	; 0x34
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	0018      	movs	r0, r3
 8000b70:	2334      	movs	r3, #52	; 0x34
 8000b72:	001a      	movs	r2, r3
 8000b74:	2100      	movs	r1, #0
 8000b76:	f003 fab1 	bl	80040dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b7a:	2320      	movs	r3, #32
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	0018      	movs	r0, r3
 8000b80:	2314      	movs	r3, #20
 8000b82:	001a      	movs	r2, r3
 8000b84:	2100      	movs	r1, #0
 8000b86:	f003 faa9 	bl	80040dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	231c      	movs	r3, #28
 8000b90:	001a      	movs	r2, r3
 8000b92:	2100      	movs	r1, #0
 8000b94:	f003 faa2 	bl	80040dc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b98:	4b2b      	ldr	r3, [pc, #172]	; (8000c48 <SystemClock_Config+0xe4>)
 8000b9a:	4a2b      	ldr	r2, [pc, #172]	; (8000c48 <SystemClock_Config+0xe4>)
 8000b9c:	6812      	ldr	r2, [r2, #0]
 8000b9e:	492b      	ldr	r1, [pc, #172]	; (8000c4c <SystemClock_Config+0xe8>)
 8000ba0:	400a      	ands	r2, r1
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	0109      	lsls	r1, r1, #4
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000baa:	2334      	movs	r3, #52	; 0x34
 8000bac:	18fb      	adds	r3, r7, r3
 8000bae:	2210      	movs	r2, #16
 8000bb0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bb2:	2334      	movs	r3, #52	; 0x34
 8000bb4:	18fb      	adds	r3, r7, r3
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bba:	2334      	movs	r3, #52	; 0x34
 8000bbc:	18fb      	adds	r3, r7, r3
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000bc2:	2334      	movs	r3, #52	; 0x34
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	22a0      	movs	r2, #160	; 0xa0
 8000bc8:	0212      	lsls	r2, r2, #8
 8000bca:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bcc:	2334      	movs	r3, #52	; 0x34
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd4:	2334      	movs	r3, #52	; 0x34
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f001 fa27 	bl	800202c <HAL_RCC_OscConfig>
 8000bde:	1e03      	subs	r3, r0, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000be2:	f000 f96d 	bl	8000ec0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be6:	2320      	movs	r3, #32
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	220f      	movs	r2, #15
 8000bec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000bee:	2320      	movs	r3, #32
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf6:	2320      	movs	r3, #32
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfe:	2320      	movs	r3, #32
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c06:	2320      	movs	r3, #32
 8000c08:	18fb      	adds	r3, r7, r3
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c0e:	2320      	movs	r3, #32
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	2100      	movs	r1, #0
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 fd73 	bl	8002700 <HAL_RCC_ClockConfig>
 8000c1a:	1e03      	subs	r3, r0, #0
 8000c1c:	d001      	beq.n	8000c22 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000c1e:	f000 f94f 	bl	8000ec0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	2202      	movs	r2, #2
 8000c26:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	0018      	movs	r0, r3
 8000c32:	f001 ff85 	bl	8002b40 <HAL_RCCEx_PeriphCLKConfig>
 8000c36:	1e03      	subs	r3, r0, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000c3a:	f000 f941 	bl	8000ec0 <Error_Handler>
  }
}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b01a      	add	sp, #104	; 0x68
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	40007000 	.word	0x40007000
 8000c4c:	ffffe7ff 	.word	0xffffe7ff

08000c50 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c56:	003b      	movs	r3, r7
 8000c58:	0018      	movs	r0, r3
 8000c5a:	2308      	movs	r3, #8
 8000c5c:	001a      	movs	r2, r3
 8000c5e:	2100      	movs	r1, #0
 8000c60:	f003 fa3c 	bl	80040dc <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000c64:	4b30      	ldr	r3, [pc, #192]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c66:	4a31      	ldr	r2, [pc, #196]	; (8000d2c <MX_ADC_Init+0xdc>)
 8000c68:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000c6a:	4b2f      	ldr	r3, [pc, #188]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000c70:	4b2d      	ldr	r3, [pc, #180]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c72:	22c0      	movs	r2, #192	; 0xc0
 8000c74:	0612      	lsls	r2, r2, #24
 8000c76:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000c78:	4b2b      	ldr	r3, [pc, #172]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c84:	4b28      	ldr	r3, [pc, #160]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c8a:	4b27      	ldr	r3, [pc, #156]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000c90:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c92:	2220      	movs	r2, #32
 8000c94:	2100      	movs	r1, #0
 8000c96:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b23      	ldr	r3, [pc, #140]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000c9a:	2221      	movs	r2, #33	; 0x21
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca0:	4b21      	ldr	r3, [pc, #132]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca6:	4b20      	ldr	r3, [pc, #128]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000ca8:	22c2      	movs	r2, #194	; 0xc2
 8000caa:	32ff      	adds	r2, #255	; 0xff
 8000cac:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000cae:	4b1e      	ldr	r3, [pc, #120]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cb0:	222c      	movs	r2, #44	; 0x2c
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cb6:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cb8:	2204      	movs	r2, #4
 8000cba:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cbc:	4b1a      	ldr	r3, [pc, #104]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000cc2:	4b19      	ldr	r3, [pc, #100]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000cc8:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000cce:	4b16      	ldr	r3, [pc, #88]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f000 fa56 	bl	8001188 <HAL_ADC_Init>
 8000cdc:	1e03      	subs	r3, r0, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000ce0:	f000 f8ee 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000cea:	003b      	movs	r3, r7
 8000cec:	2280      	movs	r2, #128	; 0x80
 8000cee:	0152      	lsls	r2, r2, #5
 8000cf0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cf2:	003a      	movs	r2, r7
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f000 fcf1 	bl	80016e0 <HAL_ADC_ConfigChannel>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d001      	beq.n	8000d06 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000d02:	f000 f8dd 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d06:	003b      	movs	r3, r7
 8000d08:	4a09      	ldr	r2, [pc, #36]	; (8000d30 <MX_ADC_Init+0xe0>)
 8000d0a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d0c:	003a      	movs	r2, r7
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <MX_ADC_Init+0xd8>)
 8000d10:	0011      	movs	r1, r2
 8000d12:	0018      	movs	r0, r3
 8000d14:	f000 fce4 	bl	80016e0 <HAL_ADC_ConfigChannel>
 8000d18:	1e03      	subs	r3, r0, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000d1c:	f000 f8d0 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d20:	46c0      	nop			; (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b002      	add	sp, #8
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000180 	.word	0x20000180
 8000d2c:	40012400 	.word	0x40012400
 8000d30:	04000002 	.word	0x04000002

08000d34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d3a:	4a15      	ldr	r2, [pc, #84]	; (8000d90 <MX_USART2_UART_Init+0x5c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d40:	22e1      	movs	r2, #225	; 0xe1
 8000d42:	0252      	lsls	r2, r2, #9
 8000d44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d46:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d4c:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d58:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d64:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d6a:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d76:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <MX_USART2_UART_Init+0x58>)
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f002 f813 	bl	8002da4 <HAL_UART_Init>
 8000d7e:	1e03      	subs	r3, r0, #0
 8000d80:	d001      	beq.n	8000d86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d82:	f000 f89d 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200000fc 	.word	0x200000fc
 8000d90:	40004400 	.word	0x40004400

08000d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9a:	230c      	movs	r3, #12
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	0018      	movs	r0, r3
 8000da0:	2314      	movs	r3, #20
 8000da2:	001a      	movs	r2, r3
 8000da4:	2100      	movs	r1, #0
 8000da6:	f003 f999 	bl	80040dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000daa:	4b41      	ldr	r3, [pc, #260]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dac:	4a40      	ldr	r2, [pc, #256]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000db0:	2104      	movs	r1, #4
 8000db2:	430a      	orrs	r2, r1
 8000db4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db6:	4b3e      	ldr	r3, [pc, #248]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dba:	2204      	movs	r2, #4
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc2:	4b3b      	ldr	r3, [pc, #236]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dc4:	4a3a      	ldr	r2, [pc, #232]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dc6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000dc8:	2101      	movs	r1, #1
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dce:	4b38      	ldr	r3, [pc, #224]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b35      	ldr	r3, [pc, #212]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000ddc:	4a34      	ldr	r2, [pc, #208]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000dde:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000de0:	2102      	movs	r1, #2
 8000de2:	430a      	orrs	r2, r1
 8000de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000de6:	4b32      	ldr	r3, [pc, #200]	; (8000eb0 <MX_GPIO_Init+0x11c>)
 8000de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dea:	2202      	movs	r2, #2
 8000dec:	4013      	ands	r3, r2
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000df2:	23c0      	movs	r3, #192	; 0xc0
 8000df4:	021b      	lsls	r3, r3, #8
 8000df6:	482f      	ldr	r0, [pc, #188]	; (8000eb4 <MX_GPIO_Init+0x120>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	0019      	movs	r1, r3
 8000dfc:	f001 f8f8 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, V5R_Pin|V4R_Pin|V3R_Pin|V2R_Pin
 8000e00:	492d      	ldr	r1, [pc, #180]	; (8000eb8 <MX_GPIO_Init+0x124>)
 8000e02:	23a0      	movs	r3, #160	; 0xa0
 8000e04:	05db      	lsls	r3, r3, #23
 8000e06:	2200      	movs	r2, #0
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f001 f8f1 	bl	8001ff0 <HAL_GPIO_WritePin>
                          |CS_Pin|SCLK_Pin|SDIO_Pin|VA_Pin
                          |VB_Pin|SV2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, V1R_Pin|SV1_Pin|V4L_Pin|V3L_Pin
 8000e0e:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <MX_GPIO_Init+0x128>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	21fb      	movs	r1, #251	; 0xfb
 8000e14:	0018      	movs	r0, r3
 8000e16:	f001 f8eb 	bl	8001ff0 <HAL_GPIO_WritePin>
                          |V1L_Pin|V2L_Pin|V5L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000e1a:	230c      	movs	r3, #12
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	22c0      	movs	r2, #192	; 0xc0
 8000e20:	0212      	lsls	r2, r2, #8
 8000e22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	230c      	movs	r3, #12
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	2201      	movs	r2, #1
 8000e2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	230c      	movs	r3, #12
 8000e2e:	18fb      	adds	r3, r7, r3
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	230c      	movs	r3, #12
 8000e36:	18fb      	adds	r3, r7, r3
 8000e38:	2200      	movs	r2, #0
 8000e3a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3c:	230c      	movs	r3, #12
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	4a1c      	ldr	r2, [pc, #112]	; (8000eb4 <MX_GPIO_Init+0x120>)
 8000e42:	0019      	movs	r1, r3
 8000e44:	0010      	movs	r0, r2
 8000e46:	f000 ff5d 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : V5R_Pin V4R_Pin V3R_Pin V2R_Pin
                           CS_Pin SCLK_Pin SDIO_Pin VA_Pin
                           VB_Pin SV2_Pin */
  GPIO_InitStruct.Pin = V5R_Pin|V4R_Pin|V3R_Pin|V2R_Pin
 8000e4a:	230c      	movs	r3, #12
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	4a1a      	ldr	r2, [pc, #104]	; (8000eb8 <MX_GPIO_Init+0x124>)
 8000e50:	601a      	str	r2, [r3, #0]
                          |CS_Pin|SCLK_Pin|SDIO_Pin|VA_Pin
                          |VB_Pin|SV2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	230c      	movs	r3, #12
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	2201      	movs	r2, #1
 8000e58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	230c      	movs	r3, #12
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	230c      	movs	r3, #12
 8000e64:	18fb      	adds	r3, r7, r3
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	230c      	movs	r3, #12
 8000e6c:	18fa      	adds	r2, r7, r3
 8000e6e:	23a0      	movs	r3, #160	; 0xa0
 8000e70:	05db      	lsls	r3, r3, #23
 8000e72:	0011      	movs	r1, r2
 8000e74:	0018      	movs	r0, r3
 8000e76:	f000 ff45 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : V1R_Pin SV1_Pin V4L_Pin V3L_Pin
                           V1L_Pin V2L_Pin V5L_Pin */
  GPIO_InitStruct.Pin = V1R_Pin|SV1_Pin|V4L_Pin|V3L_Pin
 8000e7a:	230c      	movs	r3, #12
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	22fb      	movs	r2, #251	; 0xfb
 8000e80:	601a      	str	r2, [r3, #0]
                          |V1L_Pin|V2L_Pin|V5L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e82:	230c      	movs	r3, #12
 8000e84:	18fb      	adds	r3, r7, r3
 8000e86:	2201      	movs	r2, #1
 8000e88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	230c      	movs	r3, #12
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	230c      	movs	r3, #12
 8000e94:	18fb      	adds	r3, r7, r3
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9a:	230c      	movs	r3, #12
 8000e9c:	18fb      	adds	r3, r7, r3
 8000e9e:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <MX_GPIO_Init+0x128>)
 8000ea0:	0019      	movs	r1, r3
 8000ea2:	0010      	movs	r0, r2
 8000ea4:	f000 ff2e 	bl	8001d04 <HAL_GPIO_Init>

}
 8000ea8:	46c0      	nop			; (mov r8, r8)
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	b008      	add	sp, #32
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	50000800 	.word	0x50000800
 8000eb8:	00009ff0 	.word	0x00009ff0
 8000ebc:	50000400 	.word	0x50000400

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <Error_Handler+0x6>

08000ec8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ecc:	4b07      	ldr	r3, [pc, #28]	; (8000eec <HAL_MspInit+0x24>)
 8000ece:	4a07      	ldr	r2, [pc, #28]	; (8000eec <HAL_MspInit+0x24>)
 8000ed0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed8:	4b04      	ldr	r3, [pc, #16]	; (8000eec <HAL_MspInit+0x24>)
 8000eda:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_MspInit+0x24>)
 8000edc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	0549      	lsls	r1, r1, #21
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	230c      	movs	r3, #12
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	0018      	movs	r0, r3
 8000efe:	2314      	movs	r3, #20
 8000f00:	001a      	movs	r2, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	f003 f8ea 	bl	80040dc <memset>
  if(hadc->Instance==ADC1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a16      	ldr	r2, [pc, #88]	; (8000f68 <HAL_ADC_MspInit+0x78>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d126      	bne.n	8000f60 <HAL_ADC_MspInit+0x70>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f12:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <HAL_ADC_MspInit+0x7c>)
 8000f14:	4a15      	ldr	r2, [pc, #84]	; (8000f6c <HAL_ADC_MspInit+0x7c>)
 8000f16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0089      	lsls	r1, r1, #2
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_ADC_MspInit+0x7c>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <HAL_ADC_MspInit+0x7c>)
 8000f24:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000f26:	2101      	movs	r1, #1
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <HAL_ADC_MspInit+0x7c>)
 8000f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f30:	2201      	movs	r2, #1
 8000f32:	4013      	ands	r3, r2
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin;
 8000f38:	230c      	movs	r3, #12
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f40:	230c      	movs	r3, #12
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	2203      	movs	r2, #3
 8000f46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	230c      	movs	r3, #12
 8000f4a:	18fb      	adds	r3, r7, r3
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f50:	230c      	movs	r3, #12
 8000f52:	18fa      	adds	r2, r7, r3
 8000f54:	23a0      	movs	r3, #160	; 0xa0
 8000f56:	05db      	lsls	r3, r3, #23
 8000f58:	0011      	movs	r1, r2
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 fed2 	bl	8001d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f60:	46c0      	nop			; (mov r8, r8)
 8000f62:	46bd      	mov	sp, r7
 8000f64:	b008      	add	sp, #32
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40012400 	.word	0x40012400
 8000f6c:	40021000 	.word	0x40021000

08000f70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	230c      	movs	r3, #12
 8000f7a:	18fb      	adds	r3, r7, r3
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	2314      	movs	r3, #20
 8000f80:	001a      	movs	r2, r3
 8000f82:	2100      	movs	r1, #0
 8000f84:	f003 f8aa 	bl	80040dc <memset>
  if(huart->Instance==USART2)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a1e      	ldr	r2, [pc, #120]	; (8001008 <HAL_UART_MspInit+0x98>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d136      	bne.n	8001000 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f92:	4b1e      	ldr	r3, [pc, #120]	; (800100c <HAL_UART_MspInit+0x9c>)
 8000f94:	4a1d      	ldr	r2, [pc, #116]	; (800100c <HAL_UART_MspInit+0x9c>)
 8000f96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	0289      	lsls	r1, r1, #10
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa0:	4b1a      	ldr	r3, [pc, #104]	; (800100c <HAL_UART_MspInit+0x9c>)
 8000fa2:	4a1a      	ldr	r2, [pc, #104]	; (800100c <HAL_UART_MspInit+0x9c>)
 8000fa4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fac:	4b17      	ldr	r3, [pc, #92]	; (800100c <HAL_UART_MspInit+0x9c>)
 8000fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fb8:	230c      	movs	r3, #12
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	220c      	movs	r2, #12
 8000fbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	230c      	movs	r3, #12
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000fd8:	230c      	movs	r3, #12
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	2204      	movs	r2, #4
 8000fde:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe0:	230c      	movs	r3, #12
 8000fe2:	18fa      	adds	r2, r7, r3
 8000fe4:	23a0      	movs	r3, #160	; 0xa0
 8000fe6:	05db      	lsls	r3, r3, #23
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0018      	movs	r0, r3
 8000fec:	f000 fe8a 	bl	8001d04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	201c      	movs	r0, #28
 8000ff6:	f000 fdc9 	bl	8001b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ffa:	201c      	movs	r0, #28
 8000ffc:	f000 fddc 	bl	8001bb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b008      	add	sp, #32
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40004400 	.word	0x40004400
 800100c:	40021000 	.word	0x40021000

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <NMI_Handler+0x4>

08001016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101a:	e7fe      	b.n	800101a <HardFault_Handler+0x4>

0800101c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001020:	46c0      	nop			; (mov r8, r8)
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102a:	46c0      	nop			; (mov r8, r8)
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001034:	f000 f86a 	bl	800110c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001038:	46c0      	nop			; (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <USART2_IRQHandler+0x14>)
 8001046:	0018      	movs	r0, r3
 8001048:	f002 f800 	bl	800304c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	200000fc 	.word	0x200000fc

08001058 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800105c:	46c0      	nop			; (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800106a:	1dfb      	adds	r3, r7, #7
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001070:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <HAL_Init+0x3c>)
 8001072:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <HAL_Init+0x3c>)
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	2140      	movs	r1, #64	; 0x40
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800107c:	2000      	movs	r0, #0
 800107e:	f000 f811 	bl	80010a4 <HAL_InitTick>
 8001082:	1e03      	subs	r3, r0, #0
 8001084:	d003      	beq.n	800108e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001086:	1dfb      	adds	r3, r7, #7
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	e001      	b.n	8001092 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800108e:	f7ff ff1b 	bl	8000ec8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
}
 8001096:	0018      	movs	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	b002      	add	sp, #8
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	40022000 	.word	0x40022000

080010a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <HAL_InitTick+0x5c>)
 80010ae:	681c      	ldr	r4, [r3, #0]
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <HAL_InitTick+0x60>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	0019      	movs	r1, r3
 80010b6:	23fa      	movs	r3, #250	; 0xfa
 80010b8:	0098      	lsls	r0, r3, #2
 80010ba:	f7ff f825 	bl	8000108 <__udivsi3>
 80010be:	0003      	movs	r3, r0
 80010c0:	0019      	movs	r1, r3
 80010c2:	0020      	movs	r0, r4
 80010c4:	f7ff f820 	bl	8000108 <__udivsi3>
 80010c8:	0003      	movs	r3, r0
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fd84 	bl	8001bd8 <HAL_SYSTICK_Config>
 80010d0:	1e03      	subs	r3, r0, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e00f      	b.n	80010f8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b03      	cmp	r3, #3
 80010dc:	d80b      	bhi.n	80010f6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	2301      	movs	r3, #1
 80010e2:	425b      	negs	r3, r3
 80010e4:	2200      	movs	r2, #0
 80010e6:	0018      	movs	r0, r3
 80010e8:	f000 fd50 	bl	8001b8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_InitTick+0x64>)
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e000      	b.n	80010f8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
}
 80010f8:	0018      	movs	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	b003      	add	sp, #12
 80010fe:	bd90      	pop	{r4, r7, pc}
 8001100:	20000000 	.word	0x20000000
 8001104:	20000008 	.word	0x20000008
 8001108:	20000004 	.word	0x20000004

0800110c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <HAL_IncTick+0x1c>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	001a      	movs	r2, r3
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <HAL_IncTick+0x20>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	18d2      	adds	r2, r2, r3
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <HAL_IncTick+0x20>)
 800111e:	601a      	str	r2, [r3, #0]
}
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	20000008 	.word	0x20000008
 800112c:	200001dc 	.word	0x200001dc

08001130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  return uwTick;
 8001134:	4b02      	ldr	r3, [pc, #8]	; (8001140 <HAL_GetTick+0x10>)
 8001136:	681b      	ldr	r3, [r3, #0]
}
 8001138:	0018      	movs	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	200001dc 	.word	0x200001dc

08001144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800114c:	f7ff fff0 	bl	8001130 <HAL_GetTick>
 8001150:	0003      	movs	r3, r0
 8001152:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	d005      	beq.n	800116a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_Delay+0x40>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	001a      	movs	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	189b      	adds	r3, r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	f7ff ffe0 	bl	8001130 <HAL_GetTick>
 8001170:	0002      	movs	r2, r0
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1ad2      	subs	r2, r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	429a      	cmp	r2, r3
 800117a:	d3f7      	bcc.n	800116c <HAL_Delay+0x28>
  {
  }
}
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	b004      	add	sp, #16
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000008 	.word	0x20000008

08001188 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e159      	b.n	800144e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10a      	bne.n	80011b8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2200      	movs	r2, #0
 80011a6:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2250      	movs	r2, #80	; 0x50
 80011ac:	2100      	movs	r1, #0
 80011ae:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7ff fe9c 	bl	8000ef0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011bc:	2210      	movs	r2, #16
 80011be:	4013      	ands	r3, r2
 80011c0:	2b10      	cmp	r3, #16
 80011c2:	d005      	beq.n	80011d0 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	2204      	movs	r2, #4
 80011cc:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011ce:	d00b      	beq.n	80011e8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011d4:	2210      	movs	r2, #16
 80011d6:	431a      	orrs	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2250      	movs	r2, #80	; 0x50
 80011e0:	2100      	movs	r1, #0
 80011e2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e132      	b.n	800144e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ec:	4a9a      	ldr	r2, [pc, #616]	; (8001458 <HAL_ADC_Init+0x2d0>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	2202      	movs	r2, #2
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	2203      	movs	r2, #3
 8001200:	4013      	ands	r3, r2
 8001202:	2b01      	cmp	r3, #1
 8001204:	d108      	bne.n	8001218 <HAL_ADC_Init+0x90>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2201      	movs	r2, #1
 800120e:	4013      	ands	r3, r2
 8001210:	2b01      	cmp	r3, #1
 8001212:	d101      	bne.n	8001218 <HAL_ADC_Init+0x90>
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_ADC_Init+0x92>
 8001218:	2300      	movs	r3, #0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d149      	bne.n	80012b2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	23c0      	movs	r3, #192	; 0xc0
 8001224:	061b      	lsls	r3, r3, #24
 8001226:	429a      	cmp	r2, r3
 8001228:	d00b      	beq.n	8001242 <HAL_ADC_Init+0xba>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	05db      	lsls	r3, r3, #23
 8001232:	429a      	cmp	r2, r3
 8001234:	d005      	beq.n	8001242 <HAL_ADC_Init+0xba>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	061b      	lsls	r3, r3, #24
 800123e:	429a      	cmp	r2, r3
 8001240:	d111      	bne.n	8001266 <HAL_ADC_Init+0xde>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	6912      	ldr	r2, [r2, #16]
 800124c:	0092      	lsls	r2, r2, #2
 800124e:	0892      	lsrs	r2, r2, #2
 8001250:	611a      	str	r2, [r3, #16]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	6812      	ldr	r2, [r2, #0]
 800125a:	6911      	ldr	r1, [r2, #16]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	6852      	ldr	r2, [r2, #4]
 8001260:	430a      	orrs	r2, r1
 8001262:	611a      	str	r2, [r3, #16]
 8001264:	e014      	b.n	8001290 <HAL_ADC_Init+0x108>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	6812      	ldr	r2, [r2, #0]
 800126e:	6912      	ldr	r2, [r2, #16]
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	0892      	lsrs	r2, r2, #2
 8001274:	611a      	str	r2, [r3, #16]
 8001276:	4b79      	ldr	r3, [pc, #484]	; (800145c <HAL_ADC_Init+0x2d4>)
 8001278:	4a78      	ldr	r2, [pc, #480]	; (800145c <HAL_ADC_Init+0x2d4>)
 800127a:	6812      	ldr	r2, [r2, #0]
 800127c:	4978      	ldr	r1, [pc, #480]	; (8001460 <HAL_ADC_Init+0x2d8>)
 800127e:	400a      	ands	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	4a76      	ldr	r2, [pc, #472]	; (800145c <HAL_ADC_Init+0x2d4>)
 8001284:	4b75      	ldr	r3, [pc, #468]	; (800145c <HAL_ADC_Init+0x2d4>)
 8001286:	6819      	ldr	r1, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	430b      	orrs	r3, r1
 800128e:	6013      	str	r3, [r2, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	68d2      	ldr	r2, [r2, #12]
 800129a:	2118      	movs	r1, #24
 800129c:	438a      	bics	r2, r1
 800129e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	68d1      	ldr	r1, [r2, #12]
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	6892      	ldr	r2, [r2, #8]
 80012ae:	430a      	orrs	r2, r1
 80012b0:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80012b2:	4b6a      	ldr	r3, [pc, #424]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012b4:	4a69      	ldr	r2, [pc, #420]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012b6:	6812      	ldr	r2, [r2, #0]
 80012b8:	496a      	ldr	r1, [pc, #424]	; (8001464 <HAL_ADC_Init+0x2dc>)
 80012ba:	400a      	ands	r2, r1
 80012bc:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80012be:	4a67      	ldr	r2, [pc, #412]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012c0:	4b66      	ldr	r3, [pc, #408]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c8:	065b      	lsls	r3, r3, #25
 80012ca:	430b      	orrs	r3, r1
 80012cc:	6013      	str	r3, [r2, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	055b      	lsls	r3, r3, #21
 80012d8:	4013      	ands	r3, r2
 80012da:	d108      	bne.n	80012ee <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6812      	ldr	r2, [r2, #0]
 80012e4:	6892      	ldr	r2, [r2, #8]
 80012e6:	2180      	movs	r1, #128	; 0x80
 80012e8:	0549      	lsls	r1, r1, #21
 80012ea:	430a      	orrs	r2, r1
 80012ec:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	6812      	ldr	r2, [r2, #0]
 80012f6:	68d2      	ldr	r2, [r2, #12]
 80012f8:	495b      	ldr	r1, [pc, #364]	; (8001468 <HAL_ADC_Init+0x2e0>)
 80012fa:	400a      	ands	r2, r1
 80012fc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	68d1      	ldr	r1, [r2, #12]
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	68d0      	ldr	r0, [r2, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6912      	ldr	r2, [r2, #16]
 8001310:	2a02      	cmp	r2, #2
 8001312:	d101      	bne.n	8001318 <HAL_ADC_Init+0x190>
 8001314:	2204      	movs	r2, #4
 8001316:	e000      	b.n	800131a <HAL_ADC_Init+0x192>
 8001318:	2200      	movs	r2, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800131a:	4310      	orrs	r0, r2
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	2420      	movs	r4, #32
 8001320:	5d12      	ldrb	r2, [r2, r4]
 8001322:	0352      	lsls	r2, r2, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001324:	4310      	orrs	r0, r2
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	242c      	movs	r4, #44	; 0x2c
 800132a:	5d12      	ldrb	r2, [r2, r4]
 800132c:	0052      	lsls	r2, r2, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800132e:	4310      	orrs	r0, r2
                            hadc->Init.Overrun                               |
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6b12      	ldr	r2, [r2, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001334:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6992      	ldr	r2, [r2, #24]
 800133a:	0392      	lsls	r2, r2, #14
                            hadc->Init.Overrun                               |
 800133c:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	69d2      	ldr	r2, [r2, #28]
 8001342:	03d2      	lsls	r2, r2, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001344:	4302      	orrs	r2, r0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001346:	430a      	orrs	r2, r1
 8001348:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800134e:	23c2      	movs	r3, #194	; 0xc2
 8001350:	33ff      	adds	r3, #255	; 0xff
 8001352:	429a      	cmp	r2, r3
 8001354:	d00b      	beq.n	800136e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	6812      	ldr	r2, [r2, #0]
 800135e:	68d1      	ldr	r1, [r2, #12]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	6a50      	ldr	r0, [r2, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	6a92      	ldr	r2, [r2, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001368:	4302      	orrs	r2, r0
 800136a:	430a      	orrs	r2, r1
 800136c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2221      	movs	r2, #33	; 0x21
 8001372:	5c9b      	ldrb	r3, [r3, r2]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d11a      	bne.n	80013ae <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2220      	movs	r2, #32
 800137c:	5c9b      	ldrb	r3, [r3, r2]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d109      	bne.n	8001396 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	68d2      	ldr	r2, [r2, #12]
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	0249      	lsls	r1, r1, #9
 8001390:	430a      	orrs	r2, r1
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	e00b      	b.n	80013ae <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800139a:	2220      	movs	r2, #32
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a6:	2201      	movs	r2, #1
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d11f      	bne.n	80013f6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	6912      	ldr	r2, [r2, #16]
 80013c0:	492a      	ldr	r1, [pc, #168]	; (800146c <HAL_ADC_Init+0x2e4>)
 80013c2:	400a      	ands	r2, r1
 80013c4:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6812      	ldr	r2, [r2, #0]
 80013ce:	6911      	ldr	r1, [r2, #16]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6c10      	ldr	r0, [r2, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013d8:	4310      	orrs	r0, r2
                               hadc->Init.Oversample.TriggeredMode );
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80013de:	4302      	orrs	r2, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013e0:	430a      	orrs	r2, r1
 80013e2:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	6912      	ldr	r2, [r2, #16]
 80013ee:	2101      	movs	r1, #1
 80013f0:	430a      	orrs	r2, r1
 80013f2:	611a      	str	r2, [r3, #16]
 80013f4:	e00e      	b.n	8001414 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	2201      	movs	r2, #1
 80013fe:	4013      	ands	r3, r2
 8001400:	2b01      	cmp	r3, #1
 8001402:	d107      	bne.n	8001414 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6812      	ldr	r2, [r2, #0]
 800140c:	6912      	ldr	r2, [r2, #16]
 800140e:	2101      	movs	r1, #1
 8001410:	438a      	bics	r2, r1
 8001412:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	6812      	ldr	r2, [r2, #0]
 800141c:	6952      	ldr	r2, [r2, #20]
 800141e:	2107      	movs	r1, #7
 8001420:	438a      	bics	r2, r1
 8001422:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	6951      	ldr	r1, [r2, #20]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001432:	430a      	orrs	r2, r1
 8001434:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001440:	2203      	movs	r2, #3
 8001442:	4393      	bics	r3, r2
 8001444:	2201      	movs	r2, #1
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 800144c:	2300      	movs	r3, #0
}
 800144e:	0018      	movs	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	b003      	add	sp, #12
 8001454:	bd90      	pop	{r4, r7, pc}
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	fffffefd 	.word	0xfffffefd
 800145c:	40012708 	.word	0x40012708
 8001460:	ffc3ffff 	.word	0xffc3ffff
 8001464:	fdffffff 	.word	0xfdffffff
 8001468:	fffe0219 	.word	0xfffe0219
 800146c:	fffffc03 	.word	0xfffffc03

08001470 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001478:	230f      	movs	r3, #15
 800147a:	18fb      	adds	r3, r7, r3
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	2204      	movs	r2, #4
 8001488:	4013      	ands	r3, r2
 800148a:	d138      	bne.n	80014fe <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2250      	movs	r2, #80	; 0x50
 8001490:	5c9b      	ldrb	r3, [r3, r2]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d101      	bne.n	800149a <HAL_ADC_Start+0x2a>
 8001496:	2302      	movs	r3, #2
 8001498:	e038      	b.n	800150c <HAL_ADC_Start+0x9c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2250      	movs	r2, #80	; 0x50
 800149e:	2101      	movs	r1, #1
 80014a0:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d007      	beq.n	80014ba <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80014aa:	230f      	movs	r3, #15
 80014ac:	18fc      	adds	r4, r7, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f000 f99b 	bl	80017ec <ADC_Enable>
 80014b6:	0003      	movs	r3, r0
 80014b8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014ba:	230f      	movs	r3, #15
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d120      	bne.n	8001506 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c8:	4a12      	ldr	r2, [pc, #72]	; (8001514 <HAL_ADC_Start+0xa4>)
 80014ca:	4013      	ands	r3, r2
 80014cc:	2280      	movs	r2, #128	; 0x80
 80014ce:	0052      	lsls	r2, r2, #1
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2250      	movs	r2, #80	; 0x50
 80014e0:	2100      	movs	r1, #0
 80014e2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	221c      	movs	r2, #28
 80014ea:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	6892      	ldr	r2, [r2, #8]
 80014f6:	2104      	movs	r1, #4
 80014f8:	430a      	orrs	r2, r1
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	e003      	b.n	8001506 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80014fe:	230f      	movs	r3, #15
 8001500:	18fb      	adds	r3, r7, r3
 8001502:	2202      	movs	r2, #2
 8001504:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001506:	230f      	movs	r3, #15
 8001508:	18fb      	adds	r3, r7, r3
 800150a:	781b      	ldrb	r3, [r3, #0]
}
 800150c:	0018      	movs	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	b005      	add	sp, #20
 8001512:	bd90      	pop	{r4, r7, pc}
 8001514:	fffff0fe 	.word	0xfffff0fe

08001518 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001520:	230f      	movs	r3, #15
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2250      	movs	r2, #80	; 0x50
 800152c:	5c9b      	ldrb	r3, [r3, r2]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d101      	bne.n	8001536 <HAL_ADC_Stop+0x1e>
 8001532:	2302      	movs	r3, #2
 8001534:	e02c      	b.n	8001590 <HAL_ADC_Stop+0x78>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2250      	movs	r2, #80	; 0x50
 800153a:	2101      	movs	r1, #1
 800153c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800153e:	230f      	movs	r3, #15
 8001540:	18fc      	adds	r4, r7, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	0018      	movs	r0, r3
 8001546:	f000 fa11 	bl	800196c <ADC_ConversionStop>
 800154a:	0003      	movs	r3, r0
 800154c:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800154e:	230f      	movs	r3, #15
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d114      	bne.n	8001582 <HAL_ADC_Stop+0x6a>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001558:	230f      	movs	r3, #15
 800155a:	18fc      	adds	r4, r7, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	0018      	movs	r0, r3
 8001560:	f000 f9a4 	bl	80018ac <ADC_Disable>
 8001564:	0003      	movs	r3, r0
 8001566:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001568:	230f      	movs	r3, #15
 800156a:	18fb      	adds	r3, r7, r3
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d107      	bne.n	8001582 <HAL_ADC_Stop+0x6a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001576:	4a08      	ldr	r2, [pc, #32]	; (8001598 <HAL_ADC_Stop+0x80>)
 8001578:	4013      	ands	r3, r2
 800157a:	2201      	movs	r2, #1
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2250      	movs	r2, #80	; 0x50
 8001586:	2100      	movs	r1, #0
 8001588:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800158a:	230f      	movs	r3, #15
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	781b      	ldrb	r3, [r3, #0]
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b005      	add	sp, #20
 8001596:	bd90      	pop	{r4, r7, pc}
 8001598:	fffffefe 	.word	0xfffffefe

0800159c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d102      	bne.n	80015bc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80015b6:	2308      	movs	r3, #8
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	e014      	b.n	80015e6 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	2201      	movs	r2, #1
 80015c4:	4013      	ands	r3, r2
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d10b      	bne.n	80015e2 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ce:	2220      	movs	r2, #32
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2250      	movs	r2, #80	; 0x50
 80015da:	2100      	movs	r1, #0
 80015dc:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e06c      	b.n	80016bc <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80015e2:	230c      	movs	r3, #12
 80015e4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80015e6:	f7ff fda3 	bl	8001130 <HAL_GetTick>
 80015ea:	0003      	movs	r3, r0
 80015ec:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80015ee:	e019      	b.n	8001624 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	d016      	beq.n	8001624 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d007      	beq.n	800160c <HAL_ADC_PollForConversion+0x70>
 80015fc:	f7ff fd98 	bl	8001130 <HAL_GetTick>
 8001600:	0002      	movs	r2, r0
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	1ad2      	subs	r2, r2, r3
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d90b      	bls.n	8001624 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001610:	2204      	movs	r2, #4
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2250      	movs	r2, #80	; 0x50
 800161c:	2100      	movs	r1, #0
 800161e:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e04b      	b.n	80016bc <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	4013      	ands	r3, r2
 800162e:	d0df      	beq.n	80015f0 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001634:	2280      	movs	r2, #128	; 0x80
 8001636:	0092      	lsls	r2, r2, #2
 8001638:	431a      	orrs	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68da      	ldr	r2, [r3, #12]
 8001644:	23c0      	movs	r3, #192	; 0xc0
 8001646:	011b      	lsls	r3, r3, #4
 8001648:	4013      	ands	r3, r2
 800164a:	d12e      	bne.n	80016aa <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2220      	movs	r2, #32
 8001650:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001652:	2b00      	cmp	r3, #0
 8001654:	d129      	bne.n	80016aa <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2208      	movs	r2, #8
 800165e:	4013      	ands	r3, r2
 8001660:	2b08      	cmp	r3, #8
 8001662:	d122      	bne.n	80016aa <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2204      	movs	r2, #4
 800166c:	4013      	ands	r3, r2
 800166e:	d110      	bne.n	8001692 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	6852      	ldr	r2, [r2, #4]
 800167a:	210c      	movs	r1, #12
 800167c:	438a      	bics	r2, r1
 800167e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001684:	4a0f      	ldr	r2, [pc, #60]	; (80016c4 <HAL_ADC_PollForConversion+0x128>)
 8001686:	4013      	ands	r3, r2
 8001688:	2201      	movs	r2, #1
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	655a      	str	r2, [r3, #84]	; 0x54
 8001690:	e00b      	b.n	80016aa <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001696:	2220      	movs	r2, #32
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a2:	2201      	movs	r2, #1
 80016a4:	431a      	orrs	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d103      	bne.n	80016ba <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	220c      	movs	r2, #12
 80016b8:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	0018      	movs	r0, r3
 80016be:	46bd      	mov	sp, r7
 80016c0:	b004      	add	sp, #16
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	fffffefe 	.word	0xfffffefe

080016c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80016d6:	0018      	movs	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	b002      	add	sp, #8
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2250      	movs	r2, #80	; 0x50
 80016ee:	5c9b      	ldrb	r3, [r3, r2]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <HAL_ADC_ConfigChannel+0x18>
 80016f4:	2302      	movs	r3, #2
 80016f6:	e06c      	b.n	80017d2 <HAL_ADC_ConfigChannel+0xf2>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2250      	movs	r2, #80	; 0x50
 80016fc:	2101      	movs	r1, #1
 80016fe:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2204      	movs	r2, #4
 8001708:	4013      	ands	r3, r2
 800170a:	d00b      	beq.n	8001724 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001710:	2220      	movs	r2, #32
 8001712:	431a      	orrs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2250      	movs	r2, #80	; 0x50
 800171c:	2100      	movs	r1, #0
 800171e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e056      	b.n	80017d2 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4a2c      	ldr	r2, [pc, #176]	; (80017dc <HAL_ADC_ConfigChannel+0xfc>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d028      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	6812      	ldr	r2, [r2, #0]
 800173c:	0352      	lsls	r2, r2, #13
 800173e:	0b52      	lsrs	r2, r2, #13
 8001740:	430a      	orrs	r2, r1
 8001742:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	02db      	lsls	r3, r3, #11
 800174c:	4013      	ands	r3, r2
 800174e:	d009      	beq.n	8001764 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001750:	4b23      	ldr	r3, [pc, #140]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 8001752:	4a23      	ldr	r2, [pc, #140]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	2180      	movs	r1, #128	; 0x80
 8001758:	0409      	lsls	r1, r1, #16
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800175e:	200a      	movs	r0, #10
 8001760:	f000 f94a 	bl	80019f8 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	029b      	lsls	r3, r3, #10
 800176c:	4013      	ands	r3, r2
 800176e:	d02b      	beq.n	80017c8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001770:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 8001772:	4a1b      	ldr	r2, [pc, #108]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	03c9      	lsls	r1, r1, #15
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	e023      	b.n	80017c8 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6812      	ldr	r2, [r2, #0]
 8001788:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	0352      	lsls	r2, r2, #13
 8001790:	0b52      	lsrs	r2, r2, #13
 8001792:	43d2      	mvns	r2, r2
 8001794:	400a      	ands	r2, r1
 8001796:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	02db      	lsls	r3, r3, #11
 80017a0:	4013      	ands	r3, r2
 80017a2:	d005      	beq.n	80017b0 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80017a4:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 80017a6:	4a0e      	ldr	r2, [pc, #56]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 80017a8:	6812      	ldr	r2, [r2, #0]
 80017aa:	490e      	ldr	r1, [pc, #56]	; (80017e4 <HAL_ADC_ConfigChannel+0x104>)
 80017ac:	400a      	ands	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	029b      	lsls	r3, r3, #10
 80017b8:	4013      	ands	r3, r2
 80017ba:	d005      	beq.n	80017c8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 80017be:	4a08      	ldr	r2, [pc, #32]	; (80017e0 <HAL_ADC_ConfigChannel+0x100>)
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	4909      	ldr	r1, [pc, #36]	; (80017e8 <HAL_ADC_ConfigChannel+0x108>)
 80017c4:	400a      	ands	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2250      	movs	r2, #80	; 0x50
 80017cc:	2100      	movs	r1, #0
 80017ce:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	0018      	movs	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b002      	add	sp, #8
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	00001001 	.word	0x00001001
 80017e0:	40012708 	.word	0x40012708
 80017e4:	ff7fffff 	.word	0xff7fffff
 80017e8:	ffbfffff 	.word	0xffbfffff

080017ec <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2203      	movs	r2, #3
 8001800:	4013      	ands	r3, r2
 8001802:	2b01      	cmp	r3, #1
 8001804:	d108      	bne.n	8001818 <ADC_Enable+0x2c>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2201      	movs	r2, #1
 800180e:	4013      	ands	r3, r2
 8001810:	2b01      	cmp	r3, #1
 8001812:	d101      	bne.n	8001818 <ADC_Enable+0x2c>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <ADC_Enable+0x2e>
 8001818:	2300      	movs	r3, #0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d13f      	bne.n	800189e <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	4a20      	ldr	r2, [pc, #128]	; (80018a8 <ADC_Enable+0xbc>)
 8001826:	4013      	ands	r3, r2
 8001828:	d00d      	beq.n	8001846 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800182e:	2210      	movs	r2, #16
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183a:	2201      	movs	r2, #1
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e02c      	b.n	80018a0 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	6892      	ldr	r2, [r2, #8]
 8001850:	2101      	movs	r1, #1
 8001852:	430a      	orrs	r2, r1
 8001854:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001856:	2001      	movs	r0, #1
 8001858:	f000 f8ce 	bl	80019f8 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800185c:	f7ff fc68 	bl	8001130 <HAL_GetTick>
 8001860:	0003      	movs	r3, r0
 8001862:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001864:	e014      	b.n	8001890 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001866:	f7ff fc63 	bl	8001130 <HAL_GetTick>
 800186a:	0002      	movs	r2, r0
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b0a      	cmp	r3, #10
 8001872:	d90d      	bls.n	8001890 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001878:	2210      	movs	r2, #16
 800187a:	431a      	orrs	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001884:	2201      	movs	r2, #1
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e007      	b.n	80018a0 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2201      	movs	r2, #1
 8001898:	4013      	ands	r3, r2
 800189a:	2b01      	cmp	r3, #1
 800189c:	d1e3      	bne.n	8001866 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	0018      	movs	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b004      	add	sp, #16
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	80000017 	.word	0x80000017

080018ac <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	2203      	movs	r2, #3
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d108      	bne.n	80018d8 <ADC_Disable+0x2c>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2201      	movs	r2, #1
 80018ce:	4013      	ands	r3, r2
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d101      	bne.n	80018d8 <ADC_Disable+0x2c>
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <ADC_Disable+0x2e>
 80018d8:	2300      	movs	r3, #0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d041      	beq.n	8001962 <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2205      	movs	r2, #5
 80018e6:	4013      	ands	r3, r2
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d110      	bne.n	800190e <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	6892      	ldr	r2, [r2, #8]
 80018f6:	2102      	movs	r1, #2
 80018f8:	430a      	orrs	r2, r1
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2203      	movs	r2, #3
 8001902:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001904:	f7ff fc14 	bl	8001130 <HAL_GetTick>
 8001908:	0003      	movs	r3, r0
 800190a:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800190c:	e022      	b.n	8001954 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001912:	2210      	movs	r2, #16
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191e:	2201      	movs	r2, #1
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e01c      	b.n	8001964 <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800192a:	f7ff fc01 	bl	8001130 <HAL_GetTick>
 800192e:	0002      	movs	r2, r0
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b0a      	cmp	r3, #10
 8001936:	d90d      	bls.n	8001954 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193c:	2210      	movs	r2, #16
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001948:	2201      	movs	r2, #1
 800194a:	431a      	orrs	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e007      	b.n	8001964 <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	2201      	movs	r2, #1
 800195c:	4013      	ands	r3, r2
 800195e:	2b01      	cmp	r3, #1
 8001960:	d0e3      	beq.n	800192a <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	0018      	movs	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	b004      	add	sp, #16
 800196a:	bd80      	pop	{r7, pc}

0800196c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	2204      	movs	r2, #4
 8001980:	4013      	ands	r3, r2
 8001982:	d034      	beq.n	80019ee <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2204      	movs	r2, #4
 800198c:	4013      	ands	r3, r2
 800198e:	2b04      	cmp	r3, #4
 8001990:	d10d      	bne.n	80019ae <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2202      	movs	r2, #2
 800199a:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800199c:	d107      	bne.n	80019ae <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	6892      	ldr	r2, [r2, #8]
 80019a8:	2110      	movs	r1, #16
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019ae:	f7ff fbbf 	bl	8001130 <HAL_GetTick>
 80019b2:	0003      	movs	r3, r0
 80019b4:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80019b6:	e014      	b.n	80019e2 <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80019b8:	f7ff fbba 	bl	8001130 <HAL_GetTick>
 80019bc:	0002      	movs	r2, r0
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b0a      	cmp	r3, #10
 80019c4:	d90d      	bls.n	80019e2 <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ca:	2210      	movs	r2, #16
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d6:	2201      	movs	r2, #1
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e006      	b.n	80019f0 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	2204      	movs	r2, #4
 80019ea:	4013      	ands	r3, r2
 80019ec:	d1e4      	bne.n	80019b8 <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	0018      	movs	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	b004      	add	sp, #16
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001a00:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <ADC_DelayMicroSecond+0x34>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	490a      	ldr	r1, [pc, #40]	; (8001a30 <ADC_DelayMicroSecond+0x38>)
 8001a06:	0018      	movs	r0, r3
 8001a08:	f7fe fb7e 	bl	8000108 <__udivsi3>
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	001a      	movs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4353      	muls	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8001a16:	e002      	b.n	8001a1e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f9      	bne.n	8001a18 <ADC_DelayMicroSecond+0x20>
  } 
}
 8001a24:	46c0      	nop			; (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b004      	add	sp, #16
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000000 	.word	0x20000000
 8001a30:	000f4240 	.word	0x000f4240

08001a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	0002      	movs	r2, r0
 8001a3c:	1dfb      	adds	r3, r7, #7
 8001a3e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a40:	1dfb      	adds	r3, r7, #7
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b7f      	cmp	r3, #127	; 0x7f
 8001a46:	d809      	bhi.n	8001a5c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <__NVIC_EnableIRQ+0x30>)
 8001a4a:	1dfa      	adds	r2, r7, #7
 8001a4c:	7812      	ldrb	r2, [r2, #0]
 8001a4e:	0011      	movs	r1, r2
 8001a50:	221f      	movs	r2, #31
 8001a52:	400a      	ands	r2, r1
 8001a54:	2101      	movs	r1, #1
 8001a56:	4091      	lsls	r1, r2
 8001a58:	000a      	movs	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]
  }
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b002      	add	sp, #8
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	0002      	movs	r2, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	1dfb      	adds	r3, r7, #7
 8001a74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a76:	1dfb      	adds	r3, r7, #7
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a7c:	d828      	bhi.n	8001ad0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a7e:	4c2f      	ldr	r4, [pc, #188]	; (8001b3c <__NVIC_SetPriority+0xd4>)
 8001a80:	1dfb      	adds	r3, r7, #7
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b25b      	sxtb	r3, r3
 8001a86:	089b      	lsrs	r3, r3, #2
 8001a88:	492c      	ldr	r1, [pc, #176]	; (8001b3c <__NVIC_SetPriority+0xd4>)
 8001a8a:	1dfa      	adds	r2, r7, #7
 8001a8c:	7812      	ldrb	r2, [r2, #0]
 8001a8e:	b252      	sxtb	r2, r2
 8001a90:	0892      	lsrs	r2, r2, #2
 8001a92:	32c0      	adds	r2, #192	; 0xc0
 8001a94:	0092      	lsls	r2, r2, #2
 8001a96:	5852      	ldr	r2, [r2, r1]
 8001a98:	1df9      	adds	r1, r7, #7
 8001a9a:	7809      	ldrb	r1, [r1, #0]
 8001a9c:	0008      	movs	r0, r1
 8001a9e:	2103      	movs	r1, #3
 8001aa0:	4001      	ands	r1, r0
 8001aa2:	00c9      	lsls	r1, r1, #3
 8001aa4:	20ff      	movs	r0, #255	; 0xff
 8001aa6:	4088      	lsls	r0, r1
 8001aa8:	0001      	movs	r1, r0
 8001aaa:	43c9      	mvns	r1, r1
 8001aac:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	0192      	lsls	r2, r2, #6
 8001ab2:	20ff      	movs	r0, #255	; 0xff
 8001ab4:	4010      	ands	r0, r2
 8001ab6:	1dfa      	adds	r2, r7, #7
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	0015      	movs	r5, r2
 8001abc:	2203      	movs	r2, #3
 8001abe:	402a      	ands	r2, r5
 8001ac0:	00d2      	lsls	r2, r2, #3
 8001ac2:	4090      	lsls	r0, r2
 8001ac4:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	33c0      	adds	r3, #192	; 0xc0
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	511a      	str	r2, [r3, r4]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ace:	e031      	b.n	8001b34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ad0:	4c1b      	ldr	r4, [pc, #108]	; (8001b40 <__NVIC_SetPriority+0xd8>)
 8001ad2:	1dfb      	adds	r3, r7, #7
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	001a      	movs	r2, r3
 8001ad8:	230f      	movs	r3, #15
 8001ada:	4013      	ands	r3, r2
 8001adc:	3b08      	subs	r3, #8
 8001ade:	0899      	lsrs	r1, r3, #2
 8001ae0:	4a17      	ldr	r2, [pc, #92]	; (8001b40 <__NVIC_SetPriority+0xd8>)
 8001ae2:	1dfb      	adds	r3, r7, #7
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	230f      	movs	r3, #15
 8001aea:	4003      	ands	r3, r0
 8001aec:	3b08      	subs	r3, #8
 8001aee:	089b      	lsrs	r3, r3, #2
 8001af0:	3306      	adds	r3, #6
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	18d3      	adds	r3, r2, r3
 8001af6:	3304      	adds	r3, #4
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	1dfa      	adds	r2, r7, #7
 8001afc:	7812      	ldrb	r2, [r2, #0]
 8001afe:	0010      	movs	r0, r2
 8001b00:	2203      	movs	r2, #3
 8001b02:	4002      	ands	r2, r0
 8001b04:	00d2      	lsls	r2, r2, #3
 8001b06:	20ff      	movs	r0, #255	; 0xff
 8001b08:	4090      	lsls	r0, r2
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	43d2      	mvns	r2, r2
 8001b0e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	019b      	lsls	r3, r3, #6
 8001b14:	20ff      	movs	r0, #255	; 0xff
 8001b16:	4018      	ands	r0, r3
 8001b18:	1dfb      	adds	r3, r7, #7
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	001d      	movs	r5, r3
 8001b1e:	2303      	movs	r3, #3
 8001b20:	402b      	ands	r3, r5
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	4098      	lsls	r0, r3
 8001b26:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	1d8b      	adds	r3, r1, #6
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	18e3      	adds	r3, r4, r3
 8001b30:	3304      	adds	r3, #4
 8001b32:	601a      	str	r2, [r3, #0]
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3c:	e000e100 	.word	0xe000e100
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	4a0c      	ldr	r2, [pc, #48]	; (8001b84 <SysTick_Config+0x40>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d901      	bls.n	8001b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b56:	2301      	movs	r3, #1
 8001b58:	e010      	b.n	8001b7c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <SysTick_Config+0x44>)
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	3a01      	subs	r2, #1
 8001b60:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b62:	2301      	movs	r3, #1
 8001b64:	425b      	negs	r3, r3
 8001b66:	2103      	movs	r1, #3
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7ff ff7d 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <SysTick_Config+0x44>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <SysTick_Config+0x44>)
 8001b76:	2207      	movs	r2, #7
 8001b78:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b002      	add	sp, #8
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	00ffffff 	.word	0x00ffffff
 8001b88:	e000e010 	.word	0xe000e010

08001b8c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	230f      	movs	r3, #15
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	1c02      	adds	r2, r0, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b9e:	68ba      	ldr	r2, [r7, #8]
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	0011      	movs	r1, r2
 8001baa:	0018      	movs	r0, r3
 8001bac:	f7ff ff5c 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bb0:	46c0      	nop			; (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b004      	add	sp, #16
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	1dfb      	adds	r3, r7, #7
 8001bc2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc4:	1dfb      	adds	r3, r7, #7
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	b25b      	sxtb	r3, r3
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f7ff ff32 	bl	8001a34 <__NVIC_EnableIRQ>
}
 8001bd0:	46c0      	nop			; (mov r8, r8)
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	b002      	add	sp, #8
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f7ff ffae 	bl	8001b44 <SysTick_Config>
 8001be8:	0003      	movs	r3, r0
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b002      	add	sp, #8
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b084      	sub	sp, #16
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bfa:	230f      	movs	r3, #15
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2225      	movs	r2, #37	; 0x25
 8001c06:	5c9b      	ldrb	r3, [r3, r2]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d008      	beq.n	8001c20 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2204      	movs	r2, #4
 8001c12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2224      	movs	r2, #36	; 0x24
 8001c18:	2100      	movs	r1, #0
 8001c1a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e024      	b.n	8001c6a <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	6812      	ldr	r2, [r2, #0]
 8001c2a:	210e      	movs	r1, #14
 8001c2c:	438a      	bics	r2, r1
 8001c2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	6812      	ldr	r2, [r2, #0]
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	438a      	bics	r2, r1
 8001c3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c48:	211c      	movs	r1, #28
 8001c4a:	400a      	ands	r2, r1
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	4091      	lsls	r1, r2
 8001c50:	000a      	movs	r2, r1
 8001c52:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2225      	movs	r2, #37	; 0x25
 8001c58:	2101      	movs	r1, #1
 8001c5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2224      	movs	r2, #36	; 0x24
 8001c60:	2100      	movs	r1, #0
 8001c62:	5499      	strb	r1, [r3, r2]

    return status;
 8001c64:	230f      	movs	r3, #15
 8001c66:	18fb      	adds	r3, r7, r3
 8001c68:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	b004      	add	sp, #16
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b084      	sub	sp, #16
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c7a:	230f      	movs	r3, #15
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2225      	movs	r2, #37	; 0x25
 8001c86:	5c9b      	ldrb	r3, [r3, r2]
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d007      	beq.n	8001c9e <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2204      	movs	r2, #4
 8001c92:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001c94:	230f      	movs	r3, #15
 8001c96:	18fb      	adds	r3, r7, r3
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e02a      	b.n	8001cf4 <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	210e      	movs	r1, #14
 8001caa:	438a      	bics	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	438a      	bics	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001cc6:	211c      	movs	r1, #28
 8001cc8:	400a      	ands	r2, r1
 8001cca:	2101      	movs	r1, #1
 8001ccc:	4091      	lsls	r1, r2
 8001cce:	000a      	movs	r2, r1
 8001cd0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2225      	movs	r2, #37	; 0x25
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2224      	movs	r2, #36	; 0x24
 8001cde:	2100      	movs	r1, #0
 8001ce0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d004      	beq.n	8001cf4 <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	0010      	movs	r0, r2
 8001cf2:	4798      	blx	r3
    }
  }
  return status;
 8001cf4:	230f      	movs	r3, #15
 8001cf6:	18fb      	adds	r3, r7, r3
 8001cf8:	781b      	ldrb	r3, [r3, #0]
}
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	b004      	add	sp, #16
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d1a:	e14f      	b.n	8001fbc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2101      	movs	r1, #1
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	4091      	lsls	r1, r2
 8001d26:	000a      	movs	r2, r1
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d100      	bne.n	8001d34 <HAL_GPIO_Init+0x30>
 8001d32:	e140      	b.n	8001fb6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d00b      	beq.n	8001d54 <HAL_GPIO_Init+0x50>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d007      	beq.n	8001d54 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d48:	2b11      	cmp	r3, #17
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b12      	cmp	r3, #18
 8001d52:	d130      	bne.n	8001db6 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	2203      	movs	r2, #3
 8001d60:	409a      	lsls	r2, r3
 8001d62:	0013      	movs	r3, r2
 8001d64:	43da      	mvns	r2, r3
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	409a      	lsls	r2, r3
 8001d76:	0013      	movs	r3, r2
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	0013      	movs	r3, r2
 8001d92:	43da      	mvns	r2, r3
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	4013      	ands	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	091b      	lsrs	r3, r3, #4
 8001da0:	2201      	movs	r2, #1
 8001da2:	401a      	ands	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	409a      	lsls	r2, r3
 8001da8:	0013      	movs	r3, r2
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	0013      	movs	r3, r2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_Init+0xf2>
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	2b12      	cmp	r3, #18
 8001df4:	d123      	bne.n	8001e3e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	08da      	lsrs	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3208      	adds	r2, #8
 8001dfe:	0092      	lsls	r2, r2, #2
 8001e00:	58d3      	ldr	r3, [r2, r3]
 8001e02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2207      	movs	r2, #7
 8001e08:	4013      	ands	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	220f      	movs	r2, #15
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	0013      	movs	r3, r2
 8001e12:	43da      	mvns	r2, r3
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	2107      	movs	r1, #7
 8001e22:	400b      	ands	r3, r1
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	409a      	lsls	r2, r3
 8001e28:	0013      	movs	r3, r2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3208      	adds	r2, #8
 8001e38:	0092      	lsls	r2, r2, #2
 8001e3a:	6939      	ldr	r1, [r7, #16]
 8001e3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	2203      	movs	r2, #3
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	4013      	ands	r3, r2
 8001e54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	409a      	lsls	r2, r3
 8001e64:	0013      	movs	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	055b      	lsls	r3, r3, #21
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d100      	bne.n	8001e80 <HAL_GPIO_Init+0x17c>
 8001e7e:	e09a      	b.n	8001fb6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e80:	4b54      	ldr	r3, [pc, #336]	; (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001e82:	4a54      	ldr	r2, [pc, #336]	; (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001e84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e86:	2101      	movs	r1, #1
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e8c:	4a52      	ldr	r2, [pc, #328]	; (8001fd8 <HAL_GPIO_Init+0x2d4>)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	3302      	adds	r3, #2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	589b      	ldr	r3, [r3, r2]
 8001e98:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	220f      	movs	r2, #15
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	0013      	movs	r3, r2
 8001ea8:	43da      	mvns	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	23a0      	movs	r3, #160	; 0xa0
 8001eb4:	05db      	lsls	r3, r3, #23
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d019      	beq.n	8001eee <HAL_GPIO_Init+0x1ea>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a47      	ldr	r2, [pc, #284]	; (8001fdc <HAL_GPIO_Init+0x2d8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x1e6>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a46      	ldr	r2, [pc, #280]	; (8001fe0 <HAL_GPIO_Init+0x2dc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00d      	beq.n	8001ee6 <HAL_GPIO_Init+0x1e2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a45      	ldr	r2, [pc, #276]	; (8001fe4 <HAL_GPIO_Init+0x2e0>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <HAL_GPIO_Init+0x1de>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a44      	ldr	r2, [pc, #272]	; (8001fe8 <HAL_GPIO_Init+0x2e4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_Init+0x1da>
 8001eda:	2305      	movs	r3, #5
 8001edc:	e008      	b.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001ede:	2306      	movs	r3, #6
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e004      	b.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e002      	b.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	2103      	movs	r1, #3
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	0092      	lsls	r2, r2, #2
 8001ef8:	4093      	lsls	r3, r2
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f00:	4935      	ldr	r1, [pc, #212]	; (8001fd8 <HAL_GPIO_Init+0x2d4>)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f0e:	4b37      	ldr	r3, [pc, #220]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	43da      	mvns	r2, r3
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	2380      	movs	r3, #128	; 0x80
 8001f24:	025b      	lsls	r3, r3, #9
 8001f26:	4013      	ands	r3, r2
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f32:	4b2e      	ldr	r3, [pc, #184]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001f38:	4b2c      	ldr	r3, [pc, #176]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	43da      	mvns	r2, r3
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	029b      	lsls	r3, r3, #10
 8001f50:	4013      	ands	r3, r2
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f5c:	4b23      	ldr	r3, [pc, #140]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f62:	4b22      	ldr	r3, [pc, #136]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	035b      	lsls	r3, r3, #13
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001f8c:	4b17      	ldr	r3, [pc, #92]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	43da      	mvns	r2, r3
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685a      	ldr	r2, [r3, #4]
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	039b      	lsls	r3, r3, #14
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	40da      	lsrs	r2, r3
 8001fc4:	1e13      	subs	r3, r2, #0
 8001fc6:	d000      	beq.n	8001fca <HAL_GPIO_Init+0x2c6>
 8001fc8:	e6a8      	b.n	8001d1c <HAL_GPIO_Init+0x18>
  }
}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b006      	add	sp, #24
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	50000400 	.word	0x50000400
 8001fe0:	50000800 	.word	0x50000800
 8001fe4:	50000c00 	.word	0x50000c00
 8001fe8:	50001c00 	.word	0x50001c00
 8001fec:	40010400 	.word	0x40010400

08001ff0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	0008      	movs	r0, r1
 8001ffa:	0011      	movs	r1, r2
 8001ffc:	1cbb      	adds	r3, r7, #2
 8001ffe:	1c02      	adds	r2, r0, #0
 8002000:	801a      	strh	r2, [r3, #0]
 8002002:	1c7b      	adds	r3, r7, #1
 8002004:	1c0a      	adds	r2, r1, #0
 8002006:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002008:	1c7b      	adds	r3, r7, #1
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d004      	beq.n	800201a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002010:	1cbb      	adds	r3, r7, #2
 8002012:	881a      	ldrh	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002018:	e003      	b.n	8002022 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800201a:	1cbb      	adds	r3, r7, #2
 800201c:	881a      	ldrh	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b002      	add	sp, #8
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b08b      	sub	sp, #44	; 0x2c
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d102      	bne.n	8002040 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	f000 fb5a 	bl	80026f4 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002040:	4bce      	ldr	r3, [pc, #824]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	220c      	movs	r2, #12
 8002046:	4013      	ands	r3, r2
 8002048:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800204a:	4bcc      	ldr	r3, [pc, #816]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	025b      	lsls	r3, r3, #9
 8002052:	4013      	ands	r3, r2
 8002054:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2201      	movs	r2, #1
 800205c:	4013      	ands	r3, r2
 800205e:	d100      	bne.n	8002062 <HAL_RCC_OscConfig+0x36>
 8002060:	e07c      	b.n	800215c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002062:	6a3b      	ldr	r3, [r7, #32]
 8002064:	2b08      	cmp	r3, #8
 8002066:	d007      	beq.n	8002078 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002068:	6a3b      	ldr	r3, [r7, #32]
 800206a:	2b0c      	cmp	r3, #12
 800206c:	d111      	bne.n	8002092 <HAL_RCC_OscConfig+0x66>
 800206e:	69fa      	ldr	r2, [r7, #28]
 8002070:	2380      	movs	r3, #128	; 0x80
 8002072:	025b      	lsls	r3, r3, #9
 8002074:	429a      	cmp	r2, r3
 8002076:	d10c      	bne.n	8002092 <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002078:	4bc0      	ldr	r3, [pc, #768]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	029b      	lsls	r3, r3, #10
 8002080:	4013      	ands	r3, r2
 8002082:	d100      	bne.n	8002086 <HAL_RCC_OscConfig+0x5a>
 8002084:	e069      	b.n	800215a <HAL_RCC_OscConfig+0x12e>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d165      	bne.n	800215a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e330      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	2380      	movs	r3, #128	; 0x80
 8002098:	025b      	lsls	r3, r3, #9
 800209a:	429a      	cmp	r2, r3
 800209c:	d107      	bne.n	80020ae <HAL_RCC_OscConfig+0x82>
 800209e:	4bb7      	ldr	r3, [pc, #732]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020a0:	4ab6      	ldr	r2, [pc, #728]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	2180      	movs	r1, #128	; 0x80
 80020a6:	0249      	lsls	r1, r1, #9
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	e027      	b.n	80020fe <HAL_RCC_OscConfig+0xd2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685a      	ldr	r2, [r3, #4]
 80020b2:	23a0      	movs	r3, #160	; 0xa0
 80020b4:	02db      	lsls	r3, r3, #11
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d10e      	bne.n	80020d8 <HAL_RCC_OscConfig+0xac>
 80020ba:	4bb0      	ldr	r3, [pc, #704]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020bc:	4aaf      	ldr	r2, [pc, #700]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	2180      	movs	r1, #128	; 0x80
 80020c2:	02c9      	lsls	r1, r1, #11
 80020c4:	430a      	orrs	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	4bac      	ldr	r3, [pc, #688]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020ca:	4aac      	ldr	r2, [pc, #688]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	2180      	movs	r1, #128	; 0x80
 80020d0:	0249      	lsls	r1, r1, #9
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	e012      	b.n	80020fe <HAL_RCC_OscConfig+0xd2>
 80020d8:	4ba8      	ldr	r3, [pc, #672]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020da:	4aa8      	ldr	r2, [pc, #672]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	49a8      	ldr	r1, [pc, #672]	; (8002380 <HAL_RCC_OscConfig+0x354>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	4ba5      	ldr	r3, [pc, #660]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	025b      	lsls	r3, r3, #9
 80020ec:	4013      	ands	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4ba2      	ldr	r3, [pc, #648]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020f4:	4aa1      	ldr	r2, [pc, #644]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	49a2      	ldr	r1, [pc, #648]	; (8002384 <HAL_RCC_OscConfig+0x358>)
 80020fa:	400a      	ands	r2, r1
 80020fc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d014      	beq.n	8002130 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002106:	f7ff f813 	bl	8001130 <HAL_GetTick>
 800210a:	0003      	movs	r3, r0
 800210c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff f80e 	bl	8001130 <HAL_GetTick>
 8002114:	0002      	movs	r2, r0
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e2e8      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002122:	4b96      	ldr	r3, [pc, #600]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	029b      	lsls	r3, r3, #10
 800212a:	4013      	ands	r3, r2
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xe4>
 800212e:	e015      	b.n	800215c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7fe fffe 	bl	8001130 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800213a:	f7fe fff9 	bl	8001130 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b64      	cmp	r3, #100	; 0x64
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e2d3      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800214c:	4b8b      	ldr	r3, [pc, #556]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	029b      	lsls	r3, r3, #10
 8002154:	4013      	ands	r3, r2
 8002156:	d1f0      	bne.n	800213a <HAL_RCC_OscConfig+0x10e>
 8002158:	e000      	b.n	800215c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2202      	movs	r2, #2
 8002162:	4013      	ands	r3, r2
 8002164:	d100      	bne.n	8002168 <HAL_RCC_OscConfig+0x13c>
 8002166:	e08b      	b.n	8002280 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	2b04      	cmp	r3, #4
 8002172:	d005      	beq.n	8002180 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	2b0c      	cmp	r3, #12
 8002178:	d13f      	bne.n	80021fa <HAL_RCC_OscConfig+0x1ce>
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d13c      	bne.n	80021fa <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002180:	4b7e      	ldr	r3, [pc, #504]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2204      	movs	r2, #4
 8002186:	4013      	ands	r3, r2
 8002188:	d004      	beq.n	8002194 <HAL_RCC_OscConfig+0x168>
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e2af      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002194:	4a79      	ldr	r2, [pc, #484]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002196:	4b79      	ldr	r3, [pc, #484]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	497b      	ldr	r1, [pc, #492]	; (8002388 <HAL_RCC_OscConfig+0x35c>)
 800219c:	4019      	ands	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	021b      	lsls	r3, r3, #8
 80021a4:	430b      	orrs	r3, r1
 80021a6:	6053      	str	r3, [r2, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80021a8:	4b74      	ldr	r3, [pc, #464]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80021aa:	4a74      	ldr	r2, [pc, #464]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	2109      	movs	r1, #9
 80021b0:	438a      	bics	r2, r1
 80021b2:	0011      	movs	r1, r2
 80021b4:	697a      	ldr	r2, [r7, #20]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021ba:	f000 fbe9 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 80021be:	0001      	movs	r1, r0
 80021c0:	4b6e      	ldr	r3, [pc, #440]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	091b      	lsrs	r3, r3, #4
 80021c6:	220f      	movs	r2, #15
 80021c8:	4013      	ands	r3, r2
 80021ca:	4a70      	ldr	r2, [pc, #448]	; (800238c <HAL_RCC_OscConfig+0x360>)
 80021cc:	5cd3      	ldrb	r3, [r2, r3]
 80021ce:	000a      	movs	r2, r1
 80021d0:	40da      	lsrs	r2, r3
 80021d2:	4b6f      	ldr	r3, [pc, #444]	; (8002390 <HAL_RCC_OscConfig+0x364>)
 80021d4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80021d6:	4b6f      	ldr	r3, [pc, #444]	; (8002394 <HAL_RCC_OscConfig+0x368>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2213      	movs	r2, #19
 80021dc:	18bc      	adds	r4, r7, r2
 80021de:	0018      	movs	r0, r3
 80021e0:	f7fe ff60 	bl	80010a4 <HAL_InitTick>
 80021e4:	0003      	movs	r3, r0
 80021e6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80021e8:	2313      	movs	r3, #19
 80021ea:	18fb      	adds	r3, r7, r3
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d046      	beq.n	8002280 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 80021f2:	2313      	movs	r3, #19
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	e27c      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d026      	beq.n	800224e <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002200:	4b5e      	ldr	r3, [pc, #376]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002202:	4a5e      	ldr	r2, [pc, #376]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	2109      	movs	r1, #9
 8002208:	438a      	bics	r2, r1
 800220a:	0011      	movs	r1, r2
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	430a      	orrs	r2, r1
 8002210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002212:	f7fe ff8d 	bl	8001130 <HAL_GetTick>
 8002216:	0003      	movs	r3, r0
 8002218:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800221c:	f7fe ff88 	bl	8001130 <HAL_GetTick>
 8002220:	0002      	movs	r2, r0
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e262      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800222e:	4b53      	ldr	r3, [pc, #332]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2204      	movs	r2, #4
 8002234:	4013      	ands	r3, r2
 8002236:	d0f1      	beq.n	800221c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002238:	4a50      	ldr	r2, [pc, #320]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800223a:	4b50      	ldr	r3, [pc, #320]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	4952      	ldr	r1, [pc, #328]	; (8002388 <HAL_RCC_OscConfig+0x35c>)
 8002240:	4019      	ands	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	021b      	lsls	r3, r3, #8
 8002248:	430b      	orrs	r3, r1
 800224a:	6053      	str	r3, [r2, #4]
 800224c:	e018      	b.n	8002280 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800224e:	4b4b      	ldr	r3, [pc, #300]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002250:	4a4a      	ldr	r2, [pc, #296]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	2101      	movs	r1, #1
 8002256:	438a      	bics	r2, r1
 8002258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225a:	f7fe ff69 	bl	8001130 <HAL_GetTick>
 800225e:	0003      	movs	r3, r0
 8002260:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002264:	f7fe ff64 	bl	8001130 <HAL_GetTick>
 8002268:	0002      	movs	r2, r0
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e23e      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002276:	4b41      	ldr	r3, [pc, #260]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2204      	movs	r2, #4
 800227c:	4013      	ands	r3, r2
 800227e:	d1f1      	bne.n	8002264 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2210      	movs	r2, #16
 8002286:	4013      	ands	r3, r2
 8002288:	d100      	bne.n	800228c <HAL_RCC_OscConfig+0x260>
 800228a:	e0a1      	b.n	80023d0 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d141      	bne.n	8002316 <HAL_RCC_OscConfig+0x2ea>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002292:	4b3a      	ldr	r3, [pc, #232]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4013      	ands	r3, r2
 800229c:	d005      	beq.n	80022aa <HAL_RCC_OscConfig+0x27e>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e224      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022aa:	4a34      	ldr	r2, [pc, #208]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80022ac:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4939      	ldr	r1, [pc, #228]	; (8002398 <HAL_RCC_OscConfig+0x36c>)
 80022b2:	4019      	ands	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6053      	str	r3, [r2, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022bc:	4a2f      	ldr	r2, [pc, #188]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80022be:	4b2f      	ldr	r3, [pc, #188]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	0a19      	lsrs	r1, r3, #8
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	061b      	lsls	r3, r3, #24
 80022cc:	430b      	orrs	r3, r1
 80022ce:	6053      	str	r3, [r2, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	0b5b      	lsrs	r3, r3, #13
 80022d6:	3301      	adds	r3, #1
 80022d8:	2280      	movs	r2, #128	; 0x80
 80022da:	0212      	lsls	r2, r2, #8
 80022dc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80022de:	4b27      	ldr	r3, [pc, #156]	; (800237c <HAL_RCC_OscConfig+0x350>)
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	091b      	lsrs	r3, r3, #4
 80022e4:	210f      	movs	r1, #15
 80022e6:	400b      	ands	r3, r1
 80022e8:	4928      	ldr	r1, [pc, #160]	; (800238c <HAL_RCC_OscConfig+0x360>)
 80022ea:	5ccb      	ldrb	r3, [r1, r3]
 80022ec:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80022ee:	4b28      	ldr	r3, [pc, #160]	; (8002390 <HAL_RCC_OscConfig+0x364>)
 80022f0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80022f2:	4b28      	ldr	r3, [pc, #160]	; (8002394 <HAL_RCC_OscConfig+0x368>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2213      	movs	r2, #19
 80022f8:	18bc      	adds	r4, r7, r2
 80022fa:	0018      	movs	r0, r3
 80022fc:	f7fe fed2 	bl	80010a4 <HAL_InitTick>
 8002300:	0003      	movs	r3, r0
 8002302:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002304:	2313      	movs	r3, #19
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d060      	beq.n	80023d0 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 800230e:	2313      	movs	r3, #19
 8002310:	18fb      	adds	r3, r7, r3
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	e1ee      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d03e      	beq.n	800239c <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800231e:	4b17      	ldr	r3, [pc, #92]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002320:	4a16      	ldr	r2, [pc, #88]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	2180      	movs	r1, #128	; 0x80
 8002326:	0049      	lsls	r1, r1, #1
 8002328:	430a      	orrs	r2, r1
 800232a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7fe ff00 	bl	8001130 <HAL_GetTick>
 8002330:	0003      	movs	r3, r0
 8002332:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x31c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002336:	f7fe fefb 	bl	8001130 <HAL_GetTick>
 800233a:	0002      	movs	r2, r0
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e1d5      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002348:	4b0c      	ldr	r3, [pc, #48]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	2380      	movs	r3, #128	; 0x80
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4013      	ands	r3, r2
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x30a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002354:	4a09      	ldr	r2, [pc, #36]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	490f      	ldr	r1, [pc, #60]	; (8002398 <HAL_RCC_OscConfig+0x36c>)
 800235c:	4019      	ands	r1, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	430b      	orrs	r3, r1
 8002364:	6053      	str	r3, [r2, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <HAL_RCC_OscConfig+0x350>)
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <HAL_RCC_OscConfig+0x350>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	021b      	lsls	r3, r3, #8
 800236e:	0a19      	lsrs	r1, r3, #8
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	430b      	orrs	r3, r1
 8002378:	6053      	str	r3, [r2, #4]
 800237a:	e029      	b.n	80023d0 <HAL_RCC_OscConfig+0x3a4>
 800237c:	40021000 	.word	0x40021000
 8002380:	fffeffff 	.word	0xfffeffff
 8002384:	fffbffff 	.word	0xfffbffff
 8002388:	ffffe0ff 	.word	0xffffe0ff
 800238c:	08004128 	.word	0x08004128
 8002390:	20000000 	.word	0x20000000
 8002394:	20000004 	.word	0x20000004
 8002398:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800239c:	4bbe      	ldr	r3, [pc, #760]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800239e:	4abe      	ldr	r2, [pc, #760]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80023a0:	6812      	ldr	r2, [r2, #0]
 80023a2:	49be      	ldr	r1, [pc, #760]	; (800269c <HAL_RCC_OscConfig+0x670>)
 80023a4:	400a      	ands	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7fe fec2 	bl	8001130 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023b2:	f7fe febd 	bl	8001130 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e197      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80023c4:	4bb4      	ldr	r3, [pc, #720]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	2380      	movs	r3, #128	; 0x80
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4013      	ands	r3, r2
 80023ce:	d1f0      	bne.n	80023b2 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2208      	movs	r2, #8
 80023d6:	4013      	ands	r3, r2
 80023d8:	d036      	beq.n	8002448 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d019      	beq.n	8002416 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023e2:	4bad      	ldr	r3, [pc, #692]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80023e4:	4aac      	ldr	r2, [pc, #688]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80023e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80023e8:	2101      	movs	r1, #1
 80023ea:	430a      	orrs	r2, r1
 80023ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ee:	f7fe fe9f 	bl	8001130 <HAL_GetTick>
 80023f2:	0003      	movs	r3, r0
 80023f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023f8:	f7fe fe9a 	bl	8001130 <HAL_GetTick>
 80023fc:	0002      	movs	r2, r0
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e174      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800240a:	4ba3      	ldr	r3, [pc, #652]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800240c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800240e:	2202      	movs	r2, #2
 8002410:	4013      	ands	r3, r2
 8002412:	d0f1      	beq.n	80023f8 <HAL_RCC_OscConfig+0x3cc>
 8002414:	e018      	b.n	8002448 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002416:	4ba0      	ldr	r3, [pc, #640]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002418:	4a9f      	ldr	r2, [pc, #636]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800241a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800241c:	2101      	movs	r1, #1
 800241e:	438a      	bics	r2, r1
 8002420:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002422:	f7fe fe85 	bl	8001130 <HAL_GetTick>
 8002426:	0003      	movs	r3, r0
 8002428:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242c:	f7fe fe80 	bl	8001130 <HAL_GetTick>
 8002430:	0002      	movs	r2, r0
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e15a      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800243e:	4b96      	ldr	r3, [pc, #600]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002442:	2202      	movs	r2, #2
 8002444:	4013      	ands	r3, r2
 8002446:	d1f1      	bne.n	800242c <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2204      	movs	r2, #4
 800244e:	4013      	ands	r3, r2
 8002450:	d100      	bne.n	8002454 <HAL_RCC_OscConfig+0x428>
 8002452:	e0af      	b.n	80025b4 <HAL_RCC_OscConfig+0x588>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002454:	2327      	movs	r3, #39	; 0x27
 8002456:	18fb      	adds	r3, r7, r3
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245c:	4b8e      	ldr	r3, [pc, #568]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800245e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	055b      	lsls	r3, r3, #21
 8002464:	4013      	ands	r3, r2
 8002466:	d10a      	bne.n	800247e <HAL_RCC_OscConfig+0x452>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002468:	4b8b      	ldr	r3, [pc, #556]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800246a:	4a8b      	ldr	r2, [pc, #556]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800246c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800246e:	2180      	movs	r1, #128	; 0x80
 8002470:	0549      	lsls	r1, r1, #21
 8002472:	430a      	orrs	r2, r1
 8002474:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002476:	2327      	movs	r3, #39	; 0x27
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	2201      	movs	r2, #1
 800247c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800247e:	4b88      	ldr	r3, [pc, #544]	; (80026a0 <HAL_RCC_OscConfig+0x674>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4013      	ands	r3, r2
 8002488:	d11a      	bne.n	80024c0 <HAL_RCC_OscConfig+0x494>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800248a:	4b85      	ldr	r3, [pc, #532]	; (80026a0 <HAL_RCC_OscConfig+0x674>)
 800248c:	4a84      	ldr	r2, [pc, #528]	; (80026a0 <HAL_RCC_OscConfig+0x674>)
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	2180      	movs	r1, #128	; 0x80
 8002492:	0049      	lsls	r1, r1, #1
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002498:	f7fe fe4a 	bl	8001130 <HAL_GetTick>
 800249c:	0003      	movs	r3, r0
 800249e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a2:	f7fe fe45 	bl	8001130 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b64      	cmp	r3, #100	; 0x64
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e11f      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b4:	4b7a      	ldr	r3, [pc, #488]	; (80026a0 <HAL_RCC_OscConfig+0x674>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	d0f0      	beq.n	80024a2 <HAL_RCC_OscConfig+0x476>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d107      	bne.n	80024dc <HAL_RCC_OscConfig+0x4b0>
 80024cc:	4b72      	ldr	r3, [pc, #456]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024ce:	4a72      	ldr	r2, [pc, #456]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80024d2:	2180      	movs	r1, #128	; 0x80
 80024d4:	0049      	lsls	r1, r1, #1
 80024d6:	430a      	orrs	r2, r1
 80024d8:	651a      	str	r2, [r3, #80]	; 0x50
 80024da:	e031      	b.n	8002540 <HAL_RCC_OscConfig+0x514>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10c      	bne.n	80024fe <HAL_RCC_OscConfig+0x4d2>
 80024e4:	4b6c      	ldr	r3, [pc, #432]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024e6:	4a6c      	ldr	r2, [pc, #432]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024e8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80024ea:	496c      	ldr	r1, [pc, #432]	; (800269c <HAL_RCC_OscConfig+0x670>)
 80024ec:	400a      	ands	r2, r1
 80024ee:	651a      	str	r2, [r3, #80]	; 0x50
 80024f0:	4b69      	ldr	r3, [pc, #420]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024f2:	4a69      	ldr	r2, [pc, #420]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80024f4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80024f6:	496b      	ldr	r1, [pc, #428]	; (80026a4 <HAL_RCC_OscConfig+0x678>)
 80024f8:	400a      	ands	r2, r1
 80024fa:	651a      	str	r2, [r3, #80]	; 0x50
 80024fc:	e020      	b.n	8002540 <HAL_RCC_OscConfig+0x514>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	23a0      	movs	r3, #160	; 0xa0
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	429a      	cmp	r2, r3
 8002508:	d10e      	bne.n	8002528 <HAL_RCC_OscConfig+0x4fc>
 800250a:	4b63      	ldr	r3, [pc, #396]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800250c:	4a62      	ldr	r2, [pc, #392]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800250e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002510:	2180      	movs	r1, #128	; 0x80
 8002512:	00c9      	lsls	r1, r1, #3
 8002514:	430a      	orrs	r2, r1
 8002516:	651a      	str	r2, [r3, #80]	; 0x50
 8002518:	4b5f      	ldr	r3, [pc, #380]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800251a:	4a5f      	ldr	r2, [pc, #380]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800251c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800251e:	2180      	movs	r1, #128	; 0x80
 8002520:	0049      	lsls	r1, r1, #1
 8002522:	430a      	orrs	r2, r1
 8002524:	651a      	str	r2, [r3, #80]	; 0x50
 8002526:	e00b      	b.n	8002540 <HAL_RCC_OscConfig+0x514>
 8002528:	4b5b      	ldr	r3, [pc, #364]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800252a:	4a5b      	ldr	r2, [pc, #364]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800252c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800252e:	495b      	ldr	r1, [pc, #364]	; (800269c <HAL_RCC_OscConfig+0x670>)
 8002530:	400a      	ands	r2, r1
 8002532:	651a      	str	r2, [r3, #80]	; 0x50
 8002534:	4b58      	ldr	r3, [pc, #352]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002536:	4a58      	ldr	r2, [pc, #352]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002538:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800253a:	495a      	ldr	r1, [pc, #360]	; (80026a4 <HAL_RCC_OscConfig+0x678>)
 800253c:	400a      	ands	r2, r1
 800253e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d015      	beq.n	8002574 <HAL_RCC_OscConfig+0x548>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002548:	f7fe fdf2 	bl	8001130 <HAL_GetTick>
 800254c:	0003      	movs	r3, r0
 800254e:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002550:	e009      	b.n	8002566 <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002552:	f7fe fded 	bl	8001130 <HAL_GetTick>
 8002556:	0002      	movs	r2, r0
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	4a52      	ldr	r2, [pc, #328]	; (80026a8 <HAL_RCC_OscConfig+0x67c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e0c6      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002566:	4b4c      	ldr	r3, [pc, #304]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002568:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800256a:	2380      	movs	r3, #128	; 0x80
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4013      	ands	r3, r2
 8002570:	d0ef      	beq.n	8002552 <HAL_RCC_OscConfig+0x526>
 8002572:	e014      	b.n	800259e <HAL_RCC_OscConfig+0x572>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002574:	f7fe fddc 	bl	8001130 <HAL_GetTick>
 8002578:	0003      	movs	r3, r0
 800257a:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800257c:	e009      	b.n	8002592 <HAL_RCC_OscConfig+0x566>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800257e:	f7fe fdd7 	bl	8001130 <HAL_GetTick>
 8002582:	0002      	movs	r2, r0
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	4a47      	ldr	r2, [pc, #284]	; (80026a8 <HAL_RCC_OscConfig+0x67c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e0b0      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002592:	4b41      	ldr	r3, [pc, #260]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002594:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002596:	2380      	movs	r3, #128	; 0x80
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4013      	ands	r3, r2
 800259c:	d1ef      	bne.n	800257e <HAL_RCC_OscConfig+0x552>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800259e:	2327      	movs	r3, #39	; 0x27
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d105      	bne.n	80025b4 <HAL_RCC_OscConfig+0x588>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a8:	4b3b      	ldr	r3, [pc, #236]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80025aa:	4a3b      	ldr	r2, [pc, #236]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80025ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025ae:	493f      	ldr	r1, [pc, #252]	; (80026ac <HAL_RCC_OscConfig+0x680>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d100      	bne.n	80025be <HAL_RCC_OscConfig+0x592>
 80025bc:	e099      	b.n	80026f2 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	2b0c      	cmp	r3, #12
 80025c2:	d063      	beq.n	800268c <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d144      	bne.n	8002656 <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025cc:	4b32      	ldr	r3, [pc, #200]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80025ce:	4a32      	ldr	r2, [pc, #200]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80025d0:	6812      	ldr	r2, [r2, #0]
 80025d2:	4937      	ldr	r1, [pc, #220]	; (80026b0 <HAL_RCC_OscConfig+0x684>)
 80025d4:	400a      	ands	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d8:	f7fe fdaa 	bl	8001130 <HAL_GetTick>
 80025dc:	0003      	movs	r3, r0
 80025de:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x5c8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e2:	f7fe fda5 	bl	8001130 <HAL_GetTick>
 80025e6:	0002      	movs	r2, r0
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x5c8>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e07f      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025f4:	4b28      	ldr	r3, [pc, #160]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2380      	movs	r3, #128	; 0x80
 80025fa:	049b      	lsls	r3, r3, #18
 80025fc:	4013      	ands	r3, r2
 80025fe:	d1f0      	bne.n	80025e2 <HAL_RCC_OscConfig+0x5b6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002600:	4a25      	ldr	r2, [pc, #148]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002602:	4b25      	ldr	r3, [pc, #148]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	492b      	ldr	r1, [pc, #172]	; (80026b4 <HAL_RCC_OscConfig+0x688>)
 8002608:	4019      	ands	r1, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	4318      	orrs	r0, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002618:	4303      	orrs	r3, r0
 800261a:	430b      	orrs	r3, r1
 800261c:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800261e:	4b1e      	ldr	r3, [pc, #120]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002620:	4a1d      	ldr	r2, [pc, #116]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	0449      	lsls	r1, r1, #17
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7fe fd80 	bl	8001130 <HAL_GetTick>
 8002630:	0003      	movs	r3, r0
 8002632:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002636:	f7fe fd7b 	bl	8001130 <HAL_GetTick>
 800263a:	0002      	movs	r2, r0
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e055      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002648:	4b13      	ldr	r3, [pc, #76]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	2380      	movs	r3, #128	; 0x80
 800264e:	049b      	lsls	r3, r3, #18
 8002650:	4013      	ands	r3, r2
 8002652:	d0f0      	beq.n	8002636 <HAL_RCC_OscConfig+0x60a>
 8002654:	e04d      	b.n	80026f2 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002656:	4b10      	ldr	r3, [pc, #64]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002658:	4a0f      	ldr	r2, [pc, #60]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	4914      	ldr	r1, [pc, #80]	; (80026b0 <HAL_RCC_OscConfig+0x684>)
 800265e:	400a      	ands	r2, r1
 8002660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002662:	f7fe fd65 	bl	8001130 <HAL_GetTick>
 8002666:	0003      	movs	r3, r0
 8002668:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266c:	f7fe fd60 	bl	8001130 <HAL_GetTick>
 8002670:	0002      	movs	r2, r0
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e03a      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800267e:	4b06      	ldr	r3, [pc, #24]	; (8002698 <HAL_RCC_OscConfig+0x66c>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	2380      	movs	r3, #128	; 0x80
 8002684:	049b      	lsls	r3, r3, #18
 8002686:	4013      	ands	r3, r2
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x640>
 800268a:	e032      	b.n	80026f2 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002690:	2b01      	cmp	r3, #1
 8002692:	d111      	bne.n	80026b8 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e02d      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
 8002698:	40021000 	.word	0x40021000
 800269c:	fffffeff 	.word	0xfffffeff
 80026a0:	40007000 	.word	0x40007000
 80026a4:	fffffbff 	.word	0xfffffbff
 80026a8:	00001388 	.word	0x00001388
 80026ac:	efffffff 	.word	0xefffffff
 80026b0:	feffffff 	.word	0xfeffffff
 80026b4:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026b8:	4b10      	ldr	r3, [pc, #64]	; (80026fc <HAL_RCC_OscConfig+0x6d0>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	025b      	lsls	r3, r3, #9
 80026c4:	401a      	ands	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d10f      	bne.n	80026ee <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80026ce:	69fa      	ldr	r2, [r7, #28]
 80026d0:	23f0      	movs	r3, #240	; 0xf0
 80026d2:	039b      	lsls	r3, r3, #14
 80026d4:	401a      	ands	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d107      	bne.n	80026ee <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80026de:	69fa      	ldr	r2, [r7, #28]
 80026e0:	23c0      	movs	r3, #192	; 0xc0
 80026e2:	041b      	lsls	r3, r3, #16
 80026e4:	401a      	ands	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d001      	beq.n	80026f2 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e000      	b.n	80026f4 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	0018      	movs	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b00b      	add	sp, #44	; 0x2c
 80026fa:	bd90      	pop	{r4, r7, pc}
 80026fc:	40021000 	.word	0x40021000

08002700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002700:	b590      	push	{r4, r7, lr}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e128      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002714:	4b96      	ldr	r3, [pc, #600]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2201      	movs	r2, #1
 800271a:	401a      	ands	r2, r3
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d21e      	bcs.n	8002760 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002722:	4b93      	ldr	r3, [pc, #588]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 8002724:	4a92      	ldr	r2, [pc, #584]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	2101      	movs	r1, #1
 800272a:	438a      	bics	r2, r1
 800272c:	0011      	movs	r1, r2
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002734:	f7fe fcfc 	bl	8001130 <HAL_GetTick>
 8002738:	0003      	movs	r3, r0
 800273a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800273c:	e009      	b.n	8002752 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273e:	f7fe fcf7 	bl	8001130 <HAL_GetTick>
 8002742:	0002      	movs	r2, r0
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	4a8a      	ldr	r2, [pc, #552]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e109      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002752:	4b87      	ldr	r3, [pc, #540]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2201      	movs	r2, #1
 8002758:	401a      	ands	r2, r3
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	429a      	cmp	r2, r3
 800275e:	d1ee      	bne.n	800273e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2202      	movs	r2, #2
 8002766:	4013      	ands	r3, r2
 8002768:	d009      	beq.n	800277e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276a:	4a83      	ldr	r2, [pc, #524]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 800276c:	4b82      	ldr	r3, [pc, #520]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	21f0      	movs	r1, #240	; 0xf0
 8002772:	438b      	bics	r3, r1
 8002774:	0019      	movs	r1, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	430b      	orrs	r3, r1
 800277c:	60d3      	str	r3, [r2, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2201      	movs	r2, #1
 8002784:	4013      	ands	r3, r2
 8002786:	d100      	bne.n	800278a <HAL_RCC_ClockConfig+0x8a>
 8002788:	e089      	b.n	800289e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002792:	4b79      	ldr	r3, [pc, #484]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	029b      	lsls	r3, r3, #10
 800279a:	4013      	ands	r3, r2
 800279c:	d120      	bne.n	80027e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0e1      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027aa:	4b73      	ldr	r3, [pc, #460]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	049b      	lsls	r3, r3, #18
 80027b2:	4013      	ands	r3, r2
 80027b4:	d114      	bne.n	80027e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e0d5      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d106      	bne.n	80027d0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027c2:	4b6d      	ldr	r3, [pc, #436]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2204      	movs	r2, #4
 80027c8:	4013      	ands	r3, r2
 80027ca:	d109      	bne.n	80027e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0ca      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80027d0:	4b69      	ldr	r3, [pc, #420]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4013      	ands	r3, r2
 80027da:	d101      	bne.n	80027e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0c2      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e0:	4a65      	ldr	r2, [pc, #404]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80027e2:	4b65      	ldr	r3, [pc, #404]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2103      	movs	r1, #3
 80027e8:	438b      	bics	r3, r1
 80027ea:	0019      	movs	r1, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	430b      	orrs	r3, r1
 80027f2:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027f4:	f7fe fc9c 	bl	8001130 <HAL_GetTick>
 80027f8:	0003      	movs	r3, r0
 80027fa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d111      	bne.n	8002828 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002804:	e009      	b.n	800281a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002806:	f7fe fc93 	bl	8001130 <HAL_GetTick>
 800280a:	0002      	movs	r2, r0
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	4a58      	ldr	r2, [pc, #352]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d901      	bls.n	800281a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e0a5      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800281a:	4b57      	ldr	r3, [pc, #348]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	220c      	movs	r2, #12
 8002820:	4013      	ands	r3, r2
 8002822:	2b08      	cmp	r3, #8
 8002824:	d1ef      	bne.n	8002806 <HAL_RCC_ClockConfig+0x106>
 8002826:	e03a      	b.n	800289e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b03      	cmp	r3, #3
 800282e:	d111      	bne.n	8002854 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002830:	e009      	b.n	8002846 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002832:	f7fe fc7d 	bl	8001130 <HAL_GetTick>
 8002836:	0002      	movs	r2, r0
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	4a4d      	ldr	r2, [pc, #308]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e08f      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002846:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	220c      	movs	r2, #12
 800284c:	4013      	ands	r3, r2
 800284e:	2b0c      	cmp	r3, #12
 8002850:	d1ef      	bne.n	8002832 <HAL_RCC_ClockConfig+0x132>
 8002852:	e024      	b.n	800289e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d11b      	bne.n	8002894 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800285c:	e009      	b.n	8002872 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800285e:	f7fe fc67 	bl	8001130 <HAL_GetTick>
 8002862:	0002      	movs	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	4a42      	ldr	r2, [pc, #264]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e079      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002872:	4b41      	ldr	r3, [pc, #260]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	220c      	movs	r2, #12
 8002878:	4013      	ands	r3, r2
 800287a:	2b04      	cmp	r3, #4
 800287c:	d1ef      	bne.n	800285e <HAL_RCC_ClockConfig+0x15e>
 800287e:	e00e      	b.n	800289e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002880:	f7fe fc56 	bl	8001130 <HAL_GetTick>
 8002884:	0002      	movs	r2, r0
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	4a3a      	ldr	r2, [pc, #232]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e068      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002894:	4b38      	ldr	r3, [pc, #224]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	220c      	movs	r2, #12
 800289a:	4013      	ands	r3, r2
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800289e:	4b34      	ldr	r3, [pc, #208]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2201      	movs	r2, #1
 80028a4:	401a      	ands	r2, r3
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d91e      	bls.n	80028ea <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ac:	4b30      	ldr	r3, [pc, #192]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 80028ae:	4a30      	ldr	r2, [pc, #192]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 80028b0:	6812      	ldr	r2, [r2, #0]
 80028b2:	2101      	movs	r1, #1
 80028b4:	438a      	bics	r2, r1
 80028b6:	0011      	movs	r1, r2
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028be:	f7fe fc37 	bl	8001130 <HAL_GetTick>
 80028c2:	0003      	movs	r3, r0
 80028c4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c6:	e009      	b.n	80028dc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7fe fc32 	bl	8001130 <HAL_GetTick>
 80028cc:	0002      	movs	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	4a28      	ldr	r2, [pc, #160]	; (8002974 <HAL_RCC_ClockConfig+0x274>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e044      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028dc:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_RCC_ClockConfig+0x270>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2201      	movs	r2, #1
 80028e2:	401a      	ands	r2, r3
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d1ee      	bne.n	80028c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2204      	movs	r2, #4
 80028f0:	4013      	ands	r3, r2
 80028f2:	d008      	beq.n	8002906 <HAL_RCC_ClockConfig+0x206>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f4:	4a20      	ldr	r2, [pc, #128]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80028f6:	4b20      	ldr	r3, [pc, #128]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	4920      	ldr	r1, [pc, #128]	; (800297c <HAL_RCC_ClockConfig+0x27c>)
 80028fc:	4019      	ands	r1, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	430b      	orrs	r3, r1
 8002904:	60d3      	str	r3, [r2, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2208      	movs	r2, #8
 800290c:	4013      	ands	r3, r2
 800290e:	d009      	beq.n	8002924 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002910:	4a19      	ldr	r2, [pc, #100]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002912:	4b19      	ldr	r3, [pc, #100]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	491a      	ldr	r1, [pc, #104]	; (8002980 <HAL_RCC_ClockConfig+0x280>)
 8002918:	4019      	ands	r1, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	430b      	orrs	r3, r1
 8002922:	60d3      	str	r3, [r2, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002924:	f000 f834 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 8002928:	0001      	movs	r1, r0
 800292a:	4b13      	ldr	r3, [pc, #76]	; (8002978 <HAL_RCC_ClockConfig+0x278>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	220f      	movs	r2, #15
 8002932:	4013      	ands	r3, r2
 8002934:	4a13      	ldr	r2, [pc, #76]	; (8002984 <HAL_RCC_ClockConfig+0x284>)
 8002936:	5cd3      	ldrb	r3, [r2, r3]
 8002938:	000a      	movs	r2, r1
 800293a:	40da      	lsrs	r2, r3
 800293c:	4b12      	ldr	r3, [pc, #72]	; (8002988 <HAL_RCC_ClockConfig+0x288>)
 800293e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_RCC_ClockConfig+0x28c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	220b      	movs	r2, #11
 8002946:	18bc      	adds	r4, r7, r2
 8002948:	0018      	movs	r0, r3
 800294a:	f7fe fbab 	bl	80010a4 <HAL_InitTick>
 800294e:	0003      	movs	r3, r0
 8002950:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002952:	230b      	movs	r3, #11
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800295c:	230b      	movs	r3, #11
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	e000      	b.n	8002966 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	0018      	movs	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	b005      	add	sp, #20
 800296c:	bd90      	pop	{r4, r7, pc}
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	40022000 	.word	0x40022000
 8002974:	00001388 	.word	0x00001388
 8002978:	40021000 	.word	0x40021000
 800297c:	fffff8ff 	.word	0xfffff8ff
 8002980:	ffffc7ff 	.word	0xffffc7ff
 8002984:	08004128 	.word	0x08004128
 8002988:	20000000 	.word	0x20000000
 800298c:	20000004 	.word	0x20000004

08002990 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002992:	b08f      	sub	sp, #60	; 0x3c
 8002994:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002996:	4b4a      	ldr	r3, [pc, #296]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x130>)
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800299c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800299e:	230c      	movs	r3, #12
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d00f      	beq.n	80029c6 <HAL_RCC_GetSysClockFreq+0x36>
 80029a6:	2b0c      	cmp	r3, #12
 80029a8:	d010      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x3c>
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d000      	beq.n	80029b0 <HAL_RCC_GetSysClockFreq+0x20>
 80029ae:	e073      	b.n	8002a98 <HAL_RCC_GetSysClockFreq+0x108>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80029b0:	4b43      	ldr	r3, [pc, #268]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x130>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2210      	movs	r2, #16
 80029b6:	4013      	ands	r3, r2
 80029b8:	d002      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0x30>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80029ba:	4b42      	ldr	r3, [pc, #264]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x134>)
 80029bc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80029be:	e079      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x124>
        sysclockfreq =  HSI_VALUE;
 80029c0:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0x138>)
 80029c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029c4:	e076      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029c6:	4b41      	ldr	r3, [pc, #260]	; (8002acc <HAL_RCC_GetSysClockFreq+0x13c>)
 80029c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029ca:	e073      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80029cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ce:	0c9a      	lsrs	r2, r3, #18
 80029d0:	230f      	movs	r3, #15
 80029d2:	401a      	ands	r2, r3
 80029d4:	4b3e      	ldr	r3, [pc, #248]	; (8002ad0 <HAL_RCC_GetSysClockFreq+0x140>)
 80029d6:	5c9b      	ldrb	r3, [r3, r2]
 80029d8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80029da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029dc:	0d9a      	lsrs	r2, r3, #22
 80029de:	2303      	movs	r3, #3
 80029e0:	4013      	ands	r3, r2
 80029e2:	3301      	adds	r3, #1
 80029e4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029e6:	4b36      	ldr	r3, [pc, #216]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x130>)
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	025b      	lsls	r3, r3, #9
 80029ee:	4013      	ands	r3, r2
 80029f0:	d019      	beq.n	8002a26 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80029f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f4:	61bb      	str	r3, [r7, #24]
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
 80029fa:	4a34      	ldr	r2, [pc, #208]	; (8002acc <HAL_RCC_GetSysClockFreq+0x13c>)
 80029fc:	2300      	movs	r3, #0
 80029fe:	69b8      	ldr	r0, [r7, #24]
 8002a00:	69f9      	ldr	r1, [r7, #28]
 8002a02:	f7fd fc2d 	bl	8000260 <__aeabi_lmul>
 8002a06:	0003      	movs	r3, r0
 8002a08:	000c      	movs	r4, r1
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	0021      	movs	r1, r4
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f7fd fc01 	bl	8000220 <__aeabi_uldivmod>
 8002a1e:	0003      	movs	r3, r0
 8002a20:	000c      	movs	r4, r1
 8002a22:	637b      	str	r3, [r7, #52]	; 0x34
 8002a24:	e035      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x102>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a26:	4b26      	ldr	r3, [pc, #152]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x130>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2210      	movs	r2, #16
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d019      	beq.n	8002a64 <HAL_RCC_GetSysClockFreq+0xd4>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a32:	60bb      	str	r3, [r7, #8]
 8002a34:	2300      	movs	r3, #0
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	4a22      	ldr	r2, [pc, #136]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x134>)
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	68b8      	ldr	r0, [r7, #8]
 8002a3e:	68f9      	ldr	r1, [r7, #12]
 8002a40:	f7fd fc0e 	bl	8000260 <__aeabi_lmul>
 8002a44:	0003      	movs	r3, r0
 8002a46:	000c      	movs	r4, r1
 8002a48:	0018      	movs	r0, r3
 8002a4a:	0021      	movs	r1, r4
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	2300      	movs	r3, #0
 8002a52:	607b      	str	r3, [r7, #4]
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f7fd fbe2 	bl	8000220 <__aeabi_uldivmod>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	000c      	movs	r4, r1
 8002a60:	637b      	str	r3, [r7, #52]	; 0x34
 8002a62:	e016      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x102>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	0018      	movs	r0, r3
 8002a68:	2300      	movs	r3, #0
 8002a6a:	0019      	movs	r1, r3
 8002a6c:	4a16      	ldr	r2, [pc, #88]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0x138>)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f7fd fbf6 	bl	8000260 <__aeabi_lmul>
 8002a74:	0003      	movs	r3, r0
 8002a76:	000c      	movs	r4, r1
 8002a78:	0018      	movs	r0, r3
 8002a7a:	0021      	movs	r1, r4
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	001d      	movs	r5, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	001e      	movs	r6, r3
 8002a84:	002a      	movs	r2, r5
 8002a86:	0033      	movs	r3, r6
 8002a88:	f7fd fbca 	bl	8000220 <__aeabi_uldivmod>
 8002a8c:	0003      	movs	r3, r0
 8002a8e:	000c      	movs	r4, r1
 8002a90:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a94:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a96:	e00d      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002a98:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x130>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	0b5b      	lsrs	r3, r3, #13
 8002a9e:	2207      	movs	r2, #7
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	2280      	movs	r2, #128	; 0x80
 8002aaa:	0212      	lsls	r2, r2, #8
 8002aac:	409a      	lsls	r2, r3
 8002aae:	0013      	movs	r3, r2
 8002ab0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ab2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	b00f      	add	sp, #60	; 0x3c
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	003d0900 	.word	0x003d0900
 8002ac8:	00f42400 	.word	0x00f42400
 8002acc:	007a1200 	.word	0x007a1200
 8002ad0:	08004140 	.word	0x08004140

08002ad4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ad8:	4b02      	ldr	r3, [pc, #8]	; (8002ae4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ada:	681b      	ldr	r3, [r3, #0]
}
 8002adc:	0018      	movs	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	20000000 	.word	0x20000000

08002ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aec:	f7ff fff2 	bl	8002ad4 <HAL_RCC_GetHCLKFreq>
 8002af0:	0001      	movs	r1, r0
 8002af2:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	0a1b      	lsrs	r3, r3, #8
 8002af8:	2207      	movs	r2, #7
 8002afa:	4013      	ands	r3, r2
 8002afc:	4a04      	ldr	r2, [pc, #16]	; (8002b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	40d9      	lsrs	r1, r3
 8002b02:	000b      	movs	r3, r1
}
 8002b04:	0018      	movs	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	08004138 	.word	0x08004138

08002b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b18:	f7ff ffdc 	bl	8002ad4 <HAL_RCC_GetHCLKFreq>
 8002b1c:	0001      	movs	r1, r0
 8002b1e:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	0adb      	lsrs	r3, r3, #11
 8002b24:	2207      	movs	r2, #7
 8002b26:	4013      	ands	r3, r2
 8002b28:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b2a:	5cd3      	ldrb	r3, [r2, r3]
 8002b2c:	40d9      	lsrs	r1, r3
 8002b2e:	000b      	movs	r3, r1
}
 8002b30:	0018      	movs	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	08004138 	.word	0x08004138

08002b40 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002b48:	2317      	movs	r3, #23
 8002b4a:	18fb      	adds	r3, r7, r3
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2220      	movs	r2, #32
 8002b56:	4013      	ands	r3, r2
 8002b58:	d100      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002b5a:	e0c2      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b5c:	4b87      	ldr	r3, [pc, #540]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002b5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	055b      	lsls	r3, r3, #21
 8002b64:	4013      	ands	r3, r2
 8002b66:	d10a      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b68:	4b84      	ldr	r3, [pc, #528]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002b6a:	4a84      	ldr	r2, [pc, #528]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002b6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b6e:	2180      	movs	r1, #128	; 0x80
 8002b70:	0549      	lsls	r1, r1, #21
 8002b72:	430a      	orrs	r2, r1
 8002b74:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002b76:	2317      	movs	r3, #23
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7e:	4b80      	ldr	r3, [pc, #512]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4013      	ands	r3, r2
 8002b88:	d11a      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b8a:	4b7d      	ldr	r3, [pc, #500]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b8c:	4a7c      	ldr	r2, [pc, #496]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	2180      	movs	r1, #128	; 0x80
 8002b92:	0049      	lsls	r1, r1, #1
 8002b94:	430a      	orrs	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b98:	f7fe faca 	bl	8001130 <HAL_GetTick>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ba2:	f7fe fac5 	bl	8001130 <HAL_GetTick>
 8002ba6:	0002      	movs	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b64      	cmp	r3, #100	; 0x64
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e0df      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb4:	4b72      	ldr	r3, [pc, #456]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	2380      	movs	r3, #128	; 0x80
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002bc0:	4b6e      	ldr	r3, [pc, #440]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	23c0      	movs	r3, #192	; 0xc0
 8002bc6:	039b      	lsls	r3, r3, #14
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	23c0      	movs	r3, #192	; 0xc0
 8002bd2:	039b      	lsls	r3, r3, #14
 8002bd4:	401a      	ands	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d013      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	23c0      	movs	r3, #192	; 0xc0
 8002be2:	029b      	lsls	r3, r3, #10
 8002be4:	401a      	ands	r2, r3
 8002be6:	23c0      	movs	r3, #192	; 0xc0
 8002be8:	029b      	lsls	r3, r3, #10
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d10a      	bne.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002bee:	4b63      	ldr	r3, [pc, #396]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	; 0x80
 8002bf4:	029b      	lsls	r3, r3, #10
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	2380      	movs	r3, #128	; 0x80
 8002bfa:	029b      	lsls	r3, r3, #10
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0b7      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x234>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002c04:	4b5d      	ldr	r3, [pc, #372]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c08:	23c0      	movs	r3, #192	; 0xc0
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d03b      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	23c0      	movs	r3, #192	; 0xc0
 8002c1c:	029b      	lsls	r3, r3, #10
 8002c1e:	401a      	ands	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d033      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d02e      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c30:	4b52      	ldr	r3, [pc, #328]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c34:	4a53      	ldr	r2, [pc, #332]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c3a:	4b50      	ldr	r3, [pc, #320]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c3c:	4a4f      	ldr	r2, [pc, #316]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c3e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002c40:	2180      	movs	r1, #128	; 0x80
 8002c42:	0309      	lsls	r1, r1, #12
 8002c44:	430a      	orrs	r2, r1
 8002c46:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c48:	4b4c      	ldr	r3, [pc, #304]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c4a:	4a4c      	ldr	r2, [pc, #304]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002c4e:	494e      	ldr	r1, [pc, #312]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002c50:	400a      	ands	r2, r1
 8002c52:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002c54:	4b49      	ldr	r3, [pc, #292]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	2380      	movs	r3, #128	; 0x80
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	4013      	ands	r3, r2
 8002c62:	d014      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7fe fa64 	bl	8001130 <HAL_GetTick>
 8002c68:	0003      	movs	r3, r0
 8002c6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c6c:	e009      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c6e:	f7fe fa5f 	bl	8001130 <HAL_GetTick>
 8002c72:	0002      	movs	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	4a44      	ldr	r2, [pc, #272]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e078      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x234>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c82:	4b3e      	ldr	r3, [pc, #248]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c86:	2380      	movs	r3, #128	; 0x80
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d0ef      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	23c0      	movs	r3, #192	; 0xc0
 8002c94:	029b      	lsls	r3, r3, #10
 8002c96:	401a      	ands	r2, r3
 8002c98:	23c0      	movs	r3, #192	; 0xc0
 8002c9a:	029b      	lsls	r3, r3, #10
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d10b      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002ca0:	4a36      	ldr	r2, [pc, #216]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ca2:	4b36      	ldr	r3, [pc, #216]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	493a      	ldr	r1, [pc, #232]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ca8:	4019      	ands	r1, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6858      	ldr	r0, [r3, #4]
 8002cae:	23c0      	movs	r3, #192	; 0xc0
 8002cb0:	039b      	lsls	r3, r3, #14
 8002cb2:	4003      	ands	r3, r0
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	6013      	str	r3, [r2, #0]
 8002cb8:	4a30      	ldr	r2, [pc, #192]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cba:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cbc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6858      	ldr	r0, [r3, #4]
 8002cc2:	23c0      	movs	r3, #192	; 0xc0
 8002cc4:	029b      	lsls	r3, r3, #10
 8002cc6:	4003      	ands	r3, r0
 8002cc8:	430b      	orrs	r3, r1
 8002cca:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ccc:	2317      	movs	r3, #23
 8002cce:	18fb      	adds	r3, r7, r3
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d105      	bne.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd6:	4b29      	ldr	r3, [pc, #164]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cd8:	4a28      	ldr	r2, [pc, #160]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cdc:	492d      	ldr	r1, [pc, #180]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002cde:	400a      	ands	r2, r1
 8002ce0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d009      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cec:	4a23      	ldr	r2, [pc, #140]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cee:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf2:	2103      	movs	r1, #3
 8002cf4:	438b      	bics	r3, r1
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2202      	movs	r2, #2
 8002d06:	4013      	ands	r3, r2
 8002d08:	d009      	beq.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d0a:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d0c:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d10:	210c      	movs	r1, #12
 8002d12:	438b      	bics	r3, r1
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2204      	movs	r2, #4
 8002d24:	4013      	ands	r3, r2
 8002d26:	d008      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d28:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d2a:	4b14      	ldr	r3, [pc, #80]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2e:	491a      	ldr	r1, [pc, #104]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d30:	4019      	ands	r1, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	430b      	orrs	r3, r1
 8002d38:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2208      	movs	r2, #8
 8002d40:	4013      	ands	r3, r2
 8002d42:	d008      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d44:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4a:	4914      	ldr	r1, [pc, #80]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002d4c:	4019      	ands	r1, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	430b      	orrs	r3, r1
 8002d54:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2280      	movs	r2, #128	; 0x80
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d008      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002d60:	4a06      	ldr	r2, [pc, #24]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d62:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d66:	490e      	ldr	r1, [pc, #56]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d68:	4019      	ands	r1, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	430b      	orrs	r3, r1
 8002d70:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b006      	add	sp, #24
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40007000 	.word	0x40007000
 8002d84:	fffcffff 	.word	0xfffcffff
 8002d88:	fff7ffff 	.word	0xfff7ffff
 8002d8c:	00001388 	.word	0x00001388
 8002d90:	ffcfffff 	.word	0xffcfffff
 8002d94:	efffffff 	.word	0xefffffff
 8002d98:	fffff3ff 	.word	0xfffff3ff
 8002d9c:	ffffcfff 	.word	0xffffcfff
 8002da0:	fff3ffff 	.word	0xfff3ffff

08002da4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e044      	b.n	8002e40 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d107      	bne.n	8002dce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2274      	movs	r2, #116	; 0x74
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f7fe f8d1 	bl	8000f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2224      	movs	r2, #36	; 0x24
 8002dd2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	2101      	movs	r1, #1
 8002de0:	438a      	bics	r2, r1
 8002de2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f000 fb58 	bl	800349c <UART_SetConfig>
 8002dec:	0003      	movs	r3, r0
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e024      	b.n	8002e40 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 fdef 	bl	80039e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6812      	ldr	r2, [r2, #0]
 8002e0e:	6852      	ldr	r2, [r2, #4]
 8002e10:	490d      	ldr	r1, [pc, #52]	; (8002e48 <HAL_UART_Init+0xa4>)
 8002e12:	400a      	ands	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6812      	ldr	r2, [r2, #0]
 8002e1e:	6892      	ldr	r2, [r2, #8]
 8002e20:	212a      	movs	r1, #42	; 0x2a
 8002e22:	438a      	bics	r2, r1
 8002e24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6812      	ldr	r2, [r2, #0]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	2101      	movs	r1, #1
 8002e32:	430a      	orrs	r2, r1
 8002e34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f000 fe7f 	bl	8003b3c <UART_CheckIdleState>
 8002e3e:	0003      	movs	r3, r0
}
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	b002      	add	sp, #8
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	ffffb7ff 	.word	0xffffb7ff

08002e4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	; 0x28
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	1dbb      	adds	r3, r7, #6
 8002e5a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e60:	2b20      	cmp	r3, #32
 8002e62:	d000      	beq.n	8002e66 <HAL_UART_Transmit+0x1a>
 8002e64:	e094      	b.n	8002f90 <HAL_UART_Transmit+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_UART_Transmit+0x28>
 8002e6c:	1dbb      	adds	r3, r7, #6
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e08c      	b.n	8002f92 <HAL_UART_Transmit+0x146>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	2380      	movs	r3, #128	; 0x80
 8002e7e:	015b      	lsls	r3, r3, #5
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d109      	bne.n	8002e98 <HAL_UART_Transmit+0x4c>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d105      	bne.n	8002e98 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4013      	ands	r3, r2
 8002e92:	d001      	beq.n	8002e98 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e07c      	b.n	8002f92 <HAL_UART_Transmit+0x146>
      }
    }

    __HAL_LOCK(huart);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2274      	movs	r2, #116	; 0x74
 8002e9c:	5c9b      	ldrb	r3, [r3, r2]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d101      	bne.n	8002ea6 <HAL_UART_Transmit+0x5a>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e075      	b.n	8002f92 <HAL_UART_Transmit+0x146>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2274      	movs	r2, #116	; 0x74
 8002eaa:	2101      	movs	r1, #1
 8002eac:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2280      	movs	r2, #128	; 0x80
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2221      	movs	r2, #33	; 0x21
 8002eba:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ebc:	f7fe f938 	bl	8001130 <HAL_GetTick>
 8002ec0:	0003      	movs	r3, r0
 8002ec2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1dba      	adds	r2, r7, #6
 8002ec8:	2150      	movs	r1, #80	; 0x50
 8002eca:	8812      	ldrh	r2, [r2, #0]
 8002ecc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	1dba      	adds	r2, r7, #6
 8002ed2:	2152      	movs	r1, #82	; 0x52
 8002ed4:	8812      	ldrh	r2, [r2, #0]
 8002ed6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	015b      	lsls	r3, r3, #5
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d108      	bne.n	8002ef6 <HAL_UART_Transmit+0xaa>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d104      	bne.n	8002ef6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e003      	b.n	8002efe <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2274      	movs	r2, #116	; 0x74
 8002f02:	2100      	movs	r1, #0
 8002f04:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002f06:	e02b      	b.n	8002f60 <HAL_UART_Transmit+0x114>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	0013      	movs	r3, r2
 8002f12:	2200      	movs	r2, #0
 8002f14:	2180      	movs	r1, #128	; 0x80
 8002f16:	f000 fe5b 	bl	8003bd0 <UART_WaitOnFlagUntilTimeout>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e037      	b.n	8002f92 <HAL_UART_Transmit+0x146>
      }
      if (pdata8bits == NULL)
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10a      	bne.n	8002f3e <HAL_UART_Transmit+0xf2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	8812      	ldrh	r2, [r2, #0]
 8002f30:	05d2      	lsls	r2, r2, #23
 8002f32:	0dd2      	lsrs	r2, r2, #23
 8002f34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	3302      	adds	r3, #2
 8002f3a:	61bb      	str	r3, [r7, #24]
 8002f3c:	e007      	b.n	8002f4e <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	69fa      	ldr	r2, [r7, #28]
 8002f44:	7812      	ldrb	r2, [r2, #0]
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2252      	movs	r2, #82	; 0x52
 8002f52:	5a9b      	ldrh	r3, [r3, r2]
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b299      	uxth	r1, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2252      	movs	r2, #82	; 0x52
 8002f5e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2252      	movs	r2, #82	; 0x52
 8002f64:	5a9b      	ldrh	r3, [r3, r2]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1cd      	bne.n	8002f08 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	0013      	movs	r3, r2
 8002f76:	2200      	movs	r2, #0
 8002f78:	2140      	movs	r1, #64	; 0x40
 8002f7a:	f000 fe29 	bl	8003bd0 <UART_WaitOnFlagUntilTimeout>
 8002f7e:	1e03      	subs	r3, r0, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_UART_Transmit+0x13a>
    {
      return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e005      	b.n	8002f92 <HAL_UART_Transmit+0x146>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2220      	movs	r2, #32
 8002f8a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	e000      	b.n	8002f92 <HAL_UART_Transmit+0x146>
  }
  else
  {
    return HAL_BUSY;
 8002f90:	2302      	movs	r3, #2
  }
}
 8002f92:	0018      	movs	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b008      	add	sp, #32
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	1dbb      	adds	r3, r7, #6
 8002fa8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fae:	2b20      	cmp	r3, #32
 8002fb0:	d144      	bne.n	800303c <HAL_UART_Receive_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_UART_Receive_IT+0x24>
 8002fb8:	1dbb      	adds	r3, r7, #6
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e03c      	b.n	800303e <HAL_UART_Receive_IT+0xa2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	2380      	movs	r3, #128	; 0x80
 8002fca:	015b      	lsls	r3, r3, #5
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d109      	bne.n	8002fe4 <HAL_UART_Receive_IT+0x48>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d105      	bne.n	8002fe4 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d001      	beq.n	8002fe4 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e02c      	b.n	800303e <HAL_UART_Receive_IT+0xa2>
      }
    }

    __HAL_LOCK(huart);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2274      	movs	r2, #116	; 0x74
 8002fe8:	5c9b      	ldrb	r3, [r3, r2]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_UART_Receive_IT+0x56>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e025      	b.n	800303e <HAL_UART_Receive_IT+0xa2>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2274      	movs	r2, #116	; 0x74
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a10      	ldr	r2, [pc, #64]	; (8003048 <HAL_UART_Receive_IT+0xac>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00f      	beq.n	800302a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	2380      	movs	r3, #128	; 0x80
 8003012:	041b      	lsls	r3, r3, #16
 8003014:	4013      	ands	r3, r2
 8003016:	d008      	beq.n	800302a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	2180      	movs	r1, #128	; 0x80
 8003024:	04c9      	lsls	r1, r1, #19
 8003026:	430a      	orrs	r2, r1
 8003028:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800302a:	1dbb      	adds	r3, r7, #6
 800302c:	881a      	ldrh	r2, [r3, #0]
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	0018      	movs	r0, r3
 8003034:	f000 fe4a 	bl	8003ccc <UART_Start_Receive_IT>
 8003038:	0003      	movs	r3, r0
 800303a:	e000      	b.n	800303e <HAL_UART_Receive_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800303c:	2302      	movs	r3, #2
  }
}
 800303e:	0018      	movs	r0, r3
 8003040:	46bd      	mov	sp, r7
 8003042:	b004      	add	sp, #16
 8003044:	bd80      	pop	{r7, pc}
 8003046:	46c0      	nop			; (mov r8, r8)
 8003048:	40004800 	.word	0x40004800

0800304c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	4ab7      	ldr	r2, [pc, #732]	; (800334c <HAL_UART_IRQHandler+0x300>)
 8003070:	4013      	ands	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d112      	bne.n	80030a0 <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	2220      	movs	r2, #32
 800307e:	4013      	ands	r3, r2
 8003080:	d00e      	beq.n	80030a0 <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2220      	movs	r2, #32
 8003086:	4013      	ands	r3, r2
 8003088:	d00a      	beq.n	80030a0 <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800308e:	2b00      	cmp	r3, #0
 8003090:	d100      	bne.n	8003094 <HAL_UART_IRQHandler+0x48>
 8003092:	e1d8      	b.n	8003446 <HAL_UART_IRQHandler+0x3fa>
      {
        huart->RxISR(huart);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	0010      	movs	r0, r2
 800309c:	4798      	blx	r3
      }
      return;
 800309e:	e1d2      	b.n	8003446 <HAL_UART_IRQHandler+0x3fa>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d100      	bne.n	80030a8 <HAL_UART_IRQHandler+0x5c>
 80030a6:	e0d9      	b.n	800325c <HAL_UART_IRQHandler+0x210>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	2201      	movs	r2, #1
 80030ac:	4013      	ands	r3, r2
 80030ae:	d104      	bne.n	80030ba <HAL_UART_IRQHandler+0x6e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	4aa7      	ldr	r2, [pc, #668]	; (8003350 <HAL_UART_IRQHandler+0x304>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	d100      	bne.n	80030ba <HAL_UART_IRQHandler+0x6e>
 80030b8:	e0d0      	b.n	800325c <HAL_UART_IRQHandler+0x210>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	2201      	movs	r2, #1
 80030be:	4013      	ands	r3, r2
 80030c0:	d010      	beq.n	80030e4 <HAL_UART_IRQHandler+0x98>
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	4013      	ands	r3, r2
 80030ca:	d00b      	beq.n	80030e4 <HAL_UART_IRQHandler+0x98>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2201      	movs	r2, #1
 80030d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2280      	movs	r2, #128	; 0x80
 80030d8:	589b      	ldr	r3, [r3, r2]
 80030da:	2201      	movs	r2, #1
 80030dc:	431a      	orrs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2180      	movs	r1, #128	; 0x80
 80030e2:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	2202      	movs	r2, #2
 80030e8:	4013      	ands	r3, r2
 80030ea:	d00f      	beq.n	800310c <HAL_UART_IRQHandler+0xc0>
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2201      	movs	r2, #1
 80030f0:	4013      	ands	r3, r2
 80030f2:	d00b      	beq.n	800310c <HAL_UART_IRQHandler+0xc0>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2202      	movs	r2, #2
 80030fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2280      	movs	r2, #128	; 0x80
 8003100:	589b      	ldr	r3, [r3, r2]
 8003102:	2204      	movs	r2, #4
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2180      	movs	r1, #128	; 0x80
 800310a:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2204      	movs	r2, #4
 8003110:	4013      	ands	r3, r2
 8003112:	d00f      	beq.n	8003134 <HAL_UART_IRQHandler+0xe8>
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2201      	movs	r2, #1
 8003118:	4013      	ands	r3, r2
 800311a:	d00b      	beq.n	8003134 <HAL_UART_IRQHandler+0xe8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2204      	movs	r2, #4
 8003122:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2280      	movs	r2, #128	; 0x80
 8003128:	589b      	ldr	r3, [r3, r2]
 800312a:	2202      	movs	r2, #2
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2180      	movs	r1, #128	; 0x80
 8003132:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	2208      	movs	r2, #8
 8003138:	4013      	ands	r3, r2
 800313a:	d013      	beq.n	8003164 <HAL_UART_IRQHandler+0x118>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	2220      	movs	r2, #32
 8003140:	4013      	ands	r3, r2
 8003142:	d103      	bne.n	800314c <HAL_UART_IRQHandler+0x100>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	2201      	movs	r2, #1
 8003148:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800314a:	d00b      	beq.n	8003164 <HAL_UART_IRQHandler+0x118>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2208      	movs	r2, #8
 8003152:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2280      	movs	r2, #128	; 0x80
 8003158:	589b      	ldr	r3, [r3, r2]
 800315a:	2208      	movs	r2, #8
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2180      	movs	r1, #128	; 0x80
 8003162:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003164:	69fa      	ldr	r2, [r7, #28]
 8003166:	2380      	movs	r3, #128	; 0x80
 8003168:	011b      	lsls	r3, r3, #4
 800316a:	4013      	ands	r3, r2
 800316c:	d011      	beq.n	8003192 <HAL_UART_IRQHandler+0x146>
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	2380      	movs	r3, #128	; 0x80
 8003172:	04db      	lsls	r3, r3, #19
 8003174:	4013      	ands	r3, r2
 8003176:	d00c      	beq.n	8003192 <HAL_UART_IRQHandler+0x146>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2280      	movs	r2, #128	; 0x80
 800317e:	0112      	lsls	r2, r2, #4
 8003180:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2280      	movs	r2, #128	; 0x80
 8003186:	589b      	ldr	r3, [r3, r2]
 8003188:	2220      	movs	r2, #32
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2180      	movs	r1, #128	; 0x80
 8003190:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2280      	movs	r2, #128	; 0x80
 8003196:	589b      	ldr	r3, [r3, r2]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d100      	bne.n	800319e <HAL_UART_IRQHandler+0x152>
 800319c:	e155      	b.n	800344a <HAL_UART_IRQHandler+0x3fe>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	2220      	movs	r2, #32
 80031a2:	4013      	ands	r3, r2
 80031a4:	d00c      	beq.n	80031c0 <HAL_UART_IRQHandler+0x174>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	2220      	movs	r2, #32
 80031aa:	4013      	ands	r3, r2
 80031ac:	d008      	beq.n	80031c0 <HAL_UART_IRQHandler+0x174>
      {
        if (huart->RxISR != NULL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d004      	beq.n	80031c0 <HAL_UART_IRQHandler+0x174>
        {
          huart->RxISR(huart);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	0010      	movs	r0, r2
 80031be:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2280      	movs	r2, #128	; 0x80
 80031c4:	589b      	ldr	r3, [r3, r2]
 80031c6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2240      	movs	r2, #64	; 0x40
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b40      	cmp	r3, #64	; 0x40
 80031d4:	d003      	beq.n	80031de <HAL_UART_IRQHandler+0x192>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2228      	movs	r2, #40	; 0x28
 80031da:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031dc:	d033      	beq.n	8003246 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f000 fe01 	bl	8003de8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2240      	movs	r2, #64	; 0x40
 80031ee:	4013      	ands	r3, r2
 80031f0:	2b40      	cmp	r3, #64	; 0x40
 80031f2:	d123      	bne.n	800323c <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6812      	ldr	r2, [r2, #0]
 80031fc:	6892      	ldr	r2, [r2, #8]
 80031fe:	2140      	movs	r1, #64	; 0x40
 8003200:	438a      	bics	r2, r1
 8003202:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003208:	2b00      	cmp	r3, #0
 800320a:	d012      	beq.n	8003232 <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003210:	4a50      	ldr	r2, [pc, #320]	; (8003354 <HAL_UART_IRQHandler+0x308>)
 8003212:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003218:	0018      	movs	r0, r3
 800321a:	f7fe fd2a 	bl	8001c72 <HAL_DMA_Abort_IT>
 800321e:	1e03      	subs	r3, r0, #0
 8003220:	d01a      	beq.n	8003258 <HAL_UART_IRQHandler+0x20c>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322c:	0018      	movs	r0, r3
 800322e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003230:	e012      	b.n	8003258 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	0018      	movs	r0, r3
 8003236:	f000 f91d 	bl	8003474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800323a:	e00d      	b.n	8003258 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	0018      	movs	r0, r3
 8003240:	f000 f918 	bl	8003474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003244:	e008      	b.n	8003258 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0018      	movs	r0, r3
 800324a:	f000 f913 	bl	8003474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2280      	movs	r2, #128	; 0x80
 8003252:	2100      	movs	r1, #0
 8003254:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003256:	e0f8      	b.n	800344a <HAL_UART_IRQHandler+0x3fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003258:	46c0      	nop			; (mov r8, r8)
    return;
 800325a:	e0f6      	b.n	800344a <HAL_UART_IRQHandler+0x3fe>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003260:	2b01      	cmp	r3, #1
 8003262:	d000      	beq.n	8003266 <HAL_UART_IRQHandler+0x21a>
 8003264:	e0bb      	b.n	80033de <HAL_UART_IRQHandler+0x392>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	2210      	movs	r2, #16
 800326a:	4013      	ands	r3, r2
 800326c:	d100      	bne.n	8003270 <HAL_UART_IRQHandler+0x224>
 800326e:	e0b6      	b.n	80033de <HAL_UART_IRQHandler+0x392>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2210      	movs	r2, #16
 8003274:	4013      	ands	r3, r2
 8003276:	d100      	bne.n	800327a <HAL_UART_IRQHandler+0x22e>
 8003278:	e0b1      	b.n	80033de <HAL_UART_IRQHandler+0x392>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2210      	movs	r2, #16
 8003280:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2240      	movs	r2, #64	; 0x40
 800328a:	4013      	ands	r3, r2
 800328c:	2b40      	cmp	r3, #64	; 0x40
 800328e:	d165      	bne.n	800335c <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	230a      	movs	r3, #10
 800329a:	18fb      	adds	r3, r7, r3
 800329c:	801a      	strh	r2, [r3, #0]
      if (  (nb_remaining_rx_data > 0U)
 800329e:	230a      	movs	r3, #10
 80032a0:	18fb      	adds	r3, r7, r3
 80032a2:	881b      	ldrh	r3, [r3, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d100      	bne.n	80032aa <HAL_UART_IRQHandler+0x25e>
 80032a8:	e0d1      	b.n	800344e <HAL_UART_IRQHandler+0x402>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2258      	movs	r2, #88	; 0x58
 80032ae:	5a9b      	ldrh	r3, [r3, r2]
 80032b0:	220a      	movs	r2, #10
 80032b2:	18ba      	adds	r2, r7, r2
 80032b4:	8812      	ldrh	r2, [r2, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d300      	bcc.n	80032bc <HAL_UART_IRQHandler+0x270>
 80032ba:	e0c8      	b.n	800344e <HAL_UART_IRQHandler+0x402>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	220a      	movs	r2, #10
 80032c0:	18ba      	adds	r2, r7, r2
 80032c2:	215a      	movs	r1, #90	; 0x5a
 80032c4:	8812      	ldrh	r2, [r2, #0]
 80032c6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2220      	movs	r2, #32
 80032d2:	4013      	ands	r3, r2
 80032d4:	d12a      	bne.n	800332c <HAL_UART_IRQHandler+0x2e0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6812      	ldr	r2, [r2, #0]
 80032de:	6812      	ldr	r2, [r2, #0]
 80032e0:	491d      	ldr	r1, [pc, #116]	; (8003358 <HAL_UART_IRQHandler+0x30c>)
 80032e2:	400a      	ands	r2, r1
 80032e4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6812      	ldr	r2, [r2, #0]
 80032ee:	6892      	ldr	r2, [r2, #8]
 80032f0:	2101      	movs	r1, #1
 80032f2:	438a      	bics	r2, r1
 80032f4:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6812      	ldr	r2, [r2, #0]
 80032fe:	6892      	ldr	r2, [r2, #8]
 8003300:	2140      	movs	r1, #64	; 0x40
 8003302:	438a      	bics	r2, r1
 8003304:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2220      	movs	r2, #32
 800330a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	6812      	ldr	r2, [r2, #0]
 800331c:	2110      	movs	r1, #16
 800331e:	438a      	bics	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003326:	0018      	movs	r0, r3
 8003328:	f7fe fc63 	bl	8001bf2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2258      	movs	r2, #88	; 0x58
 8003330:	5a9a      	ldrh	r2, [r3, r2]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	215a      	movs	r1, #90	; 0x5a
 8003336:	5a5b      	ldrh	r3, [r3, r1]
 8003338:	b29b      	uxth	r3, r3
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	b29a      	uxth	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	0011      	movs	r1, r2
 8003342:	0018      	movs	r0, r3
 8003344:	f000 f89e 	bl	8003484 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003348:	e081      	b.n	800344e <HAL_UART_IRQHandler+0x402>
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	0000080f 	.word	0x0000080f
 8003350:	04000120 	.word	0x04000120
 8003354:	08003e49 	.word	0x08003e49
 8003358:	fffffeff 	.word	0xfffffeff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2258      	movs	r2, #88	; 0x58
 8003360:	5a99      	ldrh	r1, [r3, r2]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	225a      	movs	r2, #90	; 0x5a
 8003366:	5a9b      	ldrh	r3, [r3, r2]
 8003368:	b29a      	uxth	r2, r3
 800336a:	2308      	movs	r3, #8
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	1a8a      	subs	r2, r1, r2
 8003370:	801a      	strh	r2, [r3, #0]
      if (  (huart->RxXferCount > 0U)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	225a      	movs	r2, #90	; 0x5a
 8003376:	5a9b      	ldrh	r3, [r3, r2]
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d100      	bne.n	8003380 <HAL_UART_IRQHandler+0x334>
 800337e:	e068      	b.n	8003452 <HAL_UART_IRQHandler+0x406>
          &&(nb_rx_data > 0U) )
 8003380:	2308      	movs	r3, #8
 8003382:	18fb      	adds	r3, r7, r3
 8003384:	881b      	ldrh	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d063      	beq.n	8003452 <HAL_UART_IRQHandler+0x406>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6812      	ldr	r2, [r2, #0]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	4932      	ldr	r1, [pc, #200]	; (8003460 <HAL_UART_IRQHandler+0x414>)
 8003396:	400a      	ands	r2, r1
 8003398:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	6892      	ldr	r2, [r2, #8]
 80033a4:	2101      	movs	r1, #1
 80033a6:	438a      	bics	r2, r1
 80033a8:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6812      	ldr	r2, [r2, #0]
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	2110      	movs	r1, #16
 80033c8:	438a      	bics	r2, r1
 80033ca:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033cc:	2308      	movs	r3, #8
 80033ce:	18fb      	adds	r3, r7, r3
 80033d0:	881a      	ldrh	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	0011      	movs	r1, r2
 80033d6:	0018      	movs	r0, r3
 80033d8:	f000 f854 	bl	8003484 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80033dc:	e039      	b.n	8003452 <HAL_UART_IRQHandler+0x406>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	2380      	movs	r3, #128	; 0x80
 80033e2:	035b      	lsls	r3, r3, #13
 80033e4:	4013      	ands	r3, r2
 80033e6:	d00e      	beq.n	8003406 <HAL_UART_IRQHandler+0x3ba>
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	2380      	movs	r3, #128	; 0x80
 80033ec:	03db      	lsls	r3, r3, #15
 80033ee:	4013      	ands	r3, r2
 80033f0:	d009      	beq.n	8003406 <HAL_UART_IRQHandler+0x3ba>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2280      	movs	r2, #128	; 0x80
 80033f8:	0352      	lsls	r2, r2, #13
 80033fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	0018      	movs	r0, r3
 8003400:	f000 fe40 	bl	8004084 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003404:	e028      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	2280      	movs	r2, #128	; 0x80
 800340a:	4013      	ands	r3, r2
 800340c:	d00d      	beq.n	800342a <HAL_UART_IRQHandler+0x3de>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	2280      	movs	r2, #128	; 0x80
 8003412:	4013      	ands	r3, r2
 8003414:	d009      	beq.n	800342a <HAL_UART_IRQHandler+0x3de>
  {
    if (huart->TxISR != NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800341a:	2b00      	cmp	r3, #0
 800341c:	d01b      	beq.n	8003456 <HAL_UART_IRQHandler+0x40a>
    {
      huart->TxISR(huart);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	0010      	movs	r0, r2
 8003426:	4798      	blx	r3
    }
    return;
 8003428:	e015      	b.n	8003456 <HAL_UART_IRQHandler+0x40a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	2240      	movs	r2, #64	; 0x40
 800342e:	4013      	ands	r3, r2
 8003430:	d012      	beq.n	8003458 <HAL_UART_IRQHandler+0x40c>
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	2240      	movs	r2, #64	; 0x40
 8003436:	4013      	ands	r3, r2
 8003438:	d00e      	beq.n	8003458 <HAL_UART_IRQHandler+0x40c>
  {
    UART_EndTransmit_IT(huart);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	0018      	movs	r0, r3
 800343e:	f000 fd1a 	bl	8003e76 <UART_EndTransmit_IT>
    return;
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	e008      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
      return;
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	e006      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
    return;
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	e004      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
      return;
 800344e:	46c0      	nop			; (mov r8, r8)
 8003450:	e002      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
      return;
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	e000      	b.n	8003458 <HAL_UART_IRQHandler+0x40c>
    return;
 8003456:	46c0      	nop			; (mov r8, r8)
  }

}
 8003458:	46bd      	mov	sp, r7
 800345a:	b008      	add	sp, #32
 800345c:	bd80      	pop	{r7, pc}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	fffffedf 	.word	0xfffffedf

08003464 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800346c:	46c0      	nop			; (mov r8, r8)
 800346e:	46bd      	mov	sp, r7
 8003470:	b002      	add	sp, #8
 8003472:	bd80      	pop	{r7, pc}

08003474 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800347c:	46c0      	nop			; (mov r8, r8)
 800347e:	46bd      	mov	sp, r7
 8003480:	b002      	add	sp, #8
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	000a      	movs	r2, r1
 800348e:	1cbb      	adds	r3, r7, #2
 8003490:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003492:	46c0      	nop			; (mov r8, r8)
 8003494:	46bd      	mov	sp, r7
 8003496:	b002      	add	sp, #8
 8003498:	bd80      	pop	{r7, pc}
	...

0800349c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800349c:	b5b0      	push	{r4, r5, r7, lr}
 800349e:	b08e      	sub	sp, #56	; 0x38
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034a4:	231a      	movs	r3, #26
 80034a6:	2218      	movs	r2, #24
 80034a8:	4694      	mov	ip, r2
 80034aa:	44bc      	add	ip, r7
 80034ac:	4463      	add	r3, ip
 80034ae:	2200      	movs	r2, #0
 80034b0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	431a      	orrs	r2, r3
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69fa      	ldr	r2, [r7, #28]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	49ca      	ldr	r1, [pc, #808]	; (8003800 <UART_SetConfig+0x364>)
 80034d6:	4011      	ands	r1, r2
 80034d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034da:	430a      	orrs	r2, r1
 80034dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	69fa      	ldr	r2, [r7, #28]
 80034e4:	6812      	ldr	r2, [r2, #0]
 80034e6:	6852      	ldr	r2, [r2, #4]
 80034e8:	49c6      	ldr	r1, [pc, #792]	; (8003804 <UART_SetConfig+0x368>)
 80034ea:	4011      	ands	r1, r2
 80034ec:	69fa      	ldr	r2, [r7, #28]
 80034ee:	68d2      	ldr	r2, [r2, #12]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4ac2      	ldr	r2, [pc, #776]	; (8003808 <UART_SetConfig+0x36c>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d004      	beq.n	800350e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	6a1b      	ldr	r3, [r3, #32]
 8003508:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800350a:	4313      	orrs	r3, r2
 800350c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69fa      	ldr	r2, [r7, #28]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	6892      	ldr	r2, [r2, #8]
 8003518:	49bc      	ldr	r1, [pc, #752]	; (800380c <UART_SetConfig+0x370>)
 800351a:	4011      	ands	r1, r2
 800351c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800351e:	430a      	orrs	r2, r1
 8003520:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4aba      	ldr	r2, [pc, #744]	; (8003810 <UART_SetConfig+0x374>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d134      	bne.n	8003596 <UART_SetConfig+0xfa>
 800352c:	4bb9      	ldr	r3, [pc, #740]	; (8003814 <UART_SetConfig+0x378>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003530:	2203      	movs	r2, #3
 8003532:	4013      	ands	r3, r2
 8003534:	2b01      	cmp	r3, #1
 8003536:	d015      	beq.n	8003564 <UART_SetConfig+0xc8>
 8003538:	d304      	bcc.n	8003544 <UART_SetConfig+0xa8>
 800353a:	2b02      	cmp	r3, #2
 800353c:	d00a      	beq.n	8003554 <UART_SetConfig+0xb8>
 800353e:	2b03      	cmp	r3, #3
 8003540:	d018      	beq.n	8003574 <UART_SetConfig+0xd8>
 8003542:	e01f      	b.n	8003584 <UART_SetConfig+0xe8>
 8003544:	231b      	movs	r3, #27
 8003546:	2218      	movs	r2, #24
 8003548:	4694      	mov	ip, r2
 800354a:	44bc      	add	ip, r7
 800354c:	4463      	add	r3, ip
 800354e:	2201      	movs	r2, #1
 8003550:	701a      	strb	r2, [r3, #0]
 8003552:	e0ab      	b.n	80036ac <UART_SetConfig+0x210>
 8003554:	231b      	movs	r3, #27
 8003556:	2218      	movs	r2, #24
 8003558:	4694      	mov	ip, r2
 800355a:	44bc      	add	ip, r7
 800355c:	4463      	add	r3, ip
 800355e:	2202      	movs	r2, #2
 8003560:	701a      	strb	r2, [r3, #0]
 8003562:	e0a3      	b.n	80036ac <UART_SetConfig+0x210>
 8003564:	231b      	movs	r3, #27
 8003566:	2218      	movs	r2, #24
 8003568:	4694      	mov	ip, r2
 800356a:	44bc      	add	ip, r7
 800356c:	4463      	add	r3, ip
 800356e:	2204      	movs	r2, #4
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e09b      	b.n	80036ac <UART_SetConfig+0x210>
 8003574:	231b      	movs	r3, #27
 8003576:	2218      	movs	r2, #24
 8003578:	4694      	mov	ip, r2
 800357a:	44bc      	add	ip, r7
 800357c:	4463      	add	r3, ip
 800357e:	2208      	movs	r2, #8
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e093      	b.n	80036ac <UART_SetConfig+0x210>
 8003584:	231b      	movs	r3, #27
 8003586:	2218      	movs	r2, #24
 8003588:	4694      	mov	ip, r2
 800358a:	44bc      	add	ip, r7
 800358c:	4463      	add	r3, ip
 800358e:	2210      	movs	r2, #16
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	e08a      	b.n	80036ac <UART_SetConfig+0x210>
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a9f      	ldr	r2, [pc, #636]	; (8003818 <UART_SetConfig+0x37c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d137      	bne.n	8003610 <UART_SetConfig+0x174>
 80035a0:	4b9c      	ldr	r3, [pc, #624]	; (8003814 <UART_SetConfig+0x378>)
 80035a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a4:	220c      	movs	r2, #12
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d018      	beq.n	80035de <UART_SetConfig+0x142>
 80035ac:	d802      	bhi.n	80035b4 <UART_SetConfig+0x118>
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <UART_SetConfig+0x122>
 80035b2:	e024      	b.n	80035fe <UART_SetConfig+0x162>
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d00a      	beq.n	80035ce <UART_SetConfig+0x132>
 80035b8:	2b0c      	cmp	r3, #12
 80035ba:	d018      	beq.n	80035ee <UART_SetConfig+0x152>
 80035bc:	e01f      	b.n	80035fe <UART_SetConfig+0x162>
 80035be:	231b      	movs	r3, #27
 80035c0:	2218      	movs	r2, #24
 80035c2:	4694      	mov	ip, r2
 80035c4:	44bc      	add	ip, r7
 80035c6:	4463      	add	r3, ip
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]
 80035cc:	e06e      	b.n	80036ac <UART_SetConfig+0x210>
 80035ce:	231b      	movs	r3, #27
 80035d0:	2218      	movs	r2, #24
 80035d2:	4694      	mov	ip, r2
 80035d4:	44bc      	add	ip, r7
 80035d6:	4463      	add	r3, ip
 80035d8:	2202      	movs	r2, #2
 80035da:	701a      	strb	r2, [r3, #0]
 80035dc:	e066      	b.n	80036ac <UART_SetConfig+0x210>
 80035de:	231b      	movs	r3, #27
 80035e0:	2218      	movs	r2, #24
 80035e2:	4694      	mov	ip, r2
 80035e4:	44bc      	add	ip, r7
 80035e6:	4463      	add	r3, ip
 80035e8:	2204      	movs	r2, #4
 80035ea:	701a      	strb	r2, [r3, #0]
 80035ec:	e05e      	b.n	80036ac <UART_SetConfig+0x210>
 80035ee:	231b      	movs	r3, #27
 80035f0:	2218      	movs	r2, #24
 80035f2:	4694      	mov	ip, r2
 80035f4:	44bc      	add	ip, r7
 80035f6:	4463      	add	r3, ip
 80035f8:	2208      	movs	r2, #8
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e056      	b.n	80036ac <UART_SetConfig+0x210>
 80035fe:	231b      	movs	r3, #27
 8003600:	2218      	movs	r2, #24
 8003602:	4694      	mov	ip, r2
 8003604:	44bc      	add	ip, r7
 8003606:	4463      	add	r3, ip
 8003608:	2210      	movs	r2, #16
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	46c0      	nop			; (mov r8, r8)
 800360e:	e04d      	b.n	80036ac <UART_SetConfig+0x210>
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a7c      	ldr	r2, [pc, #496]	; (8003808 <UART_SetConfig+0x36c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d141      	bne.n	800369e <UART_SetConfig+0x202>
 800361a:	4b7e      	ldr	r3, [pc, #504]	; (8003814 <UART_SetConfig+0x378>)
 800361c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800361e:	23c0      	movs	r3, #192	; 0xc0
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	4013      	ands	r3, r2
 8003624:	2280      	movs	r2, #128	; 0x80
 8003626:	00d2      	lsls	r2, r2, #3
 8003628:	4293      	cmp	r3, r2
 800362a:	d01f      	beq.n	800366c <UART_SetConfig+0x1d0>
 800362c:	2280      	movs	r2, #128	; 0x80
 800362e:	00d2      	lsls	r2, r2, #3
 8003630:	4293      	cmp	r3, r2
 8003632:	d802      	bhi.n	800363a <UART_SetConfig+0x19e>
 8003634:	2b00      	cmp	r3, #0
 8003636:	d009      	beq.n	800364c <UART_SetConfig+0x1b0>
 8003638:	e028      	b.n	800368c <UART_SetConfig+0x1f0>
 800363a:	2280      	movs	r2, #128	; 0x80
 800363c:	0112      	lsls	r2, r2, #4
 800363e:	4293      	cmp	r3, r2
 8003640:	d00c      	beq.n	800365c <UART_SetConfig+0x1c0>
 8003642:	22c0      	movs	r2, #192	; 0xc0
 8003644:	0112      	lsls	r2, r2, #4
 8003646:	4293      	cmp	r3, r2
 8003648:	d018      	beq.n	800367c <UART_SetConfig+0x1e0>
 800364a:	e01f      	b.n	800368c <UART_SetConfig+0x1f0>
 800364c:	231b      	movs	r3, #27
 800364e:	2218      	movs	r2, #24
 8003650:	4694      	mov	ip, r2
 8003652:	44bc      	add	ip, r7
 8003654:	4463      	add	r3, ip
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e027      	b.n	80036ac <UART_SetConfig+0x210>
 800365c:	231b      	movs	r3, #27
 800365e:	2218      	movs	r2, #24
 8003660:	4694      	mov	ip, r2
 8003662:	44bc      	add	ip, r7
 8003664:	4463      	add	r3, ip
 8003666:	2202      	movs	r2, #2
 8003668:	701a      	strb	r2, [r3, #0]
 800366a:	e01f      	b.n	80036ac <UART_SetConfig+0x210>
 800366c:	231b      	movs	r3, #27
 800366e:	2218      	movs	r2, #24
 8003670:	4694      	mov	ip, r2
 8003672:	44bc      	add	ip, r7
 8003674:	4463      	add	r3, ip
 8003676:	2204      	movs	r2, #4
 8003678:	701a      	strb	r2, [r3, #0]
 800367a:	e017      	b.n	80036ac <UART_SetConfig+0x210>
 800367c:	231b      	movs	r3, #27
 800367e:	2218      	movs	r2, #24
 8003680:	4694      	mov	ip, r2
 8003682:	44bc      	add	ip, r7
 8003684:	4463      	add	r3, ip
 8003686:	2208      	movs	r2, #8
 8003688:	701a      	strb	r2, [r3, #0]
 800368a:	e00f      	b.n	80036ac <UART_SetConfig+0x210>
 800368c:	231b      	movs	r3, #27
 800368e:	2218      	movs	r2, #24
 8003690:	4694      	mov	ip, r2
 8003692:	44bc      	add	ip, r7
 8003694:	4463      	add	r3, ip
 8003696:	2210      	movs	r2, #16
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	e006      	b.n	80036ac <UART_SetConfig+0x210>
 800369e:	231b      	movs	r3, #27
 80036a0:	2218      	movs	r2, #24
 80036a2:	4694      	mov	ip, r2
 80036a4:	44bc      	add	ip, r7
 80036a6:	4463      	add	r3, ip
 80036a8:	2210      	movs	r2, #16
 80036aa:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a55      	ldr	r2, [pc, #340]	; (8003808 <UART_SetConfig+0x36c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d000      	beq.n	80036b8 <UART_SetConfig+0x21c>
 80036b6:	e085      	b.n	80037c4 <UART_SetConfig+0x328>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036b8:	231b      	movs	r3, #27
 80036ba:	2218      	movs	r2, #24
 80036bc:	4694      	mov	ip, r2
 80036be:	44bc      	add	ip, r7
 80036c0:	4463      	add	r3, ip
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d00d      	beq.n	80036e4 <UART_SetConfig+0x248>
 80036c8:	dc02      	bgt.n	80036d0 <UART_SetConfig+0x234>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <UART_SetConfig+0x23e>
 80036ce:	e01d      	b.n	800370c <UART_SetConfig+0x270>
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d012      	beq.n	80036fa <UART_SetConfig+0x25e>
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d015      	beq.n	8003704 <UART_SetConfig+0x268>
 80036d8:	e018      	b.n	800370c <UART_SetConfig+0x270>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036da:	f7ff fa05 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
 80036de:	0003      	movs	r3, r0
 80036e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036e2:	e01d      	b.n	8003720 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036e4:	4b4b      	ldr	r3, [pc, #300]	; (8003814 <UART_SetConfig+0x378>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2210      	movs	r2, #16
 80036ea:	4013      	ands	r3, r2
 80036ec:	d002      	beq.n	80036f4 <UART_SetConfig+0x258>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036ee:	4b4b      	ldr	r3, [pc, #300]	; (800381c <UART_SetConfig+0x380>)
 80036f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036f2:	e015      	b.n	8003720 <UART_SetConfig+0x284>
          pclk = (uint32_t) HSI_VALUE;
 80036f4:	4b4a      	ldr	r3, [pc, #296]	; (8003820 <UART_SetConfig+0x384>)
 80036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036f8:	e012      	b.n	8003720 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036fa:	f7ff f949 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 80036fe:	0003      	movs	r3, r0
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003702:	e00d      	b.n	8003720 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003704:	2380      	movs	r3, #128	; 0x80
 8003706:	021b      	lsls	r3, r3, #8
 8003708:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800370a:	e009      	b.n	8003720 <UART_SetConfig+0x284>
      default:
        pclk = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003710:	231a      	movs	r3, #26
 8003712:	2218      	movs	r2, #24
 8003714:	4694      	mov	ip, r2
 8003716:	44bc      	add	ip, r7
 8003718:	4463      	add	r3, ip
 800371a:	2201      	movs	r2, #1
 800371c:	701a      	strb	r2, [r3, #0]
        break;
 800371e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003722:	2b00      	cmp	r3, #0
 8003724:	d100      	bne.n	8003728 <UART_SetConfig+0x28c>
 8003726:	e143      	b.n	80039b0 <UART_SetConfig+0x514>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	0013      	movs	r3, r2
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	189a      	adds	r2, r3, r2
 8003732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003734:	429a      	cmp	r2, r3
 8003736:	d805      	bhi.n	8003744 <UART_SetConfig+0x2a8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	429a      	cmp	r2, r3
 8003742:	d207      	bcs.n	8003754 <UART_SetConfig+0x2b8>
      {
        ret = HAL_ERROR;
 8003744:	231a      	movs	r3, #26
 8003746:	2218      	movs	r2, #24
 8003748:	4694      	mov	ip, r2
 800374a:	44bc      	add	ip, r7
 800374c:	4463      	add	r3, ip
 800374e:	2201      	movs	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	e12d      	b.n	80039b0 <UART_SetConfig+0x514>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003756:	613b      	str	r3, [r7, #16]
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	6939      	ldr	r1, [r7, #16]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	000b      	movs	r3, r1
 8003762:	0e1b      	lsrs	r3, r3, #24
 8003764:	0010      	movs	r0, r2
 8003766:	0205      	lsls	r5, r0, #8
 8003768:	431d      	orrs	r5, r3
 800376a:	000b      	movs	r3, r1
 800376c:	021c      	lsls	r4, r3, #8
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	085b      	lsrs	r3, r3, #1
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	68b8      	ldr	r0, [r7, #8]
 800377c:	68f9      	ldr	r1, [r7, #12]
 800377e:	1900      	adds	r0, r0, r4
 8003780:	4169      	adcs	r1, r5
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	603b      	str	r3, [r7, #0]
 8003788:	2300      	movs	r3, #0
 800378a:	607b      	str	r3, [r7, #4]
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f7fc fd46 	bl	8000220 <__aeabi_uldivmod>
 8003794:	0003      	movs	r3, r0
 8003796:	000c      	movs	r4, r1
 8003798:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800379a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800379c:	4a21      	ldr	r2, [pc, #132]	; (8003824 <UART_SetConfig+0x388>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d908      	bls.n	80037b4 <UART_SetConfig+0x318>
 80037a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a4:	4a20      	ldr	r2, [pc, #128]	; (8003828 <UART_SetConfig+0x38c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d804      	bhi.n	80037b4 <UART_SetConfig+0x318>
        {
          huart->Instance->BRR = usartdiv;
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037b0:	60da      	str	r2, [r3, #12]
 80037b2:	e0fd      	b.n	80039b0 <UART_SetConfig+0x514>
        }
        else
        {
          ret = HAL_ERROR;
 80037b4:	231a      	movs	r3, #26
 80037b6:	2218      	movs	r2, #24
 80037b8:	4694      	mov	ip, r2
 80037ba:	44bc      	add	ip, r7
 80037bc:	4463      	add	r3, ip
 80037be:	2201      	movs	r2, #1
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	e0f5      	b.n	80039b0 <UART_SetConfig+0x514>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	69da      	ldr	r2, [r3, #28]
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d000      	beq.n	80037d2 <UART_SetConfig+0x336>
 80037d0:	e095      	b.n	80038fe <UART_SetConfig+0x462>
  {
    switch (clocksource)
 80037d2:	231b      	movs	r3, #27
 80037d4:	2218      	movs	r2, #24
 80037d6:	4694      	mov	ip, r2
 80037d8:	44bc      	add	ip, r7
 80037da:	4463      	add	r3, ip
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d83a      	bhi.n	8003858 <UART_SetConfig+0x3bc>
 80037e2:	009a      	lsls	r2, r3, #2
 80037e4:	4b11      	ldr	r3, [pc, #68]	; (800382c <UART_SetConfig+0x390>)
 80037e6:	18d3      	adds	r3, r2, r3
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037ec:	f7ff f97c 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
 80037f0:	0003      	movs	r3, r0
 80037f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037f4:	e03a      	b.n	800386c <UART_SetConfig+0x3d0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037f6:	f7ff f98d 	bl	8002b14 <HAL_RCC_GetPCLK2Freq>
 80037fa:	0003      	movs	r3, r0
 80037fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037fe:	e035      	b.n	800386c <UART_SetConfig+0x3d0>
 8003800:	efff69f3 	.word	0xefff69f3
 8003804:	ffffcfff 	.word	0xffffcfff
 8003808:	40004800 	.word	0x40004800
 800380c:	fffff4ff 	.word	0xfffff4ff
 8003810:	40013800 	.word	0x40013800
 8003814:	40021000 	.word	0x40021000
 8003818:	40004400 	.word	0x40004400
 800381c:	003d0900 	.word	0x003d0900
 8003820:	00f42400 	.word	0x00f42400
 8003824:	000002ff 	.word	0x000002ff
 8003828:	000fffff 	.word	0x000fffff
 800382c:	0800414c 	.word	0x0800414c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003830:	4b67      	ldr	r3, [pc, #412]	; (80039d0 <UART_SetConfig+0x534>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2210      	movs	r2, #16
 8003836:	4013      	ands	r3, r2
 8003838:	d002      	beq.n	8003840 <UART_SetConfig+0x3a4>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800383a:	4b66      	ldr	r3, [pc, #408]	; (80039d4 <UART_SetConfig+0x538>)
 800383c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800383e:	e015      	b.n	800386c <UART_SetConfig+0x3d0>
          pclk = (uint32_t) HSI_VALUE;
 8003840:	4b65      	ldr	r3, [pc, #404]	; (80039d8 <UART_SetConfig+0x53c>)
 8003842:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003844:	e012      	b.n	800386c <UART_SetConfig+0x3d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003846:	f7ff f8a3 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 800384a:	0003      	movs	r3, r0
 800384c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800384e:	e00d      	b.n	800386c <UART_SetConfig+0x3d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003850:	2380      	movs	r3, #128	; 0x80
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003856:	e009      	b.n	800386c <UART_SetConfig+0x3d0>
      default:
        pclk = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800385c:	231a      	movs	r3, #26
 800385e:	2218      	movs	r2, #24
 8003860:	4694      	mov	ip, r2
 8003862:	44bc      	add	ip, r7
 8003864:	4463      	add	r3, ip
 8003866:	2201      	movs	r2, #1
 8003868:	701a      	strb	r2, [r3, #0]
        break;
 800386a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800386c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800386e:	2b00      	cmp	r3, #0
 8003870:	d100      	bne.n	8003874 <UART_SetConfig+0x3d8>
 8003872:	e09d      	b.n	80039b0 <UART_SetConfig+0x514>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003876:	005a      	lsls	r2, r3, #1
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	085b      	lsrs	r3, r3, #1
 800387e:	18d2      	adds	r2, r2, r3
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	0019      	movs	r1, r3
 8003886:	0010      	movs	r0, r2
 8003888:	f7fc fc3e 	bl	8000108 <__udivsi3>
 800388c:	0003      	movs	r3, r0
 800388e:	b29b      	uxth	r3, r3
 8003890:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003894:	2b0f      	cmp	r3, #15
 8003896:	d92a      	bls.n	80038ee <UART_SetConfig+0x452>
 8003898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800389a:	4a50      	ldr	r2, [pc, #320]	; (80039dc <UART_SetConfig+0x540>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d826      	bhi.n	80038ee <UART_SetConfig+0x452>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	230e      	movs	r3, #14
 80038a6:	2118      	movs	r1, #24
 80038a8:	468c      	mov	ip, r1
 80038aa:	44bc      	add	ip, r7
 80038ac:	4463      	add	r3, ip
 80038ae:	210f      	movs	r1, #15
 80038b0:	438a      	bics	r2, r1
 80038b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b6:	085b      	lsrs	r3, r3, #1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2207      	movs	r2, #7
 80038bc:	4013      	ands	r3, r2
 80038be:	b299      	uxth	r1, r3
 80038c0:	230e      	movs	r3, #14
 80038c2:	2218      	movs	r2, #24
 80038c4:	4694      	mov	ip, r2
 80038c6:	44bc      	add	ip, r7
 80038c8:	4463      	add	r3, ip
 80038ca:	220e      	movs	r2, #14
 80038cc:	2018      	movs	r0, #24
 80038ce:	4684      	mov	ip, r0
 80038d0:	44bc      	add	ip, r7
 80038d2:	4462      	add	r2, ip
 80038d4:	8812      	ldrh	r2, [r2, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	220e      	movs	r2, #14
 80038e0:	2118      	movs	r1, #24
 80038e2:	468c      	mov	ip, r1
 80038e4:	44bc      	add	ip, r7
 80038e6:	4462      	add	r2, ip
 80038e8:	8812      	ldrh	r2, [r2, #0]
 80038ea:	60da      	str	r2, [r3, #12]
 80038ec:	e060      	b.n	80039b0 <UART_SetConfig+0x514>
      }
      else
      {
        ret = HAL_ERROR;
 80038ee:	231a      	movs	r3, #26
 80038f0:	2218      	movs	r2, #24
 80038f2:	4694      	mov	ip, r2
 80038f4:	44bc      	add	ip, r7
 80038f6:	4463      	add	r3, ip
 80038f8:	2201      	movs	r2, #1
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	e058      	b.n	80039b0 <UART_SetConfig+0x514>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038fe:	231b      	movs	r3, #27
 8003900:	2218      	movs	r2, #24
 8003902:	4694      	mov	ip, r2
 8003904:	44bc      	add	ip, r7
 8003906:	4463      	add	r3, ip
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	2b08      	cmp	r3, #8
 800390c:	d822      	bhi.n	8003954 <UART_SetConfig+0x4b8>
 800390e:	009a      	lsls	r2, r3, #2
 8003910:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <UART_SetConfig+0x544>)
 8003912:	18d3      	adds	r3, r2, r3
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003918:	f7ff f8e6 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
 800391c:	0003      	movs	r3, r0
 800391e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003920:	e022      	b.n	8003968 <UART_SetConfig+0x4cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003922:	f7ff f8f7 	bl	8002b14 <HAL_RCC_GetPCLK2Freq>
 8003926:	0003      	movs	r3, r0
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800392a:	e01d      	b.n	8003968 <UART_SetConfig+0x4cc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800392c:	4b28      	ldr	r3, [pc, #160]	; (80039d0 <UART_SetConfig+0x534>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2210      	movs	r2, #16
 8003932:	4013      	ands	r3, r2
 8003934:	d002      	beq.n	800393c <UART_SetConfig+0x4a0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003936:	4b27      	ldr	r3, [pc, #156]	; (80039d4 <UART_SetConfig+0x538>)
 8003938:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800393a:	e015      	b.n	8003968 <UART_SetConfig+0x4cc>
          pclk = (uint32_t) HSI_VALUE;
 800393c:	4b26      	ldr	r3, [pc, #152]	; (80039d8 <UART_SetConfig+0x53c>)
 800393e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003940:	e012      	b.n	8003968 <UART_SetConfig+0x4cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003942:	f7ff f825 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 8003946:	0003      	movs	r3, r0
 8003948:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800394a:	e00d      	b.n	8003968 <UART_SetConfig+0x4cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800394c:	2380      	movs	r3, #128	; 0x80
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003952:	e009      	b.n	8003968 <UART_SetConfig+0x4cc>
      default:
        pclk = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003958:	231a      	movs	r3, #26
 800395a:	2218      	movs	r2, #24
 800395c:	4694      	mov	ip, r2
 800395e:	44bc      	add	ip, r7
 8003960:	4463      	add	r3, ip
 8003962:	2201      	movs	r2, #1
 8003964:	701a      	strb	r2, [r3, #0]
        break;
 8003966:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800396a:	2b00      	cmp	r3, #0
 800396c:	d020      	beq.n	80039b0 <UART_SetConfig+0x514>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	085a      	lsrs	r2, r3, #1
 8003974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003976:	18d2      	adds	r2, r2, r3
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	0019      	movs	r1, r3
 800397e:	0010      	movs	r0, r2
 8003980:	f7fc fbc2 	bl	8000108 <__udivsi3>
 8003984:	0003      	movs	r3, r0
 8003986:	b29b      	uxth	r3, r3
 8003988:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800398a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800398c:	2b0f      	cmp	r3, #15
 800398e:	d908      	bls.n	80039a2 <UART_SetConfig+0x506>
 8003990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003992:	4a12      	ldr	r2, [pc, #72]	; (80039dc <UART_SetConfig+0x540>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d804      	bhi.n	80039a2 <UART_SetConfig+0x506>
      {
        huart->Instance->BRR = usartdiv;
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800399e:	60da      	str	r2, [r3, #12]
 80039a0:	e006      	b.n	80039b0 <UART_SetConfig+0x514>
      }
      else
      {
        ret = HAL_ERROR;
 80039a2:	231a      	movs	r3, #26
 80039a4:	2218      	movs	r2, #24
 80039a6:	4694      	mov	ip, r2
 80039a8:	44bc      	add	ip, r7
 80039aa:	4463      	add	r3, ip
 80039ac:	2201      	movs	r2, #1
 80039ae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	2200      	movs	r2, #0
 80039b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	2200      	movs	r2, #0
 80039ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80039bc:	231a      	movs	r3, #26
 80039be:	2218      	movs	r2, #24
 80039c0:	4694      	mov	ip, r2
 80039c2:	44bc      	add	ip, r7
 80039c4:	4463      	add	r3, ip
 80039c6:	781b      	ldrb	r3, [r3, #0]
}
 80039c8:	0018      	movs	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	b00e      	add	sp, #56	; 0x38
 80039ce:	bdb0      	pop	{r4, r5, r7, pc}
 80039d0:	40021000 	.word	0x40021000
 80039d4:	003d0900 	.word	0x003d0900
 80039d8:	00f42400 	.word	0x00f42400
 80039dc:	0000ffff 	.word	0x0000ffff
 80039e0:	08004170 	.word	0x08004170

080039e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f0:	2201      	movs	r2, #1
 80039f2:	4013      	ands	r3, r2
 80039f4:	d00a      	beq.n	8003a0c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	6852      	ldr	r2, [r2, #4]
 8003a00:	4945      	ldr	r1, [pc, #276]	; (8003b18 <UART_AdvFeatureConfig+0x134>)
 8003a02:	4011      	ands	r1, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	2202      	movs	r2, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	d00a      	beq.n	8003a2c <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	6852      	ldr	r2, [r2, #4]
 8003a20:	493e      	ldr	r1, [pc, #248]	; (8003b1c <UART_AdvFeatureConfig+0x138>)
 8003a22:	4011      	ands	r1, r2
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	2204      	movs	r2, #4
 8003a32:	4013      	ands	r3, r2
 8003a34:	d00a      	beq.n	8003a4c <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	6852      	ldr	r2, [r2, #4]
 8003a40:	4937      	ldr	r1, [pc, #220]	; (8003b20 <UART_AdvFeatureConfig+0x13c>)
 8003a42:	4011      	ands	r1, r2
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	2208      	movs	r2, #8
 8003a52:	4013      	ands	r3, r2
 8003a54:	d00a      	beq.n	8003a6c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	6852      	ldr	r2, [r2, #4]
 8003a60:	4930      	ldr	r1, [pc, #192]	; (8003b24 <UART_AdvFeatureConfig+0x140>)
 8003a62:	4011      	ands	r1, r2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	2210      	movs	r2, #16
 8003a72:	4013      	ands	r3, r2
 8003a74:	d00a      	beq.n	8003a8c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6812      	ldr	r2, [r2, #0]
 8003a7e:	6892      	ldr	r2, [r2, #8]
 8003a80:	4929      	ldr	r1, [pc, #164]	; (8003b28 <UART_AdvFeatureConfig+0x144>)
 8003a82:	4011      	ands	r1, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	2220      	movs	r2, #32
 8003a92:	4013      	ands	r3, r2
 8003a94:	d00a      	beq.n	8003aac <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6812      	ldr	r2, [r2, #0]
 8003a9e:	6892      	ldr	r2, [r2, #8]
 8003aa0:	4922      	ldr	r1, [pc, #136]	; (8003b2c <UART_AdvFeatureConfig+0x148>)
 8003aa2:	4011      	ands	r1, r2
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	2240      	movs	r2, #64	; 0x40
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	d01b      	beq.n	8003aee <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	6852      	ldr	r2, [r2, #4]
 8003ac0:	491b      	ldr	r1, [pc, #108]	; (8003b30 <UART_AdvFeatureConfig+0x14c>)
 8003ac2:	4011      	ands	r1, r2
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ad0:	2380      	movs	r3, #128	; 0x80
 8003ad2:	035b      	lsls	r3, r3, #13
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d10a      	bne.n	8003aee <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6812      	ldr	r2, [r2, #0]
 8003ae0:	6852      	ldr	r2, [r2, #4]
 8003ae2:	4914      	ldr	r1, [pc, #80]	; (8003b34 <UART_AdvFeatureConfig+0x150>)
 8003ae4:	4011      	ands	r1, r2
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003aea:	430a      	orrs	r2, r1
 8003aec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	2280      	movs	r2, #128	; 0x80
 8003af4:	4013      	ands	r3, r2
 8003af6:	d00a      	beq.n	8003b0e <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	6852      	ldr	r2, [r2, #4]
 8003b02:	490d      	ldr	r1, [pc, #52]	; (8003b38 <UART_AdvFeatureConfig+0x154>)
 8003b04:	4011      	ands	r1, r2
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
  }
}
 8003b0e:	46c0      	nop			; (mov r8, r8)
 8003b10:	46bd      	mov	sp, r7
 8003b12:	b002      	add	sp, #8
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	fffdffff 	.word	0xfffdffff
 8003b1c:	fffeffff 	.word	0xfffeffff
 8003b20:	fffbffff 	.word	0xfffbffff
 8003b24:	ffff7fff 	.word	0xffff7fff
 8003b28:	ffffefff 	.word	0xffffefff
 8003b2c:	ffffdfff 	.word	0xffffdfff
 8003b30:	ffefffff 	.word	0xffefffff
 8003b34:	ff9fffff 	.word	0xff9fffff
 8003b38:	fff7ffff 	.word	0xfff7ffff

08003b3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2280      	movs	r2, #128	; 0x80
 8003b48:	2100      	movs	r1, #0
 8003b4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b4c:	f7fd faf0 	bl	8001130 <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d10d      	bne.n	8003b7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	2380      	movs	r3, #128	; 0x80
 8003b66:	0399      	lsls	r1, r3, #14
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	4b18      	ldr	r3, [pc, #96]	; (8003bcc <UART_CheckIdleState+0x90>)
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	0013      	movs	r3, r2
 8003b70:	2200      	movs	r2, #0
 8003b72:	f000 f82d 	bl	8003bd0 <UART_WaitOnFlagUntilTimeout>
 8003b76:	1e03      	subs	r3, r0, #0
 8003b78:	d001      	beq.n	8003b7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e022      	b.n	8003bc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2204      	movs	r2, #4
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d10d      	bne.n	8003ba8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	2380      	movs	r3, #128	; 0x80
 8003b90:	03d9      	lsls	r1, r3, #15
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <UART_CheckIdleState+0x90>)
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	0013      	movs	r3, r2
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f000 f818 	bl	8003bd0 <UART_WaitOnFlagUntilTimeout>
 8003ba0:	1e03      	subs	r3, r0, #0
 8003ba2:	d001      	beq.n	8003ba8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e00d      	b.n	8003bc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2220      	movs	r2, #32
 8003bac:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2274      	movs	r2, #116	; 0x74
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b004      	add	sp, #16
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	01ffffff 	.word	0x01ffffff

08003bd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	603b      	str	r3, [r7, #0]
 8003bdc:	1dfb      	adds	r3, r7, #7
 8003bde:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be0:	e05e      	b.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	3301      	adds	r3, #1
 8003be6:	d05b      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be8:	f7fd faa2 	bl	8001130 <HAL_GetTick>
 8003bec:	0002      	movs	r2, r0
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	1ad2      	subs	r2, r2, r3
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d802      	bhi.n	8003bfe <UART_WaitOnFlagUntilTimeout+0x2e>
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11b      	bne.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	492f      	ldr	r1, [pc, #188]	; (8003cc8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003c0a:	400a      	ands	r2, r1
 8003c0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	6812      	ldr	r2, [r2, #0]
 8003c16:	6892      	ldr	r2, [r2, #8]
 8003c18:	2101      	movs	r1, #1
 8003c1a:	438a      	bics	r2, r1
 8003c1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2220      	movs	r2, #32
 8003c22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2220      	movs	r2, #32
 8003c28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2274      	movs	r2, #116	; 0x74
 8003c2e:	2100      	movs	r1, #0
 8003c30:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e044      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2204      	movs	r2, #4
 8003c3e:	4013      	ands	r3, r2
 8003c40:	d02e      	beq.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69da      	ldr	r2, [r3, #28]
 8003c48:	2380      	movs	r3, #128	; 0x80
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	401a      	ands	r2, r3
 8003c4e:	2380      	movs	r3, #128	; 0x80
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d124      	bne.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2280      	movs	r2, #128	; 0x80
 8003c5c:	0112      	lsls	r2, r2, #4
 8003c5e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	6812      	ldr	r2, [r2, #0]
 8003c6a:	4917      	ldr	r1, [pc, #92]	; (8003cc8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	6892      	ldr	r2, [r2, #8]
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2220      	movs	r2, #32
 8003c84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2280      	movs	r2, #128	; 0x80
 8003c90:	2120      	movs	r1, #32
 8003c92:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2274      	movs	r2, #116	; 0x74
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e00f      	b.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	401a      	ands	r2, r3
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	425a      	negs	r2, r3
 8003cb0:	4153      	adcs	r3, r2
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	001a      	movs	r2, r3
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d091      	beq.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b004      	add	sp, #16
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	fffffe5f 	.word	0xfffffe5f

08003ccc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	1dbb      	adds	r3, r7, #6
 8003cd8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	1dba      	adds	r2, r7, #6
 8003ce4:	2158      	movs	r1, #88	; 0x58
 8003ce6:	8812      	ldrh	r2, [r2, #0]
 8003ce8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1dba      	adds	r2, r7, #6
 8003cee:	215a      	movs	r1, #90	; 0x5a
 8003cf0:	8812      	ldrh	r2, [r2, #0]
 8003cf2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	2380      	movs	r3, #128	; 0x80
 8003d00:	015b      	lsls	r3, r3, #5
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d10d      	bne.n	8003d22 <UART_Start_Receive_IT+0x56>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d104      	bne.n	8003d18 <UART_Start_Receive_IT+0x4c>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	225c      	movs	r2, #92	; 0x5c
 8003d12:	4932      	ldr	r1, [pc, #200]	; (8003ddc <UART_Start_Receive_IT+0x110>)
 8003d14:	5299      	strh	r1, [r3, r2]
 8003d16:	e02e      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	225c      	movs	r2, #92	; 0x5c
 8003d1c:	21ff      	movs	r1, #255	; 0xff
 8003d1e:	5299      	strh	r1, [r3, r2]
 8003d20:	e029      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10d      	bne.n	8003d46 <UART_Start_Receive_IT+0x7a>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d104      	bne.n	8003d3c <UART_Start_Receive_IT+0x70>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	225c      	movs	r2, #92	; 0x5c
 8003d36:	21ff      	movs	r1, #255	; 0xff
 8003d38:	5299      	strh	r1, [r3, r2]
 8003d3a:	e01c      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	225c      	movs	r2, #92	; 0x5c
 8003d40:	217f      	movs	r1, #127	; 0x7f
 8003d42:	5299      	strh	r1, [r3, r2]
 8003d44:	e017      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	2380      	movs	r3, #128	; 0x80
 8003d4c:	055b      	lsls	r3, r3, #21
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d10d      	bne.n	8003d6e <UART_Start_Receive_IT+0xa2>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d104      	bne.n	8003d64 <UART_Start_Receive_IT+0x98>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	225c      	movs	r2, #92	; 0x5c
 8003d5e:	217f      	movs	r1, #127	; 0x7f
 8003d60:	5299      	strh	r1, [r3, r2]
 8003d62:	e008      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	225c      	movs	r2, #92	; 0x5c
 8003d68:	213f      	movs	r1, #63	; 0x3f
 8003d6a:	5299      	strh	r1, [r3, r2]
 8003d6c:	e003      	b.n	8003d76 <UART_Start_Receive_IT+0xaa>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	225c      	movs	r2, #92	; 0x5c
 8003d72:	2100      	movs	r1, #0
 8003d74:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2280      	movs	r2, #128	; 0x80
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2222      	movs	r2, #34	; 0x22
 8003d82:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	6892      	ldr	r2, [r2, #8]
 8003d8e:	2101      	movs	r1, #1
 8003d90:	430a      	orrs	r2, r1
 8003d92:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	2380      	movs	r3, #128	; 0x80
 8003d9a:	015b      	lsls	r3, r3, #5
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d107      	bne.n	8003db0 <UART_Start_Receive_IT+0xe4>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d103      	bne.n	8003db0 <UART_Start_Receive_IT+0xe4>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4a0d      	ldr	r2, [pc, #52]	; (8003de0 <UART_Start_Receive_IT+0x114>)
 8003dac:	665a      	str	r2, [r3, #100]	; 0x64
 8003dae:	e002      	b.n	8003db6 <UART_Start_Receive_IT+0xea>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4a0c      	ldr	r2, [pc, #48]	; (8003de4 <UART_Start_Receive_IT+0x118>)
 8003db4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2274      	movs	r2, #116	; 0x74
 8003dba:	2100      	movs	r1, #0
 8003dbc:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	6812      	ldr	r2, [r2, #0]
 8003dc6:	6812      	ldr	r2, [r2, #0]
 8003dc8:	2190      	movs	r1, #144	; 0x90
 8003dca:	0049      	lsls	r1, r1, #1
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b004      	add	sp, #16
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	000001ff 	.word	0x000001ff
 8003de0:	08003f99 	.word	0x08003f99
 8003de4:	08003ead 	.word	0x08003ead

08003de8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	6812      	ldr	r2, [r2, #0]
 8003dfa:	4912      	ldr	r1, [pc, #72]	; (8003e44 <UART_EndRxTransfer+0x5c>)
 8003dfc:	400a      	ands	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6812      	ldr	r2, [r2, #0]
 8003e08:	6892      	ldr	r2, [r2, #8]
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	438a      	bics	r2, r1
 8003e0e:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d107      	bne.n	8003e28 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	2110      	movs	r1, #16
 8003e24:	438a      	bics	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003e3a:	46c0      	nop			; (mov r8, r8)
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	b002      	add	sp, #8
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	fffffedf 	.word	0xfffffedf

08003e48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	225a      	movs	r2, #90	; 0x5a
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2252      	movs	r2, #82	; 0x52
 8003e62:	2100      	movs	r1, #0
 8003e64:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f7ff fb03 	bl	8003474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b004      	add	sp, #16
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	2140      	movs	r1, #64	; 0x40
 8003e8a:	438a      	bics	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f7ff fae1 	bl	8003464 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b002      	add	sp, #8
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003eb4:	230e      	movs	r3, #14
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	215c      	movs	r1, #92	; 0x5c
 8003ebc:	5a52      	ldrh	r2, [r2, r1]
 8003ebe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ec4:	2b22      	cmp	r3, #34	; 0x22
 8003ec6:	d159      	bne.n	8003f7c <UART_RxISR_8BIT+0xd0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ece:	230c      	movs	r3, #12
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed8:	220c      	movs	r2, #12
 8003eda:	18ba      	adds	r2, r7, r2
 8003edc:	8812      	ldrh	r2, [r2, #0]
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	210e      	movs	r1, #14
 8003ee2:	1879      	adds	r1, r7, r1
 8003ee4:	8809      	ldrh	r1, [r1, #0]
 8003ee6:	b2c9      	uxtb	r1, r1
 8003ee8:	400a      	ands	r2, r1
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	225a      	movs	r2, #90	; 0x5a
 8003efc:	5a9b      	ldrh	r3, [r3, r2]
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	3b01      	subs	r3, #1
 8003f02:	b299      	uxth	r1, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	225a      	movs	r2, #90	; 0x5a
 8003f08:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	225a      	movs	r2, #90	; 0x5a
 8003f0e:	5a9b      	ldrh	r3, [r3, r2]
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d13a      	bne.n	8003f8c <UART_RxISR_8BIT+0xe0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	491c      	ldr	r1, [pc, #112]	; (8003f94 <UART_RxISR_8BIT+0xe8>)
 8003f22:	400a      	ands	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	6892      	ldr	r2, [r2, #8]
 8003f30:	2101      	movs	r1, #1
 8003f32:	438a      	bics	r2, r1
 8003f34:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2220      	movs	r2, #32
 8003f3a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d110      	bne.n	8003f6c <UART_RxISR_8BIT+0xc0>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6812      	ldr	r2, [r2, #0]
 8003f52:	6812      	ldr	r2, [r2, #0]
 8003f54:	2110      	movs	r1, #16
 8003f56:	438a      	bics	r2, r1
 8003f58:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2258      	movs	r2, #88	; 0x58
 8003f5e:	5a9a      	ldrh	r2, [r3, r2]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	0011      	movs	r1, r2
 8003f64:	0018      	movs	r0, r3
 8003f66:	f7ff fa8d 	bl	8003484 <HAL_UARTEx_RxEventCallback>
 8003f6a:	e003      	b.n	8003f74 <UART_RxISR_8BIT+0xc8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f7fc fd48 	bl	8000a04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f7a:	e007      	b.n	8003f8c <UART_RxISR_8BIT+0xe0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6812      	ldr	r2, [r2, #0]
 8003f84:	6992      	ldr	r2, [r2, #24]
 8003f86:	2108      	movs	r1, #8
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	619a      	str	r2, [r3, #24]
}
 8003f8c:	46c0      	nop			; (mov r8, r8)
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b004      	add	sp, #16
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	fffffedf 	.word	0xfffffedf

08003f98 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003fa0:	230e      	movs	r3, #14
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	215c      	movs	r1, #92	; 0x5c
 8003fa8:	5a52      	ldrh	r2, [r2, r1]
 8003faa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fb0:	2b22      	cmp	r3, #34	; 0x22
 8003fb2:	d159      	bne.n	8004068 <UART_RxISR_16BIT+0xd0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fba:	230c      	movs	r3, #12
 8003fbc:	18fb      	adds	r3, r7, r3
 8003fbe:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003fc6:	230c      	movs	r3, #12
 8003fc8:	18fb      	adds	r3, r7, r3
 8003fca:	220e      	movs	r2, #14
 8003fcc:	18ba      	adds	r2, r7, r2
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	8812      	ldrh	r2, [r2, #0]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fde:	1c9a      	adds	r2, r3, #2
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	225a      	movs	r2, #90	; 0x5a
 8003fe8:	5a9b      	ldrh	r3, [r3, r2]
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	3b01      	subs	r3, #1
 8003fee:	b299      	uxth	r1, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	225a      	movs	r2, #90	; 0x5a
 8003ff4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	225a      	movs	r2, #90	; 0x5a
 8003ffa:	5a9b      	ldrh	r3, [r3, r2]
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d13a      	bne.n	8004078 <UART_RxISR_16BIT+0xe0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6812      	ldr	r2, [r2, #0]
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	491c      	ldr	r1, [pc, #112]	; (8004080 <UART_RxISR_16BIT+0xe8>)
 800400e:	400a      	ands	r2, r1
 8004010:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6812      	ldr	r2, [r2, #0]
 800401a:	6892      	ldr	r2, [r2, #8]
 800401c:	2101      	movs	r1, #1
 800401e:	438a      	bics	r2, r1
 8004020:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2220      	movs	r2, #32
 8004026:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004032:	2b01      	cmp	r3, #1
 8004034:	d110      	bne.n	8004058 <UART_RxISR_16BIT+0xc0>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6812      	ldr	r2, [r2, #0]
 800403e:	6812      	ldr	r2, [r2, #0]
 8004040:	2110      	movs	r1, #16
 8004042:	438a      	bics	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2258      	movs	r2, #88	; 0x58
 800404a:	5a9a      	ldrh	r2, [r3, r2]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	0011      	movs	r1, r2
 8004050:	0018      	movs	r0, r3
 8004052:	f7ff fa17 	bl	8003484 <HAL_UARTEx_RxEventCallback>
 8004056:	e003      	b.n	8004060 <UART_RxISR_16BIT+0xc8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	0018      	movs	r0, r3
 800405c:	f7fc fcd2 	bl	8000a04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004066:	e007      	b.n	8004078 <UART_RxISR_16BIT+0xe0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	6992      	ldr	r2, [r2, #24]
 8004072:	2108      	movs	r1, #8
 8004074:	430a      	orrs	r2, r1
 8004076:	619a      	str	r2, [r3, #24]
}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b004      	add	sp, #16
 800407e:	bd80      	pop	{r7, pc}
 8004080:	fffffedf 	.word	0xfffffedf

08004084 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800408c:	46c0      	nop			; (mov r8, r8)
 800408e:	46bd      	mov	sp, r7
 8004090:	b002      	add	sp, #8
 8004092:	bd80      	pop	{r7, pc}

08004094 <__libc_init_array>:
 8004094:	b570      	push	{r4, r5, r6, lr}
 8004096:	2600      	movs	r6, #0
 8004098:	4d0c      	ldr	r5, [pc, #48]	; (80040cc <__libc_init_array+0x38>)
 800409a:	4c0d      	ldr	r4, [pc, #52]	; (80040d0 <__libc_init_array+0x3c>)
 800409c:	1b64      	subs	r4, r4, r5
 800409e:	10a4      	asrs	r4, r4, #2
 80040a0:	42a6      	cmp	r6, r4
 80040a2:	d109      	bne.n	80040b8 <__libc_init_array+0x24>
 80040a4:	2600      	movs	r6, #0
 80040a6:	f000 f821 	bl	80040ec <_init>
 80040aa:	4d0a      	ldr	r5, [pc, #40]	; (80040d4 <__libc_init_array+0x40>)
 80040ac:	4c0a      	ldr	r4, [pc, #40]	; (80040d8 <__libc_init_array+0x44>)
 80040ae:	1b64      	subs	r4, r4, r5
 80040b0:	10a4      	asrs	r4, r4, #2
 80040b2:	42a6      	cmp	r6, r4
 80040b4:	d105      	bne.n	80040c2 <__libc_init_array+0x2e>
 80040b6:	bd70      	pop	{r4, r5, r6, pc}
 80040b8:	00b3      	lsls	r3, r6, #2
 80040ba:	58eb      	ldr	r3, [r5, r3]
 80040bc:	4798      	blx	r3
 80040be:	3601      	adds	r6, #1
 80040c0:	e7ee      	b.n	80040a0 <__libc_init_array+0xc>
 80040c2:	00b3      	lsls	r3, r6, #2
 80040c4:	58eb      	ldr	r3, [r5, r3]
 80040c6:	4798      	blx	r3
 80040c8:	3601      	adds	r6, #1
 80040ca:	e7f2      	b.n	80040b2 <__libc_init_array+0x1e>
 80040cc:	0800419c 	.word	0x0800419c
 80040d0:	0800419c 	.word	0x0800419c
 80040d4:	0800419c 	.word	0x0800419c
 80040d8:	080041a0 	.word	0x080041a0

080040dc <memset>:
 80040dc:	0003      	movs	r3, r0
 80040de:	1882      	adds	r2, r0, r2
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d100      	bne.n	80040e6 <memset+0xa>
 80040e4:	4770      	bx	lr
 80040e6:	7019      	strb	r1, [r3, #0]
 80040e8:	3301      	adds	r3, #1
 80040ea:	e7f9      	b.n	80040e0 <memset+0x4>

080040ec <_init>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr

080040f8 <_fini>:
 80040f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fe:	bc08      	pop	{r3}
 8004100:	469e      	mov	lr, r3
 8004102:	4770      	bx	lr
