<<<<<<< HEAD
# Active SVF file ../Design_Compiler/svf/Sensor_Core/tcl/sensor_core.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/VLSI_undergraduated_2020/2015104027/Front_End/Design_Compiler/svf/Sensor_Core/tcl/sensor_core.svf
# Timestamp : Thu May 14 18:08:40 2020
=======
# Active SVF file ../Design_Compiler/svf/ADS1292/ADS1292_Filter/float_adder/tcl/float_adder.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/VLSI_undergraduated_2020/2015104027/Front_End/Design_Compiler/svf/ADS1292/ADS1292_Filter/float_adder/tcl/float_adder.svf
# Timestamp : Wed May 13 20:12:37 2020
>>>>>>> jin
# DC Version: F-2011.09-SP5-3 (built Oct 25, 2012)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version F-2011.09-SP5-3 } \
    { dc_product_build_date { Oct 25, 2012 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_sv_packages enable } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 1024 } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { simplified_verification_mode FALSE } \
    { link_library { * std150e_wst_105_p125.db dw_foundation.sldb } } \
    { target_library std150e_wst_105_p125.db } \
    { search_path { . /Tools/Synopsys/DesignCompiler/libraries/syn ../../../../../../Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux } } \
    { synopsys_root /Tools/Synopsys/DesignCompiler } \
    { cwd /home/VLSI_undergraduated_2020/2015104027/Front_End/Design_Compiler } \
<<<<<<< HEAD
    { current_design mpr121_controller } } 
=======
    { define_design_lib { -path ./lib khu_sensor_lib } } \
    { analyze { -format verilog -library khu_sensor_lib ./src/ADS1292/ADS1292_Filter/Float/float_adder.v } } } 
>>>>>>> jin

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
<<<<<<< HEAD
  -version { /home/VLSI_undergraduated_2020/2015104027/Front_End/Design_Compiler/src/Sensor_Core/sensor_core.v 7.142 } 
=======
  -version { ./src/ADS1292/ADS1292_Filter/Float/float_adder.v 7.142 } 
>>>>>>> jin

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
<<<<<<< HEAD
  { { read_verilog ./src/Sensor_Core/sensor_core.v } \
    { current_design sensor_core } } 



guide_change_names \
  -design { sensor_core } \
  { { cell gt_450 gt_x_56 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell add_525 add_x_57 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell gt_622 gt_x_58 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell add_626 add_x_59 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell gt_831 gt_x_142 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell add_891 add_x_143 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell gt_964 gt_x_144 } } 

guide_change_names \
  -design { sensor_core } \
  { { cell add_968 add_x_145 } } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_pstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_pstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_core_pstate_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_core_pstate_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_core_pstate_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_core_pstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_core_pstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[2] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[4] } \
  { 1 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[5] } \
  { 1 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_uart_pstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_touch_status_reg[15] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_touch_status_reg[14] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_touch_status_reg[13] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_touch_status_reg[12] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_lstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_lstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_lstate_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_lstate_reg[2] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_pstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_pstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_pstate_reg[5] } \
  { 1 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_pstate_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[2] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[1] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_ADS1292_COMMAND_reg[0] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_lstate_reg[7] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_lstate_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_lstate_reg[5] } \
  { 1 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_lstate_reg[4] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_lstate_reg[3] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_second_param_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_MPR121_DATA_IN_reg[5] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[2] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[6] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[20] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[21] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[22] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[23] } \
  { 0 } 

guide_reg_constant \
  -design { sensor_core } \
  { o_UART_DATA_TX_reg[52] } \
  { 0 } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_pstate_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[15] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[11] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[10] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[7] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[6] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[5] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[4] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[2] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_uart_data_rx_reg[0] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_run_mode_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_read_reg_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_read_reg_mode_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_read_reg_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_pstate_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_data_send_ready_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_read_reg_mode_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_run_set_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_pstate_reg[0] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_chip_set_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_pstate_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_status_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_set_counter_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_set_counter_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_set_counter_reg[2] } 

guide_reg_constant \
  -design { sensor_core } \
  { r_mpr_clk_counter_reg[3] } \
  { 0 } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_clk_counter_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_clk_counter_reg[2] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_read_reg_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_run_set_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_run_set_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_core_pstate_reg[0] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_core_pstate_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_set_counter_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_chip_set_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_chip_set_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_chip_set_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_set_counter_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_set_counter_reg[2] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_run_set_done_reg } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_first_param_reg[3] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_first_param_reg[1] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_first_param_reg[0] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_mpr_lstate_reg[0] } 

guide_reg_constant \
  -design { sensor_core } \
  { r_ads_clk_counter_reg[3] } \
  { 0 } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_clk_counter_reg[0] } 

guide_inv_push \
  -design { sensor_core } \
  -register { r_ads_clk_counter_reg[1] } 


guide_change_names \
  -design { sensor_core } \
  { { cell r_uart_pstate_reg[1] r_uart_pstate_reg_1_ } \
    { cell r_uart_data_rx_reg[15] r_uart_data_rx_reg_15_ } \
    { cell r_uart_data_rx_reg[11] r_uart_data_rx_reg_11_ } \
    { cell r_uart_data_rx_reg[10] r_uart_data_rx_reg_10_ } \
    { cell r_uart_data_rx_reg[7] r_uart_data_rx_reg_7_ } \
    { cell r_uart_data_rx_reg[6] r_uart_data_rx_reg_6_ } \
    { cell r_uart_data_rx_reg[5] r_uart_data_rx_reg_5_ } \
    { cell r_uart_data_rx_reg[4] r_uart_data_rx_reg_4_ } \
    { cell r_uart_data_rx_reg[3] r_uart_data_rx_reg_3_ } \
    { cell r_uart_data_rx_reg[2] r_uart_data_rx_reg_2_ } \
    { cell r_uart_data_rx_reg[1] r_uart_data_rx_reg_1_ } \
    { cell r_uart_data_rx_reg[0] r_uart_data_rx_reg_0_ } \
    { cell r_ads_pstate_reg[3] r_ads_pstate_reg_3_ } \
    { cell r_mpr_pstate_reg[0] r_mpr_pstate_reg_0_ } \
    { cell r_mpr_pstate_reg[3] r_mpr_pstate_reg_3_ } \
    { cell r_mpr_set_counter_reg[3] r_mpr_set_counter_reg_3_ } \
    { cell r_mpr_set_counter_reg[1] r_mpr_set_counter_reg_1_ } \
    { cell r_mpr_set_counter_reg[2] r_mpr_set_counter_reg_2_ } \
    { cell r_mpr_clk_counter_reg[1] r_mpr_clk_counter_reg_1_ } \
    { cell r_mpr_clk_counter_reg[2] r_mpr_clk_counter_reg_2_ } \
    { cell r_core_pstate_reg[0] r_core_pstate_reg_0_ } \
    { cell r_core_pstate_reg[1] r_core_pstate_reg_1_ } \
    { cell r_ads_set_counter_reg[3] r_ads_set_counter_reg_3_ } \
    { cell r_ads_set_counter_reg[1] r_ads_set_counter_reg_1_ } \
    { cell r_ads_set_counter_reg[2] r_ads_set_counter_reg_2_ } \
    { cell r_mpr_first_param_reg[3] r_mpr_first_param_reg_3_ } \
    { cell r_mpr_first_param_reg[1] r_mpr_first_param_reg_1_ } \
    { cell r_mpr_first_param_reg[0] r_mpr_first_param_reg_0_ } \
    { cell r_mpr_lstate_reg[0] r_mpr_lstate_reg_0_ } \
    { cell r_ads_clk_counter_reg[0] r_ads_clk_counter_reg_0_ } \
    { cell r_ads_clk_counter_reg[1] r_ads_clk_counter_reg_1_ } \
    { cell r_mpr_set_counter_reg[0] r_mpr_set_counter_reg_0_ } \
    { cell r_ads_pstate_reg[0] r_ads_pstate_reg_0_ } \
    { cell r_ads_pstate_reg[1] r_ads_pstate_reg_1_ } \
    { cell r_mpr_reg_addr_reg[5] r_mpr_reg_addr_reg_5_ } \
    { cell r_ads_second_param_reg[6] r_ads_second_param_reg_6_ } \
    { cell r_ads_second_param_reg[4] r_ads_second_param_reg_4_ } \
    { cell r_ads_reg_addr_reg[3] r_ads_reg_addr_reg_3_ } \
    { cell r_ads_reg_addr_reg[2] r_ads_reg_addr_reg_2_ } \
    { cell r_ads_reg_addr_reg[1] r_ads_reg_addr_reg_1_ } \
    { cell r_ads_reg_addr_reg[0] r_ads_reg_addr_reg_0_ } \
    { cell r_mpr_reg_addr_reg[6] r_mpr_reg_addr_reg_6_ } \
    { cell r_mpr_reg_addr_reg[3] r_mpr_reg_addr_reg_3_ } \
    { cell r_mpr_reg_addr_reg[2] r_mpr_reg_addr_reg_2_ } \
    { cell r_mpr_reg_addr_reg[1] r_mpr_reg_addr_reg_1_ } \
    { cell r_mpr_reg_addr_reg[0] r_mpr_reg_addr_reg_0_ } \
    { cell r_mpr_second_param_reg[4] r_mpr_second_param_reg_4_ } \
    { cell r_ads_second_param_reg[7] r_ads_second_param_reg_7_ } \
    { cell r_mpr_first_param_reg[7] r_mpr_first_param_reg_7_ } \
    { cell r_ads_first_param_reg[7] r_ads_first_param_reg_7_ } \
    { cell r_ads_first_param_reg[6] r_ads_first_param_reg_6_ } \
    { cell r_ads_first_param_reg[4] r_ads_first_param_reg_4_ } \
    { cell r_ads_ch2_data_out_reg[23] r_ads_ch2_data_out_reg_23_ } \
    { cell r_ads_ch2_data_out_reg[22] r_ads_ch2_data_out_reg_22_ } \
    { cell r_ads_ch2_data_out_reg[21] r_ads_ch2_data_out_reg_21_ } \
    { cell r_ads_ch2_data_out_reg[20] r_ads_ch2_data_out_reg_20_ } \
    { cell r_ads_ch2_data_out_reg[19] r_ads_ch2_data_out_reg_19_ } \
    { cell r_ads_ch2_data_out_reg[18] r_ads_ch2_data_out_reg_18_ } \
    { cell r_ads_ch2_data_out_reg[17] r_ads_ch2_data_out_reg_17_ } \
    { cell r_ads_ch2_data_out_reg[16] r_ads_ch2_data_out_reg_16_ } \
    { cell r_mpr_reg_data_reg[7] r_mpr_reg_data_reg_7_ } \
    { cell r_mpr_reg_data_reg[6] r_mpr_reg_data_reg_6_ } \
    { cell r_mpr_reg_data_reg[5] r_mpr_reg_data_reg_5_ } \
    { cell r_mpr_reg_data_reg[4] r_mpr_reg_data_reg_4_ } \
    { cell r_mpr_reg_data_reg[3] r_mpr_reg_data_reg_3_ } \
    { cell r_mpr_reg_data_reg[2] r_mpr_reg_data_reg_2_ } \
    { cell r_mpr_reg_data_reg[1] r_mpr_reg_data_reg_1_ } \
    { cell r_mpr_reg_data_reg[0] r_mpr_reg_data_reg_0_ } \
    { cell r_mpr_second_param_reg[3] r_mpr_second_param_reg_3_ } \
    { cell r_mpr_second_param_reg[1] r_mpr_second_param_reg_1_ } \
    { cell r_ads_second_param_reg[2] r_ads_second_param_reg_2_ } \
    { cell r_ads_ch2_data_out_reg[15] r_ads_ch2_data_out_reg_15_ } \
    { cell r_ads_ch2_data_out_reg[14] r_ads_ch2_data_out_reg_14_ } \
    { cell r_ads_ch2_data_out_reg[13] r_ads_ch2_data_out_reg_13_ } \
    { cell r_ads_ch2_data_out_reg[12] r_ads_ch2_data_out_reg_12_ } \
    { cell r_ads_ch2_data_out_reg[11] r_ads_ch2_data_out_reg_11_ } \
    { cell r_ads_ch2_data_out_reg[10] r_ads_ch2_data_out_reg_10_ } \
    { cell r_ads_ch2_data_out_reg[9] r_ads_ch2_data_out_reg_9_ } \
    { cell r_ads_ch2_data_out_reg[8] r_ads_ch2_data_out_reg_8_ } \
    { cell r_mpr_second_param_reg[7] r_mpr_second_param_reg_7_ } \
    { cell r_mpr_second_param_reg[6] r_mpr_second_param_reg_6_ } \
    { cell r_ads_second_param_reg[3] r_ads_second_param_reg_3_ } \
    { cell r_mpr_reg_addr_reg[7] r_mpr_reg_addr_reg_7_ } \
    { cell r_mpr_reg_addr_reg[4] r_mpr_reg_addr_reg_4_ } \
    { cell r_ads_reg_data_reg[7] r_ads_reg_data_reg_7_ } \
    { cell r_ads_reg_data_reg[6] r_ads_reg_data_reg_6_ } \
    { cell r_ads_reg_data_reg[5] r_ads_reg_data_reg_5_ } \
    { cell r_ads_reg_data_reg[4] r_ads_reg_data_reg_4_ } \
    { cell r_ads_reg_data_reg[3] r_ads_reg_data_reg_3_ } \
    { cell r_ads_reg_data_reg[2] r_ads_reg_data_reg_2_ } \
    { cell r_ads_reg_data_reg[1] r_ads_reg_data_reg_1_ } \
    { cell r_ads_reg_data_reg[0] r_ads_reg_data_reg_0_ } \
    { cell r_ads_reg_addr_reg[7] r_ads_reg_addr_reg_7_ } \
    { cell r_ads_reg_addr_reg[6] r_ads_reg_addr_reg_6_ } \
    { cell r_ads_reg_addr_reg[4] r_ads_reg_addr_reg_4_ } \
    { cell r_mpr_first_param_reg[6] r_mpr_first_param_reg_6_ } \
    { cell r_mpr_first_param_reg[5] r_mpr_first_param_reg_5_ } \
    { cell r_ads_first_param_reg[3] r_ads_first_param_reg_3_ } \
    { cell r_ads_reg_addr_reg[5] r_ads_reg_addr_reg_5_ } \
    { cell r_mpr_touch_status_0_reg[7] r_mpr_touch_status_0_reg_7_ } \
    { cell r_mpr_touch_status_0_reg[6] r_mpr_touch_status_0_reg_6_ } \
    { cell r_mpr_touch_status_0_reg[5] r_mpr_touch_status_0_reg_5_ } \
    { cell r_mpr_touch_status_0_reg[4] r_mpr_touch_status_0_reg_4_ } \
    { cell r_mpr_touch_status_0_reg[3] r_mpr_touch_status_0_reg_3_ } \
    { cell r_mpr_touch_status_0_reg[2] r_mpr_touch_status_0_reg_2_ } \
    { cell r_mpr_touch_status_0_reg[1] r_mpr_touch_status_0_reg_1_ } \
    { cell r_ads_second_param_reg[1] r_ads_second_param_reg_1_ } \
    { cell r_ads_ch2_data_out_reg[7] r_ads_ch2_data_out_reg_7_ } \
    { cell r_ads_ch2_data_out_reg[6] r_ads_ch2_data_out_reg_6_ } \
    { cell r_ads_ch2_data_out_reg[5] r_ads_ch2_data_out_reg_5_ } \
    { cell r_ads_ch2_data_out_reg[4] r_ads_ch2_data_out_reg_4_ } \
    { cell r_ads_ch2_data_out_reg[3] r_ads_ch2_data_out_reg_3_ } \
    { cell r_ads_ch2_data_out_reg[2] r_ads_ch2_data_out_reg_2_ } \
    { cell r_ads_ch2_data_out_reg[1] r_ads_ch2_data_out_reg_1_ } \
    { cell r_ads_ch2_data_out_reg[0] r_ads_ch2_data_out_reg_0_ } \
    { cell r_mpr_touch_status_1_reg[3] r_mpr_touch_status_1_reg_3_ } \
    { cell r_mpr_touch_status_reg[11] r_mpr_touch_status_reg_11_ } \
    { cell r_mpr_touch_status_1_reg[2] r_mpr_touch_status_1_reg_2_ } \
    { cell r_mpr_touch_status_reg[10] r_mpr_touch_status_reg_10_ } \
    { cell r_mpr_touch_status_1_reg[1] r_mpr_touch_status_1_reg_1_ } \
    { cell r_mpr_touch_status_reg[9] r_mpr_touch_status_reg_9_ } \
    { cell r_mpr_touch_status_1_reg[0] r_mpr_touch_status_1_reg_0_ } \
    { cell r_mpr_touch_status_reg[8] r_mpr_touch_status_reg_8_ } \
    { cell r_mpr_touch_status_reg[7] r_mpr_touch_status_reg_7_ } \
    { cell r_mpr_touch_status_reg[6] r_mpr_touch_status_reg_6_ } \
    { cell r_mpr_touch_status_reg[5] r_mpr_touch_status_reg_5_ } \
    { cell r_mpr_touch_status_reg[4] r_mpr_touch_status_reg_4_ } \
    { cell r_mpr_touch_status_reg[3] r_mpr_touch_status_reg_3_ } \
    { cell r_mpr_touch_status_reg[2] r_mpr_touch_status_reg_2_ } \
    { cell r_mpr_touch_status_reg[1] r_mpr_touch_status_reg_1_ } \
    { cell r_mpr_touch_status_0_reg[0] r_mpr_touch_status_0_reg_0_ } \
    { cell r_mpr_touch_status_reg[0] r_mpr_touch_status_reg_0_ } \
    { cell r_mpr_second_param_reg[0] r_mpr_second_param_reg_0_ } \
    { cell r_ads_second_param_reg[5] r_ads_second_param_reg_5_ } \
    { cell r_mpr_second_param_reg[2] r_mpr_second_param_reg_2_ } \
    { cell r_ads_second_param_reg[0] r_ads_second_param_reg_0_ } \
    { cell r_ads_first_param_reg[5] r_ads_first_param_reg_5_ } \
    { cell r_ads_first_param_reg[0] r_ads_first_param_reg_0_ } \
    { cell r_ads_first_param_reg[1] r_ads_first_param_reg_1_ } \
    { cell r_mpr_first_param_reg[4] r_mpr_first_param_reg_4_ } \
    { cell r_mpr_first_param_reg[2] r_mpr_first_param_reg_2_ } \
    { cell r_ads_first_param_reg[2] r_ads_first_param_reg_2_ } \
    { cell o_ADS1292_CONTROL_reg[2] o_ADS1292_CONTROL_reg_2_ } \
    { cell o_ADS1292_DATA_IN_reg[6] o_ADS1292_DATA_IN_reg_6_ } \
    { cell o_ADS1292_DATA_IN_reg[4] o_ADS1292_DATA_IN_reg_4_ } \
    { cell o_UART_DATA_TX_reg[50] o_UART_DATA_TX_reg_50_ } \
    { cell o_ADS1292_CONTROL_reg[1] o_ADS1292_CONTROL_reg_1_ } \
    { cell o_UART_DATA_TX_reg[39] o_UART_DATA_TX_reg_39_ } \
    { cell o_UART_DATA_TX_reg[38] o_UART_DATA_TX_reg_38_ } \
    { cell o_UART_DATA_TX_reg[37] o_UART_DATA_TX_reg_37_ } \
    { cell o_UART_DATA_TX_reg[36] o_UART_DATA_TX_reg_36_ } \
    { cell o_UART_DATA_TX_reg[35] o_UART_DATA_TX_reg_35_ } \
    { cell o_UART_DATA_TX_reg[34] o_UART_DATA_TX_reg_34_ } \
    { cell o_UART_DATA_TX_reg[33] o_UART_DATA_TX_reg_33_ } \
    { cell o_UART_DATA_TX_reg[32] o_UART_DATA_TX_reg_32_ } \
    { cell o_UART_DATA_TX_reg[48] o_UART_DATA_TX_reg_48_ } \
    { cell o_UART_DATA_TX_reg[54] o_UART_DATA_TX_reg_54_ } \
    { cell o_UART_DATA_TX_reg[51] o_UART_DATA_TX_reg_51_ } \
    { cell o_UART_DATA_TX_reg[47] o_UART_DATA_TX_reg_47_ } \
    { cell o_UART_DATA_TX_reg[46] o_UART_DATA_TX_reg_46_ } \
    { cell o_UART_DATA_TX_reg[45] o_UART_DATA_TX_reg_45_ } \
    { cell o_UART_DATA_TX_reg[44] o_UART_DATA_TX_reg_44_ } \
    { cell o_UART_DATA_TX_reg[43] o_UART_DATA_TX_reg_43_ } \
    { cell o_UART_DATA_TX_reg[42] o_UART_DATA_TX_reg_42_ } \
    { cell o_UART_DATA_TX_reg[41] o_UART_DATA_TX_reg_41_ } \
    { cell o_UART_DATA_TX_reg[40] o_UART_DATA_TX_reg_40_ } \
    { cell o_MPR121_REG_ADDR_reg[0] o_MPR121_REG_ADDR_reg_0_ } \
    { cell o_MPR121_REG_ADDR_reg[3] o_MPR121_REG_ADDR_reg_3_ } \
    { cell o_MPR121_REG_ADDR_reg[7] o_MPR121_REG_ADDR_reg_7_ } \
    { cell o_ADS1292_REG_ADDR_reg[7] o_ADS1292_REG_ADDR_reg_7_ } \
    { cell o_ADS1292_REG_ADDR_reg[6] o_ADS1292_REG_ADDR_reg_6_ } \
    { cell o_ADS1292_REG_ADDR_reg[4] o_ADS1292_REG_ADDR_reg_4_ } \
    { cell o_UART_DATA_TX_reg[55] o_UART_DATA_TX_reg_55_ } \
    { cell o_UART_DATA_TX_reg[49] o_UART_DATA_TX_reg_49_ } \
    { cell o_UART_DATA_TX_reg[7] o_UART_DATA_TX_reg_7_ } \
    { cell o_UART_DATA_TX_reg[5] o_UART_DATA_TX_reg_5_ } \
    { cell o_UART_DATA_TX_reg[4] o_UART_DATA_TX_reg_4_ } \
    { cell o_UART_DATA_TX_reg[3] o_UART_DATA_TX_reg_3_ } \
    { cell o_UART_DATA_TX_reg[1] o_UART_DATA_TX_reg_1_ } \
    { cell o_UART_DATA_TX_reg[0] o_UART_DATA_TX_reg_0_ } \
    { cell o_UART_DATA_TX_reg[53] o_UART_DATA_TX_reg_53_ } \
    { cell o_MPR121_REG_ADDR_reg[1] o_MPR121_REG_ADDR_reg_1_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[7] o_MPR121_TOUCH_STATUS_reg_7_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[6] o_MPR121_TOUCH_STATUS_reg_6_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[5] o_MPR121_TOUCH_STATUS_reg_5_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[4] o_MPR121_TOUCH_STATUS_reg_4_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[3] o_MPR121_TOUCH_STATUS_reg_3_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[2] o_MPR121_TOUCH_STATUS_reg_2_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[1] o_MPR121_TOUCH_STATUS_reg_1_ } \
    { cell o_MPR121_REG_ADDR_reg[2] o_MPR121_REG_ADDR_reg_2_ } \
    { cell o_MPR121_REG_ADDR_reg[4] o_MPR121_REG_ADDR_reg_4_ } \
    { cell o_MPR121_REG_ADDR_reg[5] o_MPR121_REG_ADDR_reg_5_ } \
    { cell o_MPR121_REG_ADDR_reg[6] o_MPR121_REG_ADDR_reg_6_ } \
    { cell o_ADS1292_REG_ADDR_reg[5] o_ADS1292_REG_ADDR_reg_5_ } \
    { cell o_ADS1292_REG_ADDR_reg[3] o_ADS1292_REG_ADDR_reg_3_ } \
    { cell o_ADS1292_REG_ADDR_reg[2] o_ADS1292_REG_ADDR_reg_2_ } \
    { cell o_ADS1292_REG_ADDR_reg[1] o_ADS1292_REG_ADDR_reg_1_ } \
    { cell o_ADS1292_REG_ADDR_reg[0] o_ADS1292_REG_ADDR_reg_0_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[11] o_MPR121_TOUCH_STATUS_reg_11_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[10] o_MPR121_TOUCH_STATUS_reg_10_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[9] o_MPR121_TOUCH_STATUS_reg_9_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[8] o_MPR121_TOUCH_STATUS_reg_8_ } \
    { cell o_MPR121_TOUCH_STATUS_reg[0] o_MPR121_TOUCH_STATUS_reg_0_ } \
    { cell o_ADS1292_CONTROL_reg[0] o_ADS1292_CONTROL_reg_0_ } \
    { cell o_MPR121_DATA_IN_reg[0] o_MPR121_DATA_IN_reg_0_ } \
    { cell o_MPR121_DATA_IN_reg[1] o_MPR121_DATA_IN_reg_1_ } \
    { cell o_MPR121_DATA_IN_reg[2] o_MPR121_DATA_IN_reg_2_ } \
    { cell o_MPR121_DATA_IN_reg[3] o_MPR121_DATA_IN_reg_3_ } \
    { cell o_MPR121_DATA_IN_reg[4] o_MPR121_DATA_IN_reg_4_ } \
    { cell o_MPR121_DATA_IN_reg[6] o_MPR121_DATA_IN_reg_6_ } \
    { cell o_MPR121_DATA_IN_reg[7] o_MPR121_DATA_IN_reg_7_ } \
    { cell o_UART_DATA_TX_reg[31] o_UART_DATA_TX_reg_31_ } \
    { cell o_UART_DATA_TX_reg[30] o_UART_DATA_TX_reg_30_ } \
    { cell o_UART_DATA_TX_reg[29] o_UART_DATA_TX_reg_29_ } \
    { cell o_UART_DATA_TX_reg[28] o_UART_DATA_TX_reg_28_ } \
    { cell o_UART_DATA_TX_reg[27] o_UART_DATA_TX_reg_27_ } \
    { cell o_UART_DATA_TX_reg[26] o_UART_DATA_TX_reg_26_ } \
    { cell o_UART_DATA_TX_reg[25] o_UART_DATA_TX_reg_25_ } \
    { cell o_UART_DATA_TX_reg[24] o_UART_DATA_TX_reg_24_ } \
    { cell o_UART_DATA_TX_reg[19] o_UART_DATA_TX_reg_19_ } \
    { cell o_UART_DATA_TX_reg[18] o_UART_DATA_TX_reg_18_ } \
    { cell o_UART_DATA_TX_reg[17] o_UART_DATA_TX_reg_17_ } \
    { cell o_UART_DATA_TX_reg[16] o_UART_DATA_TX_reg_16_ } \
    { cell o_UART_DATA_TX_reg[15] o_UART_DATA_TX_reg_15_ } \
    { cell o_UART_DATA_TX_reg[14] o_UART_DATA_TX_reg_14_ } \
    { cell o_UART_DATA_TX_reg[13] o_UART_DATA_TX_reg_13_ } \
    { cell o_UART_DATA_TX_reg[12] o_UART_DATA_TX_reg_12_ } \
    { cell o_UART_DATA_TX_reg[11] o_UART_DATA_TX_reg_11_ } \
    { cell o_UART_DATA_TX_reg[10] o_UART_DATA_TX_reg_10_ } \
    { cell o_UART_DATA_TX_reg[9] o_UART_DATA_TX_reg_9_ } \
    { cell o_UART_DATA_TX_reg[8] o_UART_DATA_TX_reg_8_ } \
    { cell o_ADS1292_DATA_IN_reg[7] o_ADS1292_DATA_IN_reg_7_ } \
    { cell o_ADS1292_DATA_IN_reg[5] o_ADS1292_DATA_IN_reg_5_ } \
    { cell o_ADS1292_DATA_IN_reg[3] o_ADS1292_DATA_IN_reg_3_ } \
    { cell o_ADS1292_DATA_IN_reg[2] o_ADS1292_DATA_IN_reg_2_ } \
    { cell o_ADS1292_DATA_IN_reg[1] o_ADS1292_DATA_IN_reg_1_ } \
    { cell o_ADS1292_DATA_IN_reg[0] o_ADS1292_DATA_IN_reg_0_ } \
    { cell r_ads_lstate_reg[2] r_ads_lstate_reg_2_ } \
    { cell r_mpr_lstate_reg[4] r_mpr_lstate_reg_4_ } \
    { cell r_ads_lstate_reg[1] r_ads_lstate_reg_1_ } \
    { cell r_ads_clk_counter_reg[2] r_ads_clk_counter_reg_2_ } \
    { cell r_ads_lstate_reg[0] r_ads_lstate_reg_0_ } \
    { cell r_mpr_lstate_reg[5] r_mpr_lstate_reg_5_ } \
    { cell r_mpr_lstate_reg[1] r_mpr_lstate_reg_1_ } \
    { cell r_uart_data_rx_reg[14] r_uart_data_rx_reg_14_ } \
    { cell r_uart_data_rx_reg[13] r_uart_data_rx_reg_13_ } \
    { cell r_uart_data_rx_reg[8] r_uart_data_rx_reg_8_ } \
    { cell r_uart_data_rx_reg[12] r_uart_data_rx_reg_12_ } \
    { cell r_uart_data_rx_reg[9] r_uart_data_rx_reg_9_ } \
    { cell r_mpr_clk_counter_reg[0] r_mpr_clk_counter_reg_0_ } \
    { cell r_core_pstate_reg[2] r_core_pstate_reg_2_ } \
    { cell r_mpr_pstate_reg[2] r_mpr_pstate_reg_2_ } \
    { cell r_uart_pstate_reg[0] r_uart_pstate_reg_0_ } \
    { cell r_mpr_pstate_reg[5] r_mpr_pstate_reg_5_ } \
    { cell r_mpr_pstate_reg[4] r_mpr_pstate_reg_4_ } \
    { cell r_mpr_pstate_reg[1] r_mpr_pstate_reg_1_ } \
    { cell r_ads_pstate_reg[2] r_ads_pstate_reg_2_ } \
    { cell r_ads_set_counter_reg[0] r_ads_set_counter_reg_0_ } \
    { net r_uart_pstate[0] r_uart_pstate_0_ } \
    { net r_core_pstate[2] r_core_pstate_2_ } \
    { net r_mpr_clk_counter[0] r_mpr_clk_counter_0_ } \
    { net r_ads_set_counter[0] r_ads_set_counter_0_ } \
    { net r_ads_clk_counter[2] r_ads_clk_counter_2_ } \
    { net r_ads_lstate[2] r_ads_lstate_2_ } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output ./netlist/Sensor_Core/tcl/sensor_core.vg } } \
    { current_design mpr121_controller } } 

#---- Recording stopped at Thu May 14 18:11:25 2020
=======
  { { elaborate { -library khu_sensor_lib float_adder } } \
    { current_design float_adder } } 

guide_replace \
  -origin { ExTra_cse } \
  -design { float_adder } \
  -input { 10 src85 } \
  -output { 10 O1 } \
  -output { 10 O2 } \
  -output { 10 O3 } \
  -pre_resource { { 10 } add_167 = ADD { { src85 ANY 10 } { U`b0000000001 } } } \
  -pre_resource { { 10 } add_193 = ADD { { src85 ANY 10 } { U`b0000000001 } } } \
  -pre_resource { { 10 } add_208 = ADD { { src85 ANY 10 } { U`b0000000001 } } } \
  -pre_assign { O1 = { add_167.out.1 ANY 10 } } \
  -pre_assign { O2 = { add_193.out.1 ANY 10 } } \
  -pre_assign { O3 = { add_208.out.1 ANY 10 } } \
  -post_resource { { 10 } EXTRA_ADD_13 = ADD { { src85 ANY 10 } { U`b0000000001 } } } \
  -post_assign { O1 = { EXTRA_ADD_13.out.1 ANY 10 } } \
  -post_assign { O2 = { EXTRA_ADD_13.out.1 ANY 10 } } \
  -post_assign { O3 = { EXTRA_ADD_13.out.1 ANY 10 } } 

guide_replace \
  -origin { ExTra_cse } \
  -design { float_adder } \
  -input { 8 src79 } \
  -output { 8 O1 } \
  -output { 8 O2 } \
  -pre_resource { { 8 } add_95 = ADD { { src79 ANY 8 } { U`b01111111 } } } \
  -pre_resource { { 8 } add_101 = ADD { { src79 ANY 8 } { U`b01111111 } } } \
  -pre_assign { O1 = { add_95.out.1 ANY 8 } } \
  -pre_assign { O2 = { add_101.out.1 ANY 8 } } \
  -post_resource { { 8 } EXTRA_ADD_2 = ADD { { src79 ANY 8 } { U`b01111111 } } } \
  -post_assign { O1 = { EXTRA_ADD_2.out.1 ANY 8 } } \
  -post_assign { O2 = { EXTRA_ADD_2.out.1 ANY 8 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_146 RSOP_148_ADD_10 } } 

guide_change_names \
  -design { float_adder } \
  { { cell sub_150 RSOP_148_ADD_11 } } 

guide_change_names \
  -design { float_adder } \
  { { cell sub_153 RSOP_148_ADD_12 } } 

guide_change_names \
  -design { float_adder } \
  { { cell EXTRA_ADD_2 RSOP_149_ADD_2 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_107 RSOP_149_ADD_4 } } 

guide_change_names \
  -design { float_adder } \
  { { cell sub_57 RSOP_150_ADD_0 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_134 RSOP_150_ADD_8 } } 

guide_change_names \
  -design { float_adder } \
  { { cell sub_58 RSOP_151_ADD_1 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_130 RSOP_151_ADD_7 } } 

guide_change_names \
  -design { float_adder } \
  { { cell EXTRA_ADD_13 RSOP_152_ADD_13 } } 

guide_change_names \
  -design { float_adder } \
  { { cell sub_180 RSOP_152_ADD_15 } } 

guide_change_names \
  -design { float_adder } \
  { { cell gt_129 gt_x_1 } } 

guide_change_names \
  -design { float_adder } \
  { { cell lt_133 lt_x_2 } } 

guide_change_names \
  -design { float_adder } \
  { { cell gte_149 gte_x_3 } } 

guide_change_names \
  -design { float_adder } \
  { { cell gt_179 gt_x_4 } } 

guide_change_names \
  -design { float_adder } \
  { { cell lt_192 lt_x_5 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_206 add_x_6 } } 

guide_change_names \
  -design { float_adder } \
  { { cell add_217 add_x_7 } } 

guide_change_names \
  -design { float_adder } \
  { { cell gt_226 gt_x_8 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_142_125_4840 } \
  -input { 8 I1 } \
  -output { 9 O1 } \
  -pre_resource { { 9 } RSOP_151_ADD_1 = SUB { { I1 ZERO 9 } { U`b001111111 } } } \
  -pre_assign { O1 = { RSOP_151_ADD_1.out.1 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_143_126_4150 } \
  -input { 10 I1 } \
  -output { 10 O1 } \
  -pre_resource { { 10 } RSOP_151_ADD_7 = ADD { { I1 } { U`b0000000001 } } } \
  -pre_assign { O1 = { RSOP_151_ADD_7.out.1 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_139_128_9073 } \
  -input { 8 I1 } \
  -output { 9 O1 } \
  -pre_resource { { 9 } RSOP_150_ADD_0 = SUB { { I1 ZERO 9 } { U`b001111111 } } } \
  -pre_assign { O1 = { RSOP_150_ADD_0.out.1 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_140_129_1395 } \
  -input { 10 I1 } \
  -output { 10 O1 } \
  -pre_resource { { 10 } RSOP_150_ADD_8 = ADD { { I1 } { U`b0000000001 } } } \
  -pre_assign { O1 = { RSOP_150_ADD_8.out.1 } } 

guide_replace \
  -origin { ExTra_mutex } \
  -design { float_adder } \
  -input { 10 src85 } \
  -input { 1 src206 } \
  -input { 1 src149 } \
  -output { 10 O1 } \
  -pre_resource { { 10 } RSOP_152_ADD_13 = ADD { { src85 ANY 10 } { U`b0000000001 } } } \
  -pre_resource { { 10 } RSOP_152_ADD_15 = SUB { { src85 ANY 10 } { U`b0000000001 } } } \
  -pre_resource { { 10 } RSOP_152_SEL_145 = SELECT { { src206 } { src149 } { RSOP_152_ADD_13.out.1 ANY 10 } { RSOP_152_ADD_15.out.1 ANY 10 } } } \
  -pre_assign { O1 = { RSOP_152_SEL_145.out.1 ANY 10 } } \
  -post_resource { { 10 } RSOP_152_ADDSUB_147 = ADDSUB { { RSOP_152_SEL_148.out.1 ANY 10 } { RSOP_152_SEL_149.out.1 ZERO 10 } { src149 } } } \
  -post_resource { { 10 } RSOP_152_SEL_148 = SELECT { { src206 } { src149 } { src85 ANY 10 } { src85 ANY 10 } } } \
  -post_resource { { 1 } RSOP_152_SEL_149 = SELECT { { src206 } { src149 } { `b1 } { `b1 } } } \
  -post_resource { { 10 } RSOP_152_SEL_150 = SELECT { { src206 } { src149 } { RSOP_152_ADDSUB_147.out.1 ANY 10 } { RSOP_152_ADDSUB_147.out.1 ANY 10 } } } \
  -post_assign { O1 = { RSOP_152_SEL_150.out.1 ANY 10 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_154_130_6175 } \
  -input { 10 I1 } \
  -input { 1 I2 } \
  -output { 10 O1 } \
  -pre_resource { { 10 } RSOP_152_ADDSUB_147 = ADDSUB { { I1 ANY 10 } { U`b0000000001 } { I2 } } } \
  -pre_assign { O1 = { RSOP_152_ADDSUB_147.out.1 } } 

guide_replace \
  -origin { ExTra_mutex } \
  -design { float_adder } \
  -input { 27 src83 } \
  -input { 27 src84 } \
  -input { 1 src117 } \
  -input { 1 src118 } \
  -input { 1 src119 } \
  -output { 28 O1 } \
  -pre_resource { { 28 } RSOP_148_ADD_10 = ADD { { src83 ZERO 28 } { src84 ZERO 28 } } } \
  -pre_resource { { 28 } RSOP_148_ADD_11 = SUB { { src83 ZERO 28 } { src84 ZERO 28 } } } \
  -pre_resource { { 28 } RSOP_148_ADD_12 = SUB { { src84 ZERO 28 } { src83 ZERO 28 } } } \
  -pre_resource { { 28 } RSOP_148_SEL_31 = SELECT { { src117 } { src118 } { src119 } { RSOP_148_ADD_10.out.1 ANY 28 } { RSOP_148_ADD_11.out.1 ANY 28 } { RSOP_148_ADD_12.out.1 ANY 28 } } } \
  -pre_assign { O1 = { RSOP_148_SEL_31.out.1 ANY 28 } } \
  -post_resource { { 28 } RSOP_148_ADDSUB_33 = ADDSUB { { RSOP_148_SEL_34.out.1 ZERO 28 } { RSOP_148_SEL_35.out.1 ZERO 28 } { RSOP_148_SEL_36.out.1 } } } \
  -post_resource { { 27 } RSOP_148_SEL_34 = SELECT { { src117 } { src118 } { src119 } { src83 ANY 27 } { src83 ANY 27 } { src84 ANY 27 } } } \
  -post_resource { { 27 } RSOP_148_SEL_35 = SELECT { { src117 } { src118 } { src119 } { src84 ANY 27 } { src84 ANY 27 } { src83 ANY 27 } } } \
  -post_resource { { 1 } RSOP_148_SEL_36 = SELECT { { src117 } { src118 } { src119 } { `b0 } { `b1 } { `b1 } } } \
  -post_resource { { 28 } RSOP_148_SEL_37 = SELECT { { src117 } { src118 } { src119 } { RSOP_148_ADDSUB_33.out.1 ANY 28 } { RSOP_148_ADDSUB_33.out.1 ANY 28 } { RSOP_148_ADDSUB_33.out.1 ANY 28 } } } \
  -post_assign { O1 = { RSOP_148_SEL_37.out.1 ANY 28 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_43_133_6938 } \
  -input { 27 I1 } \
  -input { 27 I2 } \
  -input { 1 I3 } \
  -output { 28 O1 } \
  -pre_resource { { 28 } RSOP_148_ADDSUB_33 = ADDSUB { { I1 ZERO 28 } { I2 ZERO 28 } { I3 } } } \
  -pre_assign { O1 = { RSOP_148_ADDSUB_33.out.1 } } 

guide_replace \
  -origin { ExTra_mutex } \
  -design { float_adder } \
  -input { 8 src79 } \
  -input { 8 src81 } \
  -input { 1 src199 } \
  -input { 1 src100 } \
  -output { 8 O1 } \
  -pre_resource { { 8 } RSOP_149_ADD_2 = ADD { { src79 ANY 8 } { U`b01111111 } } } \
  -pre_resource { { 8 } RSOP_149_ADD_4 = ADD { { src81 ANY 8 } { U`b01111111 } } } \
  -pre_resource { { 8 } RSOP_149_SEL_134 = SELECT { { src199 } { src100 } { RSOP_149_ADD_2.out.1 ANY 8 } { RSOP_149_ADD_4.out.1 ANY 8 } } } \
  -pre_assign { O1 = { RSOP_149_SEL_134.out.1 ANY 8 } } \
  -post_resource { { 8 } RSOP_149_ADD_136 = ADD { { RSOP_149_SEL_137.out.1 ANY 8 } { RSOP_149_SEL_138.out.1 ZERO 8 } } } \
  -post_resource { { 8 } RSOP_149_SEL_137 = SELECT { { src199 } { src100 } { src79 ANY 8 } { src81 ANY 8 } } } \
  -post_resource { { 7 } RSOP_149_SEL_138 = SELECT { { src199 } { src100 } { `b1111111 } { `b1111111 } } } \
  -post_resource { { 8 } RSOP_149_SEL_139 = SELECT { { src199 } { src100 } { RSOP_149_ADD_136.out.1 ANY 8 } { RSOP_149_ADD_136.out.1 ANY 8 } } } \
  -post_assign { O1 = { RSOP_149_SEL_139.out.1 ANY 8 } } 

guide_merge \
  -design { float_adder } \
  -datapath { DP_OP_142_137_8088 } \
  -input { 8 I1 } \
  -output { 8 O1 } \
  -pre_resource { { 8 } RSOP_149_ADD_136 = ADD { { I1 } { U`b01111111 } } } \
  -pre_assign { O1 = { RSOP_149_ADD_136.out.1 } } 

guide_boundary_netlist \
  -file { netlists/dw-1 } \
  { std150e_wst_105_p125 } 

guide_replace \
  -origin { Gensh } \
  -body { float_adder_DP_OP_43_133_6938_1 } \
  -input { unsigned 27 I1 bin } \
  -input { unsigned 27 I2 bin } \
  -input { unsigned 1 I3 bin } \
  -output { 28 O1 bin } \
  -pre_resource { { 28 } OP16 = ADDSUB { { I1 ZERO 28 } { I2 ZERO 28 } { I3 } } } \
  -pre_assign { O1 = { OP16.out.1 SIGN 28 } } \
  -post_resource { { 28 } OP16 = ADDSUB { { I1 ZERO 28 } { I2 ZERO 28 } { I3 } } } \
  -post_assign { O1 = { OP16.out.1 SIGN 28 } } 

guide_boundary \
  -body { float_adder_DP_OP_43_133_6938_1 } \
  -operand { I1 bin 27 } \
  -operand { I2 bin 27 } \
  -operand { I3 bin 1 } \
  -operand { OP16.out.1 bin 28 } \
  -column { I1 0 { I1[0] } } \
  -column { I1 1 { I1[1] } } \
  -column { I1 2 { I1[2] } } \
  -column { I1 3 { I1[3] } } \
  -column { I1 4 { I1[4] } } \
  -column { I1 5 { I1[5] } } \
  -column { I1 6 { I1[6] } } \
  -column { I1 7 { I1[7] } } \
  -column { I1 8 { I1[8] } } \
  -column { I1 9 { I1[9] } } \
  -column { I1 10 { I1[10] } } \
  -column { I1 11 { I1[11] } } \
  -column { I1 12 { I1[12] } } \
  -column { I1 13 { I1[13] } } \
  -column { I1 14 { I1[14] } } \
  -column { I1 15 { I1[15] } } \
  -column { I1 16 { I1[16] } } \
  -column { I1 17 { I1[17] } } \
  -column { I1 18 { I1[18] } } \
  -column { I1 19 { I1[19] } } \
  -column { I1 20 { I1[20] } } \
  -column { I1 21 { I1[21] } } \
  -column { I1 22 { I1[22] } } \
  -column { I1 23 { I1[23] } } \
  -column { I1 24 { I1[24] } } \
  -column { I1 25 { I1[25] } } \
  -column { I1 26 { I1[26] } } \
  -column { I2 0 { I2[0] } } \
  -column { I2 1 { I2[1] } } \
  -column { I2 2 { I2[2] } } \
  -column { I2 3 { I2[3] } } \
  -column { I2 4 { I2[4] } } \
  -column { I2 5 { I2[5] } } \
  -column { I2 6 { I2[6] } } \
  -column { I2 7 { I2[7] } } \
  -column { I2 8 { I2[8] } } \
  -column { I2 9 { I2[9] } } \
  -column { I2 10 { I2[10] } } \
  -column { I2 11 { I2[11] } } \
  -column { I2 12 { I2[12] } } \
  -column { I2 13 { I2[13] } } \
  -column { I2 14 { I2[14] } } \
  -column { I2 15 { I2[15] } } \
  -column { I2 16 { I2[16] } } \
  -column { I2 17 { I2[17] } } \
  -column { I2 18 { I2[18] } } \
  -column { I2 19 { I2[19] } } \
  -column { I2 20 { I2[20] } } \
  -column { I2 21 { I2[21] } } \
  -column { I2 22 { I2[22] } } \
  -column { I2 23 { I2[23] } } \
  -column { I2 24 { I2[24] } } \
  -column { I2 25 { I2[25] } } \
  -column { I2 26 { I2[26] } } \
  -column { I3 0 { I3 } } \
  -column { OP16.out.1 0 { O1[0] } } \
  -column { OP16.out.1 1 { O1[1] } } \
  -column { OP16.out.1 2 { O1[2] } } \
  -column { OP16.out.1 3 { O1[3] } } \
  -column { OP16.out.1 4 { O1[4] } } \
  -column { OP16.out.1 5 { O1[5] } } \
  -column { OP16.out.1 6 { O1[6] } } \
  -column { OP16.out.1 7 { O1[7] } } \
  -column { OP16.out.1 8 { O1[8] } } \
  -column { OP16.out.1 9 { O1[9] } } \
  -column { OP16.out.1 10 { O1[10] } } \
  -column { OP16.out.1 11 { O1[11] } } \
  -column { OP16.out.1 12 { O1[12] } } \
  -column { OP16.out.1 13 { O1[13] } } \
  -column { OP16.out.1 14 { O1[14] } } \
  -column { OP16.out.1 15 { O1[15] } } \
  -column { OP16.out.1 16 { O1[16] } } \
  -column { OP16.out.1 17 { O1[17] } } \
  -column { OP16.out.1 18 { O1[18] } } \
  -column { OP16.out.1 19 { O1[19] } } \
  -column { OP16.out.1 20 { O1[20] } } \
  -column { OP16.out.1 21 { O1[21] } } \
  -column { OP16.out.1 22 { O1[22] } } \
  -column { OP16.out.1 23 { O1[23] } } \
  -column { OP16.out.1 24 { O1[24] } } \
  -column { OP16.out.1 25 { O1[25] } } \
  -column { OP16.out.1 26 { O1[26] } } \
  -column { OP16.out.1 27 { O1[27] } } \
  -resource { OP16 { I1 I2 I3 } { OP16.out.1 } } 

guide_architecture_netlist \
  -file { netlists/dw-1 } \
  { std150e_wst_105_p125 } 

guide_datapath \
  -design { float_adder } \
  -datapath { DP_OP_43_133_6938 } \
  -body { float_adder_DP_OP_43_133_6938_1 } 

guide_change_names \
  -design { float_adder } \
  { { cell sum_reg[0] sum_reg_0_ } \
    { cell sum_reg[1] sum_reg_1_ } \
    { cell sum_reg[2] sum_reg_2_ } \
    { cell sum_reg[3] sum_reg_3_ } \
    { cell sum_reg[4] sum_reg_4_ } \
    { cell sum_reg[6] sum_reg_6_ } \
    { cell sum_reg[5] sum_reg_5_ } \
    { cell sum_reg[7] sum_reg_7_ } \
    { cell sum_reg[11] sum_reg_11_ } \
    { cell sum_reg[14] sum_reg_14_ } \
    { cell sum_reg[13] sum_reg_13_ } \
    { cell sum_reg[12] sum_reg_12_ } \
    { cell sum_reg[10] sum_reg_10_ } \
    { cell sum_reg[9] sum_reg_9_ } \
    { cell sum_reg[8] sum_reg_8_ } \
    { cell sum_reg[15] sum_reg_15_ } \
    { cell sum_reg[26] sum_reg_26_ } \
    { cell sum_reg[25] sum_reg_25_ } \
    { cell sum_reg[24] sum_reg_24_ } \
    { cell sum_reg[23] sum_reg_23_ } \
    { cell sum_reg[22] sum_reg_22_ } \
    { cell sum_reg[21] sum_reg_21_ } \
    { cell sum_reg[20] sum_reg_20_ } \
    { cell sum_reg[19] sum_reg_19_ } \
    { cell sum_reg[18] sum_reg_18_ } \
    { cell sum_reg[17] sum_reg_17_ } \
    { cell sum_reg[16] sum_reg_16_ } \
    { cell sum_reg[27] sum_reg_27_ } \
    { cell o_Z_reg[31] o_Z_reg_31_ } \
    { cell o_Z_reg[30] o_Z_reg_30_ } \
    { cell o_Z_reg[29] o_Z_reg_29_ } \
    { cell o_Z_reg[28] o_Z_reg_28_ } \
    { cell o_Z_reg[27] o_Z_reg_27_ } \
    { cell o_Z_reg[26] o_Z_reg_26_ } \
    { cell o_Z_reg[25] o_Z_reg_25_ } \
    { cell o_Z_reg[24] o_Z_reg_24_ } \
    { cell o_Z_reg[23] o_Z_reg_23_ } \
    { cell o_Z_reg[22] o_Z_reg_22_ } \
    { cell o_Z_reg[21] o_Z_reg_21_ } \
    { cell o_Z_reg[20] o_Z_reg_20_ } \
    { cell o_Z_reg[19] o_Z_reg_19_ } \
    { cell o_Z_reg[18] o_Z_reg_18_ } \
    { cell o_Z_reg[17] o_Z_reg_17_ } \
    { cell o_Z_reg[16] o_Z_reg_16_ } \
    { cell o_Z_reg[15] o_Z_reg_15_ } \
    { cell o_Z_reg[14] o_Z_reg_14_ } \
    { cell o_Z_reg[13] o_Z_reg_13_ } \
    { cell o_Z_reg[12] o_Z_reg_12_ } \
    { cell o_Z_reg[11] o_Z_reg_11_ } \
    { cell o_Z_reg[10] o_Z_reg_10_ } \
    { cell o_Z_reg[9] o_Z_reg_9_ } \
    { cell o_Z_reg[8] o_Z_reg_8_ } \
    { cell o_Z_reg[7] o_Z_reg_7_ } \
    { cell o_Z_reg[6] o_Z_reg_6_ } \
    { cell o_Z_reg[5] o_Z_reg_5_ } \
    { cell o_Z_reg[4] o_Z_reg_4_ } \
    { cell o_Z_reg[3] o_Z_reg_3_ } \
    { cell o_Z_reg[2] o_Z_reg_2_ } \
    { cell o_Z_reg[1] o_Z_reg_1_ } \
    { cell o_Z_reg[0] o_Z_reg_0_ } \
    { cell b_m_reg[25] b_m_reg_25_ } \
    { cell b_m_reg[24] b_m_reg_24_ } \
    { cell b_m_reg[23] b_m_reg_23_ } \
    { cell b_m_reg[22] b_m_reg_22_ } \
    { cell b_m_reg[21] b_m_reg_21_ } \
    { cell b_m_reg[20] b_m_reg_20_ } \
    { cell b_m_reg[19] b_m_reg_19_ } \
    { cell b_m_reg[18] b_m_reg_18_ } \
    { cell b_m_reg[17] b_m_reg_17_ } \
    { cell b_m_reg[16] b_m_reg_16_ } \
    { cell b_m_reg[15] b_m_reg_15_ } \
    { cell b_m_reg[14] b_m_reg_14_ } \
    { cell b_m_reg[13] b_m_reg_13_ } \
    { cell b_m_reg[12] b_m_reg_12_ } \
    { cell b_m_reg[11] b_m_reg_11_ } \
    { cell b_m_reg[10] b_m_reg_10_ } \
    { cell b_m_reg[9] b_m_reg_9_ } \
    { cell b_m_reg[8] b_m_reg_8_ } \
    { cell b_m_reg[7] b_m_reg_7_ } \
    { cell b_m_reg[6] b_m_reg_6_ } \
    { cell b_m_reg[5] b_m_reg_5_ } \
    { cell b_m_reg[4] b_m_reg_4_ } \
    { cell b_m_reg[3] b_m_reg_3_ } \
    { cell b_m_reg[2] b_m_reg_2_ } \
    { cell b_m_reg[1] b_m_reg_1_ } \
    { cell b_m_reg[0] b_m_reg_0_ } \
    { cell b_reg[31] b_reg_31_ } \
    { cell b_reg[30] b_reg_30_ } \
    { cell b_reg[29] b_reg_29_ } \
    { cell b_reg[28] b_reg_28_ } \
    { cell b_reg[27] b_reg_27_ } \
    { cell b_reg[26] b_reg_26_ } \
    { cell b_reg[25] b_reg_25_ } \
    { cell b_reg[24] b_reg_24_ } \
    { cell b_reg[23] b_reg_23_ } \
    { cell b_reg[22] b_reg_22_ } \
    { cell b_reg[21] b_reg_21_ } \
    { cell b_reg[20] b_reg_20_ } \
    { cell b_reg[19] b_reg_19_ } \
    { cell b_reg[18] b_reg_18_ } \
    { cell b_reg[17] b_reg_17_ } \
    { cell b_reg[16] b_reg_16_ } \
    { cell b_reg[15] b_reg_15_ } \
    { cell b_reg[14] b_reg_14_ } \
    { cell b_reg[13] b_reg_13_ } \
    { cell b_reg[12] b_reg_12_ } \
    { cell b_reg[11] b_reg_11_ } \
    { cell b_reg[10] b_reg_10_ } \
    { cell b_reg[9] b_reg_9_ } \
    { cell b_reg[8] b_reg_8_ } \
    { cell b_reg[7] b_reg_7_ } \
    { cell b_reg[6] b_reg_6_ } \
    { cell b_reg[5] b_reg_5_ } \
    { cell b_reg[4] b_reg_4_ } \
    { cell b_reg[3] b_reg_3_ } \
    { cell b_reg[2] b_reg_2_ } \
    { cell b_reg[1] b_reg_1_ } \
    { cell b_reg[0] b_reg_0_ } \
    { cell a_reg[31] a_reg_31_ } \
    { cell a_reg[30] a_reg_30_ } \
    { cell a_reg[29] a_reg_29_ } \
    { cell a_reg[28] a_reg_28_ } \
    { cell a_reg[27] a_reg_27_ } \
    { cell a_reg[26] a_reg_26_ } \
    { cell a_reg[25] a_reg_25_ } \
    { cell a_reg[24] a_reg_24_ } \
    { cell a_reg[23] a_reg_23_ } \
    { cell a_reg[22] a_reg_22_ } \
    { cell a_reg[21] a_reg_21_ } \
    { cell a_reg[20] a_reg_20_ } \
    { cell a_reg[19] a_reg_19_ } \
    { cell a_reg[18] a_reg_18_ } \
    { cell a_reg[17] a_reg_17_ } \
    { cell a_reg[16] a_reg_16_ } \
    { cell a_reg[15] a_reg_15_ } \
    { cell a_reg[14] a_reg_14_ } \
    { cell a_reg[13] a_reg_13_ } \
    { cell a_reg[12] a_reg_12_ } \
    { cell a_reg[11] a_reg_11_ } \
    { cell a_reg[10] a_reg_10_ } \
    { cell a_reg[9] a_reg_9_ } \
    { cell a_reg[8] a_reg_8_ } \
    { cell a_reg[7] a_reg_7_ } \
    { cell a_reg[6] a_reg_6_ } \
    { cell a_reg[5] a_reg_5_ } \
    { cell a_reg[4] a_reg_4_ } \
    { cell a_reg[3] a_reg_3_ } \
    { cell a_reg[2] a_reg_2_ } \
    { cell a_reg[1] a_reg_1_ } \
    { cell a_reg[0] a_reg_0_ } \
    { cell a_m_reg[25] a_m_reg_25_ } \
    { cell a_m_reg[24] a_m_reg_24_ } \
    { cell a_m_reg[23] a_m_reg_23_ } \
    { cell a_m_reg[22] a_m_reg_22_ } \
    { cell a_m_reg[21] a_m_reg_21_ } \
    { cell a_m_reg[20] a_m_reg_20_ } \
    { cell a_m_reg[19] a_m_reg_19_ } \
    { cell a_m_reg[18] a_m_reg_18_ } \
    { cell a_m_reg[17] a_m_reg_17_ } \
    { cell a_m_reg[16] a_m_reg_16_ } \
    { cell a_m_reg[15] a_m_reg_15_ } \
    { cell a_m_reg[14] a_m_reg_14_ } \
    { cell a_m_reg[13] a_m_reg_13_ } \
    { cell a_m_reg[12] a_m_reg_12_ } \
    { cell a_m_reg[11] a_m_reg_11_ } \
    { cell a_m_reg[10] a_m_reg_10_ } \
    { cell a_m_reg[9] a_m_reg_9_ } \
    { cell a_m_reg[8] a_m_reg_8_ } \
    { cell a_m_reg[7] a_m_reg_7_ } \
    { cell a_m_reg[6] a_m_reg_6_ } \
    { cell a_m_reg[5] a_m_reg_5_ } \
    { cell a_m_reg[4] a_m_reg_4_ } \
    { cell a_m_reg[3] a_m_reg_3_ } \
    { cell a_m_reg[2] a_m_reg_2_ } \
    { cell a_m_reg[1] a_m_reg_1_ } \
    { cell a_m_reg[0] a_m_reg_0_ } \
    { cell a_m_reg[26] a_m_reg_26_ } \
    { cell b_m_reg[26] b_m_reg_26_ } \
    { cell z_reg[31] z_reg_31_ } \
    { cell z_reg[22] z_reg_22_ } \
    { cell z_reg[21] z_reg_21_ } \
    { cell z_reg[20] z_reg_20_ } \
    { cell z_reg[19] z_reg_19_ } \
    { cell z_reg[18] z_reg_18_ } \
    { cell z_reg[17] z_reg_17_ } \
    { cell z_reg[16] z_reg_16_ } \
    { cell z_reg[15] z_reg_15_ } \
    { cell z_reg[14] z_reg_14_ } \
    { cell z_reg[13] z_reg_13_ } \
    { cell z_reg[12] z_reg_12_ } \
    { cell z_reg[11] z_reg_11_ } \
    { cell z_reg[10] z_reg_10_ } \
    { cell z_reg[9] z_reg_9_ } \
    { cell z_reg[8] z_reg_8_ } \
    { cell z_reg[7] z_reg_7_ } \
    { cell z_reg[6] z_reg_6_ } \
    { cell z_reg[5] z_reg_5_ } \
    { cell z_reg[4] z_reg_4_ } \
    { cell z_reg[3] z_reg_3_ } \
    { cell z_reg[2] z_reg_2_ } \
    { cell z_reg[1] z_reg_1_ } \
    { cell z_reg[0] z_reg_0_ } \
    { cell z_m_reg[20] z_m_reg_20_ } \
    { cell z_m_reg[19] z_m_reg_19_ } \
    { cell z_m_reg[18] z_m_reg_18_ } \
    { cell z_m_reg[17] z_m_reg_17_ } \
    { cell z_m_reg[16] z_m_reg_16_ } \
    { cell z_m_reg[15] z_m_reg_15_ } \
    { cell z_m_reg[14] z_m_reg_14_ } \
    { cell z_m_reg[13] z_m_reg_13_ } \
    { cell z_m_reg[12] z_m_reg_12_ } \
    { cell z_m_reg[11] z_m_reg_11_ } \
    { cell z_m_reg[10] z_m_reg_10_ } \
    { cell z_m_reg[9] z_m_reg_9_ } \
    { cell z_m_reg[8] z_m_reg_8_ } \
    { cell z_m_reg[7] z_m_reg_7_ } \
    { cell z_m_reg[6] z_m_reg_6_ } \
    { cell z_m_reg[5] z_m_reg_5_ } \
    { cell z_m_reg[4] z_m_reg_4_ } \
    { cell z_m_reg[3] z_m_reg_3_ } \
    { cell z_m_reg[2] z_m_reg_2_ } \
    { cell z_m_reg[1] z_m_reg_1_ } \
    { cell z_m_reg[0] z_m_reg_0_ } \
    { cell z_reg[28] z_reg_28_ } \
    { cell z_reg[27] z_reg_27_ } \
    { cell z_reg[26] z_reg_26_ } \
    { cell z_reg[25] z_reg_25_ } \
    { cell z_reg[24] z_reg_24_ } \
    { cell z_reg[23] z_reg_23_ } \
    { cell z_m_reg[21] z_m_reg_21_ } \
    { cell b_e_reg[9] b_e_reg_9_ } \
    { cell b_e_reg[8] b_e_reg_8_ } \
    { cell b_e_reg[7] b_e_reg_7_ } \
    { cell b_e_reg[6] b_e_reg_6_ } \
    { cell b_e_reg[5] b_e_reg_5_ } \
    { cell b_e_reg[4] b_e_reg_4_ } \
    { cell b_e_reg[3] b_e_reg_3_ } \
    { cell b_e_reg[2] b_e_reg_2_ } \
    { cell b_e_reg[1] b_e_reg_1_ } \
    { cell b_e_reg[0] b_e_reg_0_ } \
    { cell z_e_reg[7] z_e_reg_7_ } \
    { cell z_e_reg[6] z_e_reg_6_ } \
    { cell z_e_reg[5] z_e_reg_5_ } \
    { cell z_e_reg[4] z_e_reg_4_ } \
    { cell z_e_reg[3] z_e_reg_3_ } \
    { cell z_e_reg[2] z_e_reg_2_ } \
    { cell z_e_reg[1] z_e_reg_1_ } \
    { cell z_e_reg[0] z_e_reg_0_ } \
    { cell a_e_reg[9] a_e_reg_9_ } \
    { cell a_e_reg[8] a_e_reg_8_ } \
    { cell a_e_reg[7] a_e_reg_7_ } \
    { cell a_e_reg[6] a_e_reg_6_ } \
    { cell a_e_reg[5] a_e_reg_5_ } \
    { cell a_e_reg[4] a_e_reg_4_ } \
    { cell a_e_reg[3] a_e_reg_3_ } \
    { cell a_e_reg[2] a_e_reg_2_ } \
    { cell a_e_reg[1] a_e_reg_1_ } \
    { cell a_e_reg[0] a_e_reg_0_ } \
    { cell z_m_reg[22] z_m_reg_22_ } \
    { cell z_reg[29] z_reg_29_ } \
    { cell z_reg[30] z_reg_30_ } \
    { cell z_e_reg[8] z_e_reg_8_ } \
    { cell z_m_reg[23] z_m_reg_23_ } \
    { cell z_e_reg[9] z_e_reg_9_ } \
    { cell state_reg[3] state_reg_3_ } \
    { cell state_reg[2] state_reg_2_ } \
    { cell state_reg[1] state_reg_1_ } \
    { cell state_reg[0] state_reg_0_ } \
    { net C91/DATA2_0 C91_DATA2_0 } \
    { net C91/DATA2_1 C91_DATA2_1 } \
    { net C91/DATA2_2 C91_DATA2_2 } \
    { net C91/DATA2_3 C91_DATA2_3 } \
    { net C91/DATA2_4 C91_DATA2_4 } \
    { net C91/DATA2_5 C91_DATA2_5 } \
    { net C91/DATA2_6 C91_DATA2_6 } \
    { net C91/DATA2_7 C91_DATA2_7 } \
    { net C91/DATA2_8 C91_DATA2_8 } \
    { net C91/DATA2_9 C91_DATA2_9 } \
    { net C88/DATA2_0 C88_DATA2_0 } \
    { net C88/DATA2_1 C88_DATA2_1 } \
    { net C88/DATA2_2 C88_DATA2_2 } \
    { net C88/DATA2_3 C88_DATA2_3 } \
    { net C88/DATA2_4 C88_DATA2_4 } \
    { net C88/DATA2_5 C88_DATA2_5 } \
    { net C88/DATA2_6 C88_DATA2_6 } \
    { net C88/DATA2_7 C88_DATA2_7 } \
    { net C1/DATA1_8 C1_DATA1_8 } \
    { net C1/DATA1_7 C1_DATA1_7 } \
    { net C1/DATA1_6 C1_DATA1_6 } \
    { net C1/DATA1_5 C1_DATA1_5 } \
    { net C1/DATA1_4 C1_DATA1_4 } \
    { net C1/DATA1_3 C1_DATA1_3 } \
    { net C1/DATA1_2 C1_DATA1_2 } \
    { net C1/DATA1_1 C1_DATA1_1 } \
    { net C1/DATA1_0 C1_DATA1_0 } \
    { net C1/DATA2_9 C1_DATA2_9 } \
    { net C1/DATA2_8 C1_DATA2_8 } \
    { net C1/DATA2_7 C1_DATA2_7 } \
    { net C1/DATA2_6 C1_DATA2_6 } \
    { net C1/DATA2_5 C1_DATA2_5 } \
    { net C1/DATA2_4 C1_DATA2_4 } \
    { net C1/DATA2_3 C1_DATA2_3 } \
    { net C1/DATA2_2 C1_DATA2_2 } \
    { net C1/DATA2_1 C1_DATA2_1 } \
    { net C1/DATA2_0 C1_DATA2_0 } \
    { net C2/Z_26 C2_Z_26 } \
    { net C2/Z_25 C2_Z_25 } \
    { net C2/Z_24 C2_Z_24 } \
    { net C2/Z_23 C2_Z_23 } \
    { net C2/Z_22 C2_Z_22 } \
    { net C2/Z_21 C2_Z_21 } \
    { net C2/Z_20 C2_Z_20 } \
    { net C2/Z_19 C2_Z_19 } \
    { net C2/Z_18 C2_Z_18 } \
    { net C2/Z_17 C2_Z_17 } \
    { net C2/Z_16 C2_Z_16 } \
    { net C2/Z_15 C2_Z_15 } \
    { net C2/Z_14 C2_Z_14 } \
    { net C2/Z_13 C2_Z_13 } \
    { net C2/Z_12 C2_Z_12 } \
    { net C2/Z_11 C2_Z_11 } \
    { net C2/Z_10 C2_Z_10 } \
    { net C2/Z_9 C2_Z_9 } \
    { net C2/Z_8 C2_Z_8 } \
    { net C2/Z_7 C2_Z_7 } \
    { net C2/Z_6 C2_Z_6 } \
    { net C2/Z_5 C2_Z_5 } \
    { net C2/Z_4 C2_Z_4 } \
    { net C2/Z_3 C2_Z_3 } \
    { net C2/Z_2 C2_Z_2 } \
    { net C2/Z_1 C2_Z_1 } \
    { net C2/Z_0 C2_Z_0 } \
    { net C3/Z_26 C3_Z_26 } \
    { net C3/Z_25 C3_Z_25 } \
    { net C3/Z_24 C3_Z_24 } \
    { net C3/Z_23 C3_Z_23 } \
    { net C3/Z_22 C3_Z_22 } \
    { net C3/Z_21 C3_Z_21 } \
    { net C3/Z_20 C3_Z_20 } \
    { net C3/Z_19 C3_Z_19 } \
    { net C3/Z_18 C3_Z_18 } \
    { net C3/Z_17 C3_Z_17 } \
    { net C3/Z_16 C3_Z_16 } \
    { net C3/Z_15 C3_Z_15 } \
    { net C3/Z_14 C3_Z_14 } \
    { net C3/Z_13 C3_Z_13 } \
    { net C3/Z_12 C3_Z_12 } \
    { net C3/Z_11 C3_Z_11 } \
    { net C3/Z_10 C3_Z_10 } \
    { net C3/Z_9 C3_Z_9 } \
    { net C3/Z_8 C3_Z_8 } \
    { net C3/Z_7 C3_Z_7 } \
    { net C3/Z_6 C3_Z_6 } \
    { net C3/Z_5 C3_Z_5 } \
    { net C3/Z_4 C3_Z_4 } \
    { net C3/Z_3 C3_Z_3 } \
    { net C3/Z_2 C3_Z_2 } \
    { net C3/Z_1 C3_Z_1 } \
    { net C3/Z_0 C3_Z_0 } \
    { net C1/Z_7 C1_Z_7 } \
    { net C1/Z_6 C1_Z_6 } \
    { net C1/Z_5 C1_Z_5 } \
    { net C1/Z_4 C1_Z_4 } \
    { net C1/Z_3 C1_Z_3 } \
    { net C1/Z_2 C1_Z_2 } \
    { net C1/Z_1 C1_Z_1 } \
    { net C1/Z_0 C1_Z_0 } } 

guide_change_names \
  -design { float_adder_DP_OP_142_125_4840_0 } \
  { { net n21 O1[8] } \
    { net n20 O1[7] } \
    { net n19 O1[6] } \
    { net n18 O1[5] } \
    { net n17 O1[4] } \
    { net n16 O1[3] } \
    { net n15 O1[2] } \
    { net n14 O1[1] } \
    { net n13 O1[0] } \
    { net n28 I1[7] } \
    { net n27 I1[6] } \
    { net n26 I1[5] } \
    { net n25 I1[4] } \
    { net n24 I1[3] } \
    { net n23 I1[2] } \
    { net n22 I1[1] } \
    { net n8 I1[0] } } 

guide_change_names \
  -design { float_adder_DP_OP_143_126_4150_0 } \
  { { net n23 O1[9] } \
    { net n22 O1[8] } \
    { net n21 O1[7] } \
    { net n20 O1[6] } \
    { net n19 O1[5] } \
    { net n18 O1[4] } \
    { net n17 O1[3] } \
    { net n16 O1[2] } \
    { net n15 O1[1] } \
    { net n14 O1[0] } \
    { net n32 I1[9] } \
    { net n31 I1[8] } \
    { net n30 I1[7] } \
    { net n29 I1[6] } \
    { net n28 I1[5] } \
    { net n27 I1[4] } \
    { net n26 I1[3] } \
    { net n25 I1[2] } \
    { net n24 I1[1] } \
    { net n9 I1[0] } } 

guide_change_names \
  -design { float_adder_DP_OP_139_128_9073_0 } \
  { { net n21 O1[8] } \
    { net n20 O1[7] } \
    { net n19 O1[6] } \
    { net n18 O1[5] } \
    { net n17 O1[4] } \
    { net n16 O1[3] } \
    { net n15 O1[2] } \
    { net n14 O1[1] } \
    { net n13 O1[0] } \
    { net n28 I1[7] } \
    { net n27 I1[6] } \
    { net n26 I1[5] } \
    { net n25 I1[4] } \
    { net n24 I1[3] } \
    { net n23 I1[2] } \
    { net n22 I1[1] } \
    { net n8 I1[0] } } 

guide_change_names \
  -design { float_adder_DP_OP_140_129_1395_0 } \
  { { net n23 O1[9] } \
    { net n22 O1[8] } \
    { net n21 O1[7] } \
    { net n20 O1[6] } \
    { net n19 O1[5] } \
    { net n18 O1[4] } \
    { net n17 O1[3] } \
    { net n16 O1[2] } \
    { net n15 O1[1] } \
    { net n14 O1[0] } \
    { net n32 I1[9] } \
    { net n31 I1[8] } \
    { net n30 I1[7] } \
    { net n29 I1[6] } \
    { net n28 I1[5] } \
    { net n27 I1[4] } \
    { net n26 I1[3] } \
    { net n25 I1[2] } \
    { net n24 I1[1] } \
    { net n9 I1[0] } } 

guide_change_names \
  -design { float_adder_DP_OP_154_130_6175_0 } \
  { { net n24 O1[9] } \
    { net n23 O1[8] } \
    { net n22 O1[7] } \
    { net n21 O1[6] } \
    { net n20 O1[5] } \
    { net n19 O1[4] } \
    { net n18 O1[3] } \
    { net n17 O1[2] } \
    { net n16 O1[1] } \
    { net n15 O1[0] } \
    { net n34 I1[9] } \
    { net n33 I1[8] } \
    { net n32 I1[7] } \
    { net n31 I1[6] } \
    { net n30 I1[5] } \
    { net n29 I1[4] } \
    { net n28 I1[3] } \
    { net n27 I1[2] } \
    { net n26 I1[1] } \
    { net n10 I1[0] } \
    { net n25 I2 } } 

guide_change_names \
  -design { float_adder_DP_OP_43_133_6938_1 } \
  { { net n336 O1[27] } \
    { net n335 O1[26] } \
    { net n334 O1[25] } \
    { net n333 O1[24] } \
    { net n332 O1[23] } \
    { net n331 O1[22] } \
    { net n330 O1[21] } \
    { net n329 O1[20] } \
    { net n328 O1[19] } \
    { net n327 O1[18] } \
    { net n326 O1[17] } \
    { net n325 O1[16] } \
    { net n324 O1[15] } \
    { net n323 O1[14] } \
    { net n322 O1[13] } \
    { net n321 O1[12] } \
    { net n320 O1[11] } \
    { net n319 O1[10] } \
    { net n318 O1[9] } \
    { net n317 O1[8] } \
    { net n316 O1[7] } \
    { net n315 O1[6] } \
    { net n314 O1[5] } \
    { net n313 O1[4] } \
    { net n312 O1[3] } \
    { net n311 O1[2] } \
    { net n310 O1[1] } \
    { net n309 O1[0] } \
    { net n364 I2[26] } \
    { net n363 I2[25] } \
    { net n362 I2[24] } \
    { net n361 I2[23] } \
    { net n360 I2[22] } \
    { net n359 I2[21] } \
    { net n358 I2[20] } \
    { net n357 I2[19] } \
    { net n356 I2[18] } \
    { net n355 I2[17] } \
    { net n354 I2[16] } \
    { net n353 I2[15] } \
    { net n352 I2[14] } \
    { net n351 I2[13] } \
    { net n350 I2[12] } \
    { net n349 I2[11] } \
    { net n348 I2[10] } \
    { net n347 I2[9] } \
    { net n346 I2[8] } \
    { net n345 I2[7] } \
    { net n344 I2[6] } \
    { net n343 I2[5] } \
    { net n342 I2[4] } \
    { net n341 I2[3] } \
    { net n340 I2[2] } \
    { net n339 I2[1] } \
    { net n338 I2[0] } \
    { net n391 I1[26] } \
    { net n390 I1[25] } \
    { net n389 I1[24] } \
    { net n388 I1[23] } \
    { net n387 I1[22] } \
    { net n386 I1[21] } \
    { net n385 I1[20] } \
    { net n384 I1[19] } \
    { net n383 I1[18] } \
    { net n382 I1[17] } \
    { net n381 I1[16] } \
    { net n380 I1[15] } \
    { net n379 I1[14] } \
    { net n378 I1[13] } \
    { net n377 I1[12] } \
    { net n376 I1[11] } \
    { net n375 I1[10] } \
    { net n374 I1[9] } \
    { net n373 I1[8] } \
    { net n372 I1[7] } \
    { net n371 I1[6] } \
    { net n370 I1[5] } \
    { net n369 I1[4] } \
    { net n368 I1[3] } \
    { net n367 I1[2] } \
    { net n366 I1[1] } \
    { net n365 I1[0] } \
    { net n337 I3 } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output ./netlist/ADS1292/ADS1292_Filter/float_adder/tcl/float_adder.vg } } } 

#---- Recording stopped at Wed May 13 20:14:33 2020
>>>>>>> jin

setup
