
There are no discarded input sections

Memory Configuration

Name             Origin             Length             Attributes
IMEM             0x00000000         0x00008000         xr!w
DMEM             0x10000000         0x00008000         rw!x
*default*        0x00000000         0xffffffff

Linker script and memory map

                0x00000400                        _HEAP_SIZE = 0x400
                0x00000200                        _STACK_SIZE = 0x200
                0x00000000                        . = ORIGIN (IMEM)

.text           0x00000000      0x458
                0x00000000                        _text_start = .
 *(.text .text.*)
 .text          0x00000000       0x70 /tmp/ccezgCBA.o
                0x00000000                _boot_crt
 .text          0x00000070       0x74 /tmp/cc50v5Qf.ltrans0.ltrans.o
                0x000000a0                memset
                0x000000c0                memcpy
 .text.startup  0x000000e4      0x374 /tmp/cc50v5Qf.ltrans0.ltrans.o
                0x000000e4                main
 *(.rodata .rodata.*)
 *(.srodata .srodata.*)
                0x00000458                        . = ALIGN (0x4)
                0x00000458                        _text_end = .
                0x00000458                        _idata_start = _text_end

.rela.dyn       0x00000458        0x0
 .rela.text     0x00000458        0x0 /tmp/ccezgCBA.o

.data           0x10000000        0x0 load address 0x00000458
                0x10000000                        _data_start = .
 *(.data .data.*)
 .data          0x10000000        0x0 /tmp/ccezgCBA.o
 .data          0x10000000        0x0 /tmp/cc50v5Qf.ltrans0.ltrans.o
                0x10000000                        . = ALIGN (0x8)
                0x10000800                        PROVIDE (__global_pointer$ = (. + 0x800))
 *(.sdata .sdata.*)
                0x10000000                        . = ALIGN (0x4)
                0x10000000                        _data_end = .

.bss            0x10000000      0x804 load address 0x00000458
                0x10000000                        _bss_start = .
 *(.bss .bss.*)
 .bss           0x10000000        0x0 /tmp/ccezgCBA.o
 .bss           0x10000000      0x800 /tmp/cc50v5Qf.ltrans0.ltrans.o
 *(.sbss .sbss.*)
 .sbss          0x10000800        0x4 /tmp/cc50v5Qf.ltrans0.ltrans.o
 *(COMMON)
                0x10000804                        . = ALIGN (0x4)
                0x10000804                        _bss_end = .
                0x10000810                        . = ALIGN (0x10)

.heap           0x10000804      0x40c load address 0x00000c5c
                0x10000804                        _heap_start = .
                0x10000c04                        . = (. + _HEAP_SIZE)
 *fill*         0x10000804      0x400 
                0x10000c10                        . = ALIGN (0x10)
 *fill*         0x10000c04        0xc 
                0x10000c10                        _heap_end = .
                0x10000c10                        . = ALIGN (0x8)
                [!provide]                        PROVIDE (_end = .)
                [!provide]                        PROVIDE (end = .)
                0x10008000                        PROVIDE (_stack_start = (ORIGIN (DMEM) + LENGTH (DMEM)))

.stack          0x10007e00      0x200
                0x10008000                        . = (. + _STACK_SIZE)
 *fill*         0x10007e00      0x200 
                0x10007e00                        _stack_end = (_stack_start - SIZEOF (.stack))
LOAD /tmp/ccezgCBA.o
LOAD /tmp/ccCRmo5U.o
LOAD /tmp/cc50v5Qf.ltrans0.ltrans.o
LOAD /tmp/ccZssZK5.o
LOAD /tmp/cc4h54eI.o
LOAD /tmp/ccoR8Jv5.o
LOAD /tmp/cceDCETt.o
LOAD /tmp/ccLZKaba.o
LOAD /usr/lib/gcc/riscv64-unknown-elf/13.2.0/rv32i/ilp32/libgcc.a
OUTPUT(/mnt/e/GoogleDrive/Projekti/ChiliChips/wireguard-fpga/3.build/sw_build/main.elf elf32-littleriscv)

.riscv.attributes
                0x00000000       0x1c
 .riscv.attributes
                0x00000000       0x1a /tmp/ccezgCBA.o
 .riscv.attributes
                0x0000001a       0x1c /tmp/cc50v5Qf.ltrans0.ltrans.o

.comment        0x00000000       0x22
 .comment       0x00000000       0x22 /tmp/cc50v5Qf.ltrans0.ltrans.o
                                 0x23 (size before relaxing)
