Determining the location of the ModelSim executable...

Using: /home/civ/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source="/home/civ/SAP-BR/test_fib.vwf" --testbench_file="/home/civ/SAP-BR/simulation/qsim/test_fib.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Aug 17 18:56:11 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/test_fib.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/test_fib.vwf.vt
ng test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/civ/SAP-BR/simulation/qsim/" rafaelAula2 -c rafaelAula2

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Aug 17 18:56:11 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2Info (204019): Generated file rafaelAula2.vo in folder "/home/civ/SAP-BR/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 602 megabytes    Info: Processing ended: Sun Aug 17 18:56:12 2025    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/civ/SAP-BR/simulation/qsim/rafaelAula2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/civ/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do rafaelAula2.do

Reading pref.tcl
# 2020.1
# do rafaelAula2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:12 on Aug 17,2025# vlog -work work rafaelAula2.vo 
# -- Compiling module SAP_BR
# -- Compiling module hard_block
# # Top level modules:# 	SAP_BR
# End time: 18:56:12 on Aug 17,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:12 on Aug 17,2025# vlog -work work test_fib.vwf.vt 
# -- Compiling module SAP_BR_vlg_vec_tst
# 
# Top level modules:# 	SAP_BR_vlg_vec_tst# End time: 18:56:12 on Aug 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SAP_BR_vlg_vec_tst # Start time: 18:56:12 on Aug 17,2025# Loading work.SAP_BR_vlg_vec_tst# Loading work.SAP_BR# Loading work.hard_block# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl# Loading fiftyfivenm_ver.fiftyfivenm_mux41# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg# Loading altera_ver.dffeas# Loading fiftyfivenm_ver.fiftyfivenm_unvm# Loading fiftyfivenm_ver.fiftyfivenm_adcblock# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.#    Time: 0 ps  Iteration: 0  Instance: /SAP_BR_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: rafaelAula2.vo Line: 14662# ** Warning: (vsim-3722) rafaelAula2.vo(14662): [TFMPC] - Missing connection for port 'clk_dft'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.#    Time: 0 ps  Iteration: 0  Instance: /SAP_BR_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: rafaelAula2.vo Line: 14685# ** Warning: (vsim-3722) rafaelAula2.vo(14685): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : test_fib.vwf.vt(191)#    Time: 50 us  Iteration: 0  Instance: /SAP_BR_vlg_vec_tst
# End time: 18:56:13 on Aug 17,2025, Elapsed time: 0:00:01# Errors: 0, Warnings: 4
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/civ/SAP-BR/test_fib.vwf...

Reading /home/civ/SAP-BR/simulation/qsim/rafaelAula2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/civ/SAP-BR/simulation/qsim/rafaelAula2_20250817185613.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.