###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       569786   # Number of WRITE/WRITEP commands
num_reads_done                 =      1544039   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1250838   # Number of read row buffer hits
num_read_cmds                  =      1544021   # Number of READ/READP commands
num_writes_done                =       569817   # Number of read requests issued
num_write_row_hits             =       466779   # Number of write row buffer hits
num_act_cmds                   =       400640   # Number of ACT commands
num_pre_cmds                   =       400610   # Number of PRE commands
num_ondemand_pres              =       372894   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646185   # Cyles of rank active rank.0
rank_active_cycles.1           =      9608904   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353815   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       391096   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2047120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33418   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5390   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3056   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2267   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1620   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1204   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1007   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          881   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          794   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17120   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          125   # Write cmd latency (cycles)
write_latency[20-39]           =          917   # Write cmd latency (cycles)
write_latency[40-59]           =         1104   # Write cmd latency (cycles)
write_latency[60-79]           =         1846   # Write cmd latency (cycles)
write_latency[80-99]           =         2595   # Write cmd latency (cycles)
write_latency[100-119]         =         3264   # Write cmd latency (cycles)
write_latency[120-139]         =         4069   # Write cmd latency (cycles)
write_latency[140-159]         =         5133   # Write cmd latency (cycles)
write_latency[160-179]         =         6217   # Write cmd latency (cycles)
write_latency[180-199]         =         7720   # Write cmd latency (cycles)
write_latency[200-]            =       536796   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       252973   # Read request latency (cycles)
read_latency[40-59]            =       125086   # Read request latency (cycles)
read_latency[60-79]            =       124169   # Read request latency (cycles)
read_latency[80-99]            =        91303   # Read request latency (cycles)
read_latency[100-119]          =        78264   # Read request latency (cycles)
read_latency[120-139]          =        70027   # Read request latency (cycles)
read_latency[140-159]          =        60285   # Read request latency (cycles)
read_latency[160-179]          =        53078   # Read request latency (cycles)
read_latency[180-199]          =        47461   # Read request latency (cycles)
read_latency[200-]             =       641374   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.84437e+09   # Write energy
read_energy                    =  6.22549e+09   # Read energy
act_energy                     =  1.09615e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69831e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87726e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01922e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99596e+09   # Active standby energy rank.1
average_read_latency           =      294.908   # Average read request latency (cycles)
average_interarrival           =      4.73064   # Average request interarrival latency (cycles)
total_energy                   =  2.32434e+10   # Total energy (pJ)
average_power                  =      2324.34   # Average power (mW)
average_bandwidth              =      18.0382   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       595300   # Number of WRITE/WRITEP commands
num_reads_done                 =      1587688   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1294800   # Number of read row buffer hits
num_read_cmds                  =      1587682   # Number of READ/READP commands
num_writes_done                =       595339   # Number of read requests issued
num_write_row_hits             =       489650   # Number of write row buffer hits
num_act_cmds                   =       403253   # Number of ACT commands
num_pre_cmds                   =       403223   # Number of PRE commands
num_ondemand_pres              =       374965   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641740   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633066   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358260   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366934   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2119045   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32254   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4540   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2775   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2220   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1463   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1207   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          973   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          941   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          790   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16922   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          107   # Write cmd latency (cycles)
write_latency[20-39]           =          896   # Write cmd latency (cycles)
write_latency[40-59]           =         1184   # Write cmd latency (cycles)
write_latency[60-79]           =         1817   # Write cmd latency (cycles)
write_latency[80-99]           =         2598   # Write cmd latency (cycles)
write_latency[100-119]         =         3222   # Write cmd latency (cycles)
write_latency[120-139]         =         4047   # Write cmd latency (cycles)
write_latency[140-159]         =         4986   # Write cmd latency (cycles)
write_latency[160-179]         =         5955   # Write cmd latency (cycles)
write_latency[180-199]         =         7294   # Write cmd latency (cycles)
write_latency[200-]            =       563194   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       218497   # Read request latency (cycles)
read_latency[40-59]            =       109296   # Read request latency (cycles)
read_latency[60-79]            =       109002   # Read request latency (cycles)
read_latency[80-99]            =        82326   # Read request latency (cycles)
read_latency[100-119]          =        72858   # Read request latency (cycles)
read_latency[120-139]          =        66194   # Read request latency (cycles)
read_latency[140-159]          =        58370   # Read request latency (cycles)
read_latency[160-179]          =        52780   # Read request latency (cycles)
read_latency[180-199]          =        47849   # Read request latency (cycles)
read_latency[200-]             =       770505   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.97174e+09   # Write energy
read_energy                    =  6.40153e+09   # Read energy
act_energy                     =   1.1033e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71965e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76128e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01645e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01103e+09   # Active standby energy rank.1
average_read_latency           =      350.104   # Average read request latency (cycles)
average_interarrival           =      4.58058   # Average request interarrival latency (cycles)
total_energy                   =  2.35568e+10   # Total energy (pJ)
average_power                  =      2355.68   # Average power (mW)
average_bandwidth              =      18.6285   # Average bandwidth
