/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mfd_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 8/25/10 1:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Aug 24 17:43:32 2010
 *                 MD5 Checksum         39761c6e4b9d69cf41e7412c1f6df022
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/a0/bchp_mfd_1.h $
 * 
 * Hydra_Software_Devel/1   8/25/10 1:19p albertl
 * HW7231-39: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MFD_1_H__
#define BCHP_MFD_1_H__

/***************************************************************************
 *MFD_1 - MPEG Feeder 1 Registers
 ***************************************************************************/
#define BCHP_MFD_1_REVISION_ID                   0x00600400 /* MPEG/Video Feeder Revision Register */
#define BCHP_MFD_1_FEEDER_CNTL                   0x00600404 /* MPEG/Video Feeder Control Register */
#define BCHP_MFD_1_FIXED_COLOUR                  0x00600408 /* MPEG/Video Feeder Fixed Colour Value Register */
#define BCHP_MFD_1_LAC_CNTL                      0x0060040c /* MPEG/Video Feeder LAC Control Register */
#define BCHP_MFD_1_STRIDE                        0x00600410 /* MPEG/Video Feeder Stride Register */
#define BCHP_MFD_1_DISP_HSIZE                    0x00600414 /* MPEG/Video Feeder Horizontal Display Size Register */
#define BCHP_MFD_1_DISP_VSIZE                    0x00600418 /* MPEG/Video Feeder Vertical Display Size Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0          0x0060041c /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_1_DATA_MODE                     0x00600424 /* MPEG/Video Feeder Data Mode Register */
#define BCHP_MFD_1_PIC_OFFSET                    0x00600428 /* MPEG/Video Feeder Picture Offset Register */
#define BCHP_MFD_1_BYTE_ORDER                    0x0060042c /* 8bit YCbCr PACKED_NEW Format byte order control */
#define BCHP_MFD_1_PIC_FEED_CMD                  0x00600430 /* MPEG/Video Feeder Picture Feed Command Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1          0x00600434 /* MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL          0x00600438 /* MPEG Feeder Chroma Sampling Control Register */
#define BCHP_MFD_1_LUMA_NMBY                     0x0060043c /* MPEG Feeder Luma NMBY Size Register */
#define BCHP_MFD_1_CHROMA_NMBY                   0x00600440 /* MPEG Feeder Chroma NMBY Size Register */
#define BCHP_MFD_1_CRC_CTRL                      0x00600444 /* MPEG/Video Feeder CRC Control Register */
#define BCHP_MFD_1_CRC_SEED                      0x00600448 /* MPEG/Video Feeder CRC Seed Register */
#define BCHP_MFD_1_LUMA_CRC                      0x0060044c /* MPEG/Video Feeder Luma CRC Register */
#define BCHP_MFD_1_CHROMA_CRC                    0x00600450 /* MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL          0x00600454 /* MPEG/Video Feeder Range Expansion / Remapping Control Register */
#define BCHP_MFD_1_FEED_STATUS                   0x00600458 /* MPEG/Video Feeder Feed Status Register */
#define BCHP_MFD_1_PICTURE0_LAC_LINE_ADDR_0      0x0060045c /* MPEG/Video Feeder Line Address Computer Line Address0 Register */
#define BCHP_MFD_1_PICTURE0_LAC_LINE_ADDR_1      0x00600460 /* MPEG/Video Feeder Line Address Computer Line Address1 Register */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG 0x00600464 /* MPEG/Video Feeder Line Address Computer Chroma Vertical Filter Configuration Register */
#define BCHP_MFD_1_LAC_LINE_FEED_CNTL            0x00600468 /* MPEG/Video Feeder Line Address Computer Line Feed Control Register */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x0060046c /* MPEG/Video Feeder Timeout and Repeat Picture Control Register */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL     0x00600470 /* MPEG/Video Feeder BVB Receiver Stall Timeout Control Register */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS 0x00600474 /* MPEG/Video Feeder Error Interrupt Status Register */
#define BCHP_MFD_1_FEEDER_BVB_STATUS             0x00600478 /* MPEG/Video Feeder BVB Status Register */
#define BCHP_MFD_1_TEST_MODE_CNTL                0x0060047c /* MPEG/Video Feeder Test Mode Control Register */
#define BCHP_MFD_1_BVB_SAMPLE_DATA               0x00600480 /* MPEG/Video Feeder BVB Output Sample Data Register */
#define BCHP_MFD_1_TEST_PORT_CNTL                0x00600484 /* MPEG/Video Feeder Test port Control Register */
#define BCHP_MFD_1_TEST_PORT_DATA                0x00600488 /* MPEG/Video Feeder Test port Data Register */
#define BCHP_MFD_1_CFG_STATUS                    0x0060048c /* MPEG/Video Feeder Hardware Configuration Register */
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE 0x00600490 /* Dering enable for the chroma reposition filter. */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R        0x00600550 /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R        0x00600554 /* MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_1_SCRATCH_REGISTER_0            0x006005f8 /* MPEG/Video Feeder Scratch 0 Register */
#define BCHP_MFD_1_SCRATCH_REGISTER_1            0x006005fc /* MPEG/Video Feeder Scratch 1 Register */

#endif /* #ifndef BCHP_MFD_1_H__ */

/* End of File */
