timestamp 1643678852
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use contact_12 contact_12_0 1 0 48 0 1 337
use contact_11 contact_11_0 1 0 2094 0 1 51
use contact_10 contact_10_0 1 0 2094 0 1 705
use nmos_m18_w0_490_sli_dli_da_p nmos_m18_w0_490_sli_dli_da_p_0 1 0 54 0 1 51
use pmos_m18_w1_470_sli_dli_da_p pmos_m18_w1_470_sli_dli_da_p_0 1 0 54 0 1 493
node "Z" 152 268.425 1030 167 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14382 914 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 368 272.293 48 337 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11316 656 0 0 4356 264 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 9578 5748.96 -36 402 nw 0 0 0 0 1113687 5504 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150790 8938 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 2094 51 pw 0 0 4100 264 0 0 0 0 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95030 5658 0 0 0 0 0 0 0 0 0 0 0 0
cap "A" "vdd" 5.5
cap "Z" "vdd" 9.90214
subcap "vdd" -3678.36
cap "vdd" "Z" 149.277
cap "vdd" "pmos_m18_w1_470_sli_dli_da_p_0/w_n59_63#" -35.631
cap "Z" "gnd" 306.24
cap "pmos_m18_w1_470_sli_dli_da_p_0/w_n59_63#" "Z" -3.4595
cap "Z" "A" 24.3066
cap "gnd" "A" 1.34444
subcap "Z" -89.7135
subcap "gnd" -1068.01
cap "gnd" "Z" 164.628
cap "vdd" "Z" 71.9771
cap "pmos_m18_w1_470_sli_dli_da_p_0/G" "nmos_m18_w0_490_sli_dli_da_p_0/G" 61.069
merge "pmos_m18_w1_470_sli_dli_da_p_0/G" "nmos_m18_w0_490_sli_dli_da_p_0/G" -33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m18_w0_490_sli_dli_da_p_0/G" "A"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq0" "pmos_m18_w1_470_sli_dli_da_p_0/S" -3580.26 0 0 0 0 -843468 -5012 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3828 -2000 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_m18_w1_470_sli_dli_da_p_0/S" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq1"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq1" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq2"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq2" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq3"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq3" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq4"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq4" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq5"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq5" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq6"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq6" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq7"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq7" "pmos_m18_w1_470_sli_dli_da_p_0/S_uq8"
merge "pmos_m18_w1_470_sli_dli_da_p_0/S_uq8" "pmos_m18_w1_470_sli_dli_da_p_0/w_n59_63#"
merge "pmos_m18_w1_470_sli_dli_da_p_0/w_n59_63#" "vdd"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq0" "nmos_m18_w0_490_sli_dli_da_p_0/S" -177.182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -680 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m18_w0_490_sli_dli_da_p_0/S" "contact_10_0/gnd"
merge "contact_10_0/gnd" "contact_11_0/gnd"
merge "contact_11_0/gnd" "pmos_m18_w1_470_sli_dli_da_p_0/gnd"
merge "pmos_m18_w1_470_sli_dli_da_p_0/gnd" "nmos_m18_w0_490_sli_dli_da_p_0/gnd"
merge "nmos_m18_w0_490_sli_dli_da_p_0/gnd" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq1"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq1" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq2"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq2" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq3"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq3" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq4"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq4" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq5"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq5" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq6"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq6" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq7"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq7" "nmos_m18_w0_490_sli_dli_da_p_0/S_uq8"
merge "nmos_m18_w0_490_sli_dli_da_p_0/S_uq8" "contact_12_0/gnd"
merge "contact_12_0/gnd" "gnd"
merge "pmos_m18_w1_470_sli_dli_da_p_0/D" "nmos_m18_w0_490_sli_dli_da_p_0/D" -82.4251 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18088 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m18_w0_490_sli_dli_da_p_0/D" "Z"
