Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May  5 11:04:12 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_control_sets -verbose -file mandelbrot_calculator_control_sets_placed.rpt
| Design       : mandelbrot_calculator
| Device       : xc7a200t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             109 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                          | rst_i_IBUF       |                3 |              5 |
|  clk_i_IBUF_BUFG | next_zReal_s[17]_i_1_n_0 | rst_i_IBUF       |                3 |             18 |
|  clk_i_IBUF_BUFG | cnt_iter_s[17]_i_1_n_0   | rst_i_IBUF       |               10 |             37 |
|  clk_i_IBUF_BUFG | finished_o_i_1_n_0       | rst_i_IBUF       |               16 |             54 |
+------------------+--------------------------+------------------+------------------+----------------+


