Design Entry;SmartDesign Check||(null)||'infr' was generated successfully||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'ir' was generated successfully||Open datasheet;liberoaction://open_report/file/ir_DataSheet.xml||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ir
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/56||infr_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/57||infr_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/58||infr_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||ir.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/59||infr_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||ir.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/60||infr_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||ir.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/61||infr_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||ir.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/62||infr_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||ir.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/63||infr_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||ir.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/64||infr_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||ir.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/65||infr_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||ir.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/66||infr_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||ir.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/67||infr_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||ir.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/68||infr_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||ir.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/69||infr_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||ir.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/70||infr_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||ir.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/71||infr_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||ir.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/72||infr_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||ir.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/73||infr_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||ir.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/84||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||ir.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/105||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||ir.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/127||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||ir.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/128||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/135||infr_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/136||infr_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/137||infr_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Users\phammel\Desktop\starter\irc\synthesis\ir.sap.||ir.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/152||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||ir.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/177||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||ir.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/178||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/189||infr_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/190||infr_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/191||infr_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\phammel\desktop\starter\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ir.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/286||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ir.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\phammel\Desktop\starter\irc\synthesis\ir.srr'/linenumber/288||null;null
Implementation;Compile;RootName:ir
Implementation;Compile||(null)||Please refer to the log file for details about 333 Warning(s) , 1 Info(s)||ir_compile_log.rpt;liberoaction://open_report/file/ir_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:ir
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||ir_placeroute_log.rpt;liberoaction://open_report/file/ir_placeroute_log.rpt||(null);(null)
