
---------- Begin Simulation Statistics ----------
final_tick                                86316070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381761                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705704                       # Number of bytes of host memory used
host_op_rate                                   382613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.94                       # Real time elapsed on the host
host_tick_rate                              329521339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100223084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086316                       # Number of seconds simulated
sim_ticks                                 86316070500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.739392                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2718064                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2725166                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            165798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4216448                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                264                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              380                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5251408                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119119                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100223084                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.726321                       # CPI: cycles per instruction
system.cpu.discardedOps                        449226                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36711201                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48288431                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12607967                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37090307                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579266                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172632141                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                40801715     40.71%     40.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     40.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               46987583     46.88%     87.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12413002     12.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100223084                       # Class of committed instruction
system.cpu.tickCycles                       135541834                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        236048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          743                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       731971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1465171                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            289                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75857                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33876                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87404                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25878016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25878016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126315                       # Request fanout histogram
system.membus.respLayer1.occupancy         1181618750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           875933000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            445531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       733907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       445007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2197007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2198372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    178013056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              178120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          110022                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9709696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           843223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 842190     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1033      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             843223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2049319500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1831692999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1310998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               606761                       # number of demand (read+write) hits
system.l2.demand_hits::total                   606883                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 122                       # number of overall hits
system.l2.overall_hits::.cpu.data              606761                       # number of overall hits
system.l2.overall_hits::total                  606883                       # number of overall hits
system.l2.demand_misses::.cpu.inst                402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125916                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126318                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               402                       # number of overall misses
system.l2.overall_misses::.cpu.data            125916                       # number of overall misses
system.l2.overall_misses::total                126318                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11502594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11538000500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35406500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11502594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11538000500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           732677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               733201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          732677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              733201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.767176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.767176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88075.870647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91351.329458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91340.905492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88075.870647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91351.329458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91340.905492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75857                       # number of writebacks
system.l2.writebacks::total                     75857                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126315                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10243370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10274668000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31298000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10243370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10274668000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.763359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.171856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.763359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.171856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        78245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81351.467260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81341.630052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        78245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81351.467260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81341.630052                       # average overall mshr miss latency
system.l2.replacements                         110022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658050                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            200266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                200266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87404                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8163412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8163412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.303834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.303834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93398.608759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93398.608759                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        87404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7289372000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7289372000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.303834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.303834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83398.608759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83398.608759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35406500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35406500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.767176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88075.870647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88075.870647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.763359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.763359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        78245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        78245                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        38512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3339182000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3339182000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       445007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        445007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86704.975073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86704.975073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2953998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2953998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76705.304978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76705.304978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15964.044492                       # Cycle average of tags in use
system.l2.tags.total_refs                     1464425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126406                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.585091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.108305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.557218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15886.378969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11841830                       # Number of tag accesses
system.l2.tags.data_accesses                 11841830                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16117120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16168320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9709696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9709696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            593169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         186722124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187315293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       593169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           593169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112490014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112490014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112490014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           593169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        186722124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            299805307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    251786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003681810500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9118                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126315                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4773733500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1262930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9509721000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18899.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37649.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207079                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  108243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.879065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.578157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.022955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3885      4.98%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48884     62.70%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5082      6.52%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1684      2.16%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1088      1.40%     77.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1424      1.83%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1429      1.83%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          838      1.07%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13645     17.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.700154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.140819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.135272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9088     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.27%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9118                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.635556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.604281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6461     70.86%     70.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.49%     71.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2335     25.61%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.64%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              197      2.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.20%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9118                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16165504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9707712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16168320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9709696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       187.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86311975000                       # Total gap between requests
system.mem_ctrls.avgGap                     426923.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16114304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9707712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 593168.800472676754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 186689499.494766741991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112467028.952621296048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       251830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27680500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9482040500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2036135173000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34600.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37652.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13420878.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            272498100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144828585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           891828840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          390012300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6813284400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17321205030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18559093440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44392750695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.304584                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48051568750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2882100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35382401750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            284143440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            151025820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           911635200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          401772960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6813284400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18065668920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17932176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44559707220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.238830                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46414744000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2882100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37019226500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10060885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10060885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10060885                       # number of overall hits
system.cpu.icache.overall_hits::total        10060885                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          524                       # number of overall misses
system.cpu.icache.overall_misses::total           524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38093000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10061409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10061409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10061409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10061409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72696.564885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72696.564885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72696.564885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72696.564885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71696.564885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71696.564885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71696.564885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71696.564885                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10060885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10060885                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10061409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10061409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72696.564885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72696.564885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71696.564885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71696.564885                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           186.698007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10061409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19201.162214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   186.698007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.729289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.729289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10061933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10061933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56702263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56702263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56702281                       # number of overall hits
system.cpu.dcache.overall_hits::total        56702281                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       769541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         769541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       769553                       # number of overall misses
system.cpu.dcache.overall_misses::total        769553                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22292114500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22292114500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22292114500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22292114500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57471804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57471804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57471834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57471834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013390                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013390                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28968.066029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28968.066029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28967.614316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28967.614316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658050                       # number of writebacks
system.cpu.dcache.writebacks::total            658050                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36873                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36873                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       732668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       732668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       732676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       732676                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19132118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19132118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19132824000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19132824000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012748                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26112.943380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26112.943380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26113.621846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26113.621846                       # average overall mshr miss latency
system.cpu.dcache.replacements                 731653                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44611555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44611555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       447676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        447676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8874263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8874263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45059231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45059231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19822.960132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19822.960132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       445424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       445424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8376566500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8376566500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18805.826583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18805.826583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12090708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12090708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13417851000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13417851000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12412573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41687.822534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41687.822534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        34621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        34621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10755551500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10755551500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37443.955313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37443.955313                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       706000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       706000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.658675                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57435081                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            732677                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.390725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.658675                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          58204635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         58204635                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86316070500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
