vendor_name = ModelSim
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLC.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX4TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX2TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/halfadder.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Prelab1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Palendrome.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Lab.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/EnergyPack.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Energy.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd
source_file = 1, custom_libraries/multiplexers/mux8to1.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/test.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX16TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/lab7.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA4.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/Waveform1.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA8.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA32.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Prelab.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLA4.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_sel/CSA8.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week9/Prelab9.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_sel/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/Waveform1.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/LEXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/AREXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/CREXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/Waveform.vwf
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/db/VHDL.cbx.xml
design_name = ALU4
instance = comp, \Z[0]~output , Z[0]~output, ALU4, 1
instance = comp, \Z[1]~output , Z[1]~output, ALU4, 1
instance = comp, \Z[2]~output , Z[2]~output, ALU4, 1
instance = comp, \Z[3]~output , Z[3]~output, ALU4, 1
instance = comp, \cOut~output , cOut~output, ALU4, 1
instance = comp, \OVFLW~output , OVFLW~output, ALU4, 1
instance = comp, \S[1]~input , S[1]~input, ALU4, 1
instance = comp, \S[2]~input , S[2]~input, ALU4, 1
instance = comp, \S[0]~input , S[0]~input, ALU4, 1
instance = comp, \Y[0]~input , Y[0]~input, ALU4, 1
instance = comp, \X[0]~input , X[0]~input, ALU4, 1
instance = comp, \ALU4_GEN:0:LEXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:0:LEXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:0:AREXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:0:AREXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:0:FADDRX|HA2|sum , \ALU4_GEN:0:FADDRX|HA2|sum, ALU4, 1
instance = comp, \Y[1]~input , Y[1]~input, ALU4, 1
instance = comp, \X[1]~input , X[1]~input, ALU4, 1
instance = comp, \ALU4_GEN:1:LEXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:1:LEXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:1:AREXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:1:AREXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:1:FADDRX|HA2|sum , \ALU4_GEN:1:FADDRX|HA2|sum, ALU4, 1
instance = comp, \Y[2]~input , Y[2]~input, ALU4, 1
instance = comp, \X[2]~input , X[2]~input, ALU4, 1
instance = comp, \ALU4_GEN:2:LEXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:2:LEXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:2:AREXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:2:AREXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:1:FADDRX|carOut , \ALU4_GEN:1:FADDRX|carOut, ALU4, 1
instance = comp, \ALU4_GEN:2:FADDRX|HA2|sum , \ALU4_GEN:2:FADDRX|HA2|sum, ALU4, 1
instance = comp, \Y[3]~input , Y[3]~input, ALU4, 1
instance = comp, \X[3]~input , X[3]~input, ALU4, 1
instance = comp, \ALU4_GEN:3:LEXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:3:LEXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:3:AREXTNDRX|MUX8_0|Y~0 , \ALU4_GEN:3:AREXTNDRX|MUX8_0|Y~0, ALU4, 1
instance = comp, \ALU4_GEN:3:FADDRX|HA2|sum , \ALU4_GEN:3:FADDRX|HA2|sum, ALU4, 1
instance = comp, \ALU4_GEN:3:FADDRX|carOut , \ALU4_GEN:3:FADDRX|carOut, ALU4, 1
