// Seed: 3641358184
module module_0 ();
endmodule
module module_1 #(
    parameter id_3 = 32'd14
) (
    id_1,
    id_2[id_3 :-1],
    _id_3
);
  output wire _id_3;
  module_0 modCall_1 ();
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_3 = id_2;
endmodule
module module_2 #(
    parameter id_12 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic _id_12;
  assign id_4 = id_12;
  assign id_11[1][id_12 :-1] = id_7;
  wire id_13;
endmodule
