

================================================================
== Vitis HLS Report for 'svm_speech_30_Pipeline_1'
================================================================
* Date:           Sat Dec 24 04:25:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SVM_speech_30
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.508 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  3.400 us|  3.400 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|      15|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dv_U   |svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R  |        2|  0|   0|    0|    32|   64|     1|         2048|
    +-------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                         |        2|  0|   0|    0|    32|   64|     1|         2048|
    +-------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_68_fu_75_p2       |         +|   0|  0|  14|           6|           1|
    |exitcond29310_fu_69_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  26|          13|          10|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |Mdl_BinaryLearners_we0               |   9|          2|    8|         16|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index284_load  |   9|          2|    6|         12|
    |loop_index284_fu_32                  |   9|          2|    6|         12|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  45|         10|   22|         44|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |loop_index284_cast_reg_101  |  6|   0|   64|         58|
    |loop_index284_fu_32         |  6|   0|    6|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 15|   0|   73|         58|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  svm_speech_30_Pipeline_1|  return value|
|Mdl_BinaryLearners_address0  |  out|    9|   ap_memory|        Mdl_BinaryLearners|         array|
|Mdl_BinaryLearners_ce0       |  out|    1|   ap_memory|        Mdl_BinaryLearners|         array|
|Mdl_BinaryLearners_we0       |  out|    8|   ap_memory|        Mdl_BinaryLearners|         array|
|Mdl_BinaryLearners_d0        |  out|   64|   ap_memory|        Mdl_BinaryLearners|         array|
+-----------------------------+-----+-----+------------+--------------------------+--------------+

