{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666671669589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666671669591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 23:21:09 2022 " "Processing started: Mon Oct 24 23:21:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666671669591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671669591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671669591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666671670341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666671670342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666671676663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/lab7_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc " "Found entity 1: lab7_soc" {  } { { "lab7_soc/synthesis/lab7_soc.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_irq_mapper " "Found entity 1: lab7_soc_irq_mapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0 " "Found entity 1: lab7_soc_mm_interconnect_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676691 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676697 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676697 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676697 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676697 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_008_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676704 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_008 " "Found entity 2: lab7_soc_mm_interconnect_0_router_008" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676705 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_002 " "Found entity 2: lab7_soc_mm_interconnect_0_router_002" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666671676706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676706 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router " "Found entity 2: lab7_soc_mm_interconnect_0_router" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_usb_rst " "Found entity 1: lab7_soc_usb_rst" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_usb_rst.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_usb_gpx " "Found entity 1: lab7_soc_usb_gpx" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_usb_gpx.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_timer_0 " "Found entity 1: lab7_soc_timer_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_timer_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sysid_qsys_0 " "Found entity 1: lab7_soc_sysid_qsys_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_spi_0 " "Found entity 1: lab7_soc_spi_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676717 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7_soc_sdram_pll_stdsync_sv6" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676717 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab7_soc_sdram_pll_altpll_vg92" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676717 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_sdram_pll " "Found entity 4: lab7_soc_sdram_pll" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_input_efifo_module " "Found entity 1: lab7_soc_sdram_input_efifo_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676718 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram " "Found entity 2: lab7_soc_sdram" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_onchip_memory2_0 " "Found entity 1: lab7_soc_onchip_memory2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0 " "Found entity 1: lab7_soc_nios2_gen2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7_soc_nios2_gen2_0_cpu " "Found entity 21: lab7_soc_nios2_gen2_0_cpu" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_leds_pio " "Found entity 1: lab7_soc_leds_pio" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_keycode " "Found entity 1: lab7_soc_keycode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_keycode.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_key " "Found entity 1: lab7_soc_key" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_key.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7_soc_jtag_uart_0_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7_soc_jtag_uart_0_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_jtag_uart_0 " "Found entity 5: lab7_soc_jtag_uart_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_hex_digits_pio " "Found entity 1: lab7_soc_hex_digits_pio" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_hex_digits_pio.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(115) " "Verilog HDL information at vga_text_avl_interface.sv(115): always construct contains both blocking and non-blocking assignments" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666671676738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "lab7_soc/synthesis/submodules/font_rom.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(115) " "Verilog HDL information at vga_text_avl_interface.sv(115): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666671676745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671676745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671676745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(112) " "Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for \"Reset_h\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671676745 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666671676765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666671676765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666671676765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666671676767 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab7_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666671676768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666671676861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(112) " "Verilog HDL or VHDL warning at lab7.sv(112): object \"Reset_h\" assigned a value but never read" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666671676862 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab7.sv" "hex_driver4" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671676868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc lab7_soc:u0 " "Elaborating entity \"lab7_soc\" for hierarchy \"lab7_soc:u0\"" {  } { { "lab7.sv" "u0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671676872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "vga_text_mode_controller" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671676906 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blank vga_text_avl_interface.sv(117) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(117): variable \"blank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawxsig vga_text_avl_interface.sv(126) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(126): variable \"drawxsig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawxsig vga_text_avl_interface.sv(127) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(127): variable \"drawxsig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_div vga_text_avl_interface.sv(129) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(129): variable \"r_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_div vga_text_avl_interface.sv(129) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(129): variable \"c_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f_addr vga_text_avl_interface.sv(131) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(131): variable \"f_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677229 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f_addr vga_text_avl_interface.sv(132) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(132): variable \"f_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677230 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_text_avl_interface.sv(132) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666671677230 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_base vga_text_avl_interface.sv(134) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(134): variable \"reg_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677230 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_sp vga_text_avl_interface.sv(135) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(135): variable \"reg_sp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677237 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grab_reg vga_text_avl_interface.sv(136) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(136): variable \"grab_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grab_reg vga_text_avl_interface.sv(137) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(137): variable \"grab_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grab_reg vga_text_avl_interface.sv(138) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(138): variable \"grab_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grab_reg vga_text_avl_interface.sv(139) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(139): variable \"grab_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_div vga_text_avl_interface.sv(142) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(142): variable \"c_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_div vga_text_avl_interface.sv(143) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(143): variable \"r_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawysig vga_text_avl_interface.sv(145) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(145): variable \"drawysig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "spriteysig vga_text_avl_interface.sv(145) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(145): variable \"spriteysig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_code vga_text_avl_interface.sv(145) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(145): variable \"char_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text_avl_interface.sv(145) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(145): truncated value with size 32 to match size of target (11)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_out vga_text_avl_interface.sv(155) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(155): variable \"sprite_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677238 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sprite_data vga_text_avl_interface.sv(157) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(157): variable \"sprite_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawxsig vga_text_avl_interface.sv(157) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(157): variable \"drawxsig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "spritexsig vga_text_avl_interface.sv(157) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(157): variable \"spritexsig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Fore_R vga_text_avl_interface.sv(159) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(159): variable \"Fore_R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Fore_G vga_text_avl_interface.sv(160) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(160): variable \"Fore_G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Fore_B vga_text_avl_interface.sv(161) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(161): variable \"Fore_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Back_R vga_text_avl_interface.sv(166) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(166): variable \"Back_R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Back_G vga_text_avl_interface.sv(167) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(167): variable \"Back_G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Back_B vga_text_avl_interface.sv(168) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(168): variable \"Back_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666671677239 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_div vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"c_div\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_div vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"r_div\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_addr vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"f_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_base vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"reg_base\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_sp vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"reg_sp\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grab_reg vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"grab_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677240 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char_code vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"char_code\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spritexsig vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"spritexsig\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spriteysig vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"spriteysig\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite_addr vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"sprite_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fore_R vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Fore_R\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fore_G vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Fore_G\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fore_B vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Fore_B\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Back_R vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Back_R\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Back_G vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Back_G\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Back_B vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"Back_B\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite_data vga_text_avl_interface.sv(115) " "Verilog HDL Always Construct warning at vga_text_avl_interface.sv(115): inferring latch(es) for variable \"sprite_data\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666671677244 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677983 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677983 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677983 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677983 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677983 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_data\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"sprite_data\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_B\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_B\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_B\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_B\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_B\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_B\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_B\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_B\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_G\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_G\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_G\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_G\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_G\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_G\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_G\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_G\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_R\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_R\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_R\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_R\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_R\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_R\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Back_R\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Back_R\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_B\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_B\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_B\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_B\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_B\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_B\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_B\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_B\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_G\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_G\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677984 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_G\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_G\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_G\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_G\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_G\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_G\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_R\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_R\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_R\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_R\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_R\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_R\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fore_R\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"Fore_R\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteysig\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spriteysig\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677985 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spritexsig\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"spritexsig\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"char_code\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677986 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677987 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677987 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677988 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677988 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677988 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677989 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677989 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677989 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677990 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[10\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[10\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677990 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[11\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[11\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677990 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[12\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[12\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677991 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[13\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[13\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677991 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[14\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[14\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677991 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[15\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[15\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677991 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[16\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[16\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677992 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[17\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[17\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677992 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[18\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[18\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677992 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[19\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[19\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677993 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[20\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[20\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677993 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[21\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[21\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677993 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[22\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[22\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677994 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[23\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[23\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677994 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[24\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[24\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677994 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[25\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[25\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677995 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[26\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[26\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677995 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[27\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[27\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677995 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[28\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[28\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677996 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[29\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[29\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677996 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[30\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[30\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677996 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grab_reg\[31\] vga_text_avl_interface.sv(115) " "Inferred latch for \"grab_reg\[31\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sp\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_sp\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sp\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_sp\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_base\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"reg_base\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677997 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_addr\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"f_addr\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_div\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"r_div\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[0\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[0\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[1\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[1\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[2\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[2\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[3\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[3\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677998 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[4\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[4\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[5\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[5\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[6\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[6\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[7\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[7\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[8\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[8\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_div\[9\] vga_text_avl_interface.sv(115) " "Inferred latch for \"c_div\[9\]\" at vga_text_avl_interface.sv(115)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[0\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[0\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[1\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[1\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[2\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[2\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[3\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[3\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[4\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[4\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[5\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[5\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[6\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[6\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[7\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[7\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[8\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[8\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[9\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[9\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_addr\[10\] vga_text_avl_interface.sv(126) " "Inferred latch for \"sprite_addr\[10\]\" at vga_text_avl_interface.sv(126)" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671677999 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0 " "Elaborating entity \"vga_controller\" for hierarchy \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "controller0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666671704594 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller|vga_controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666671704594 "|lab7|lab7_soc:u0|vga_text_avl_interface:vga_text_mode_controller|vga_controller:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|font_rom:bitmaps " "Elaborating entity \"font_rom\" for hierarchy \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|font_rom:bitmaps\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "bitmaps" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_hex_digits_pio lab7_soc:u0\|lab7_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab7_soc_hex_digits_pio\" for hierarchy \"lab7_soc:u0\|lab7_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "hex_digits_pio" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0 lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7_soc_jtag_uart_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "jtag_uart_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_w lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_w" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "wfifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671704824 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671704824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671704963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671704963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_r lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_r" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671704969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "lab7_soc_jtag_uart_0_alt_jtag_atlantic" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671705223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671705223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671705223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671705223 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671705223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:u0\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_key lab7_soc:u0\|lab7_soc_key:key " "Elaborating entity \"lab7_soc_key\" for hierarchy \"lab7_soc:u0\|lab7_soc_key:key\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "key" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_keycode lab7_soc:u0\|lab7_soc_keycode:keycode " "Elaborating entity \"lab7_soc_keycode\" for hierarchy \"lab7_soc:u0\|lab7_soc_keycode:keycode\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "keycode" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_leds_pio lab7_soc:u0\|lab7_soc_leds_pio:leds_pio " "Elaborating entity \"lab7_soc_leds_pio\" for hierarchy \"lab7_soc:u0\|lab7_soc_leds_pio:leds_pio\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "leds_pio" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0 lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7_soc_nios2_gen2_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "nios2_gen2_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "cpu" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_test_bench lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_test_bench" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_a_module lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_a" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671705997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706004 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671706004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671706037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671706037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_b_module lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_b" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706090 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671706090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_break lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_im lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_ocimem lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706207 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671706207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671706240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671706240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_tck lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706291 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671706291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:u0\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_onchip_memory2_0 lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7_soc_onchip_memory2_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "onchip_memory2_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671706318 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666671706318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5g1 " "Found entity 1: altsyncram_h5g1" {  } { { "db/altsyncram_h5g1.tdf" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/altsyncram_h5g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671706352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671706352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5g1 lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5g1:auto_generated " "Elaborating entity \"altsyncram_h5g1\" for hierarchy \"lab7_soc:u0\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram lab7_soc:u0\|lab7_soc_sdram:sdram " "Elaborating entity \"lab7_soc_sdram\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram:sdram\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_input_efifo_module lab7_soc:u0\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module " "Elaborating entity \"lab7_soc_sdram_input_efifo_module\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "the_lab7_soc_sdram_input_efifo_module" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7_soc_sdram_pll\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram_pll" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_stdsync_sv6 lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "stdsync2" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_dffpipe_l2c lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "dffpipe3" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_altpll_vg92 lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab7_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab7_soc:u0\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "sd1" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_spi_0 lab7_soc:u0\|lab7_soc_spi_0:spi_0 " "Elaborating entity \"lab7_soc_spi_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_spi_0:spi_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "spi_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sysid_qsys_0 lab7_soc:u0\|lab7_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7_soc_sysid_qsys_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sysid_qsys_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_timer_0 lab7_soc:u0\|lab7_soc_timer_0:timer_0 " "Elaborating entity \"lab7_soc_timer_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_timer_0:timer_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "timer_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_usb_gpx lab7_soc:u0\|lab7_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab7_soc_usb_gpx\" for hierarchy \"lab7_soc:u0\|lab7_soc_usb_gpx:usb_gpx\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "usb_gpx" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_usb_rst lab7_soc:u0\|lab7_soc_usb_rst:usb_rst " "Elaborating entity \"lab7_soc_usb_rst\" for hierarchy \"lab7_soc:u0\|lab7_soc_usb_rst:usb_rst\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "usb_rst" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "mm_interconnect_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671706493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_avl_mm_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "vga_text_mode_controller_avl_mm_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "key_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7_soc_mm_interconnect_0_router\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_default_decode lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_002" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002_default_decode lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_008 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_008\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_008" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_008_default_decode lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\|lab7_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_008:router_008\|lab7_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666671707639 "|lab7|lab7_soc:u0|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666671707640 "|lab7|lab7_soc:u0|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666671707640 "|lab7|lab7_soc:u0|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "crosser" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_006 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 6634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_irq_mapper lab7_soc:u0\|lab7_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7_soc_irq_mapper\" for hierarchy \"lab7_soc:u0\|lab7_soc_irq_mapper:irq_mapper\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "irq_mapper" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller_001" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/lab7_soc.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671707800 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666671712812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.24.23:21:55 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.10.24.23:21:55 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671715367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671716702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671716816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671717676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671717800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671717930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671718073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671718082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671718082 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666671718798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719376 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666671719466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671719466 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7_soc:u0\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666671741924 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666671741924 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666671792831 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666671793411 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1666671793411 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666671793411 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1666671793411 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[1\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[0\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[1\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[0\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[4\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[3\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[4\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[3\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[3\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[2\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[3\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[2\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[2\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[1\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[2\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[1\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[6\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[5\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[6\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[5\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[5\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[4\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|c_div\[5\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[4\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[4\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[1\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[4\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[1\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[5\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[2\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[5\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[2\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[6\] lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[3\] " "Duplicate LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|spriteysig\[6\]\" merged with LATCH primitive \"lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|f_addr\[3\]\"" {  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666671793566 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1666671793566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[3\] " "Latch lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[7\] " "Ports D and ENA on the latch are fed by the same signal lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[7\]" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666671793611 ""}  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666671793611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[5\] " "Latch lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[9\] " "Ports D and ENA on the latch are fed by the same signal lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[9\]" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666671793612 ""}  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666671793612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[4\] " "Latch lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|r_div\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[8\] " "Ports D and ENA on the latch are fed by the same signal lab7_soc:u0\|vga_text_avl_interface:vga_text_mode_controller\|vga_controller:controller0\|hc\[8\]" {  } { { "lab7_soc/synthesis/submodules/VGA_controller.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/VGA_controller.sv" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666671793612 ""}  } { { "lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666671793612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 352 -1 0 } } { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" 243 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" 132 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 398 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v" 253 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 273 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/ajinusnlch/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_timer_0.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v" 181 -1 0 } } { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666671794562 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666671794562 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671822331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671822331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671822331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671822331 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666671822331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666671822332 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666671822332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671824713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666671901307 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1666671902516 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1666671902516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/output_files/Lab7.map.smsg " "Generated suppressed messages file /home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/output_files/Lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671902938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666671907953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666671907953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab7/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666671911370 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666671911370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45552 " "Implemented 45552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666671911371 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666671911371 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666671911371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45261 " "Implemented 45261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666671911371 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666671911371 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666671911371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666671911371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1489 " "Peak virtual memory: 1489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666671911513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 23:25:11 2022 " "Processing ended: Mon Oct 24 23:25:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666671911513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:02 " "Elapsed time: 00:04:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666671911513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:25 " "Total CPU time (on all processors): 00:04:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666671911513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666671911513 ""}
