Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:17:41 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned/post_route_timing.rpt
| Design       : td_fused_top_tdf12_writeOutputs_unaligned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
outputCount_2_reg[2]/C         outputChanIdx_2_reg[12]/R      5.518         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[13]/R      5.518         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[14]/R      5.518         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[15]/R      5.518         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[10]/R      5.619         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[11]/R      5.619         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[8]/R       5.619         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[9]/R       5.619         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[4]/R       5.634         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[5]/R       5.634         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[6]/R       5.634         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[7]/R       5.634         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[0]/R       5.734         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[1]/R       5.734         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[2]/R       5.734         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[3]/R       5.734         
outputCount_2_reg[2]/C         empty_reg_109_reg[1]/CE        5.774         
outputCount_2_reg[2]/C         empty_reg_109_reg[2]/CE        5.774         
outputCount_2_reg[2]/C         empty_reg_109_reg[3]/CE        5.774         
outputCount_2_reg[2]/C         empty_reg_109_reg[4]/CE        5.774         
outputCount_2_reg[2]/C         empty_reg_109_reg[5]/CE        5.812         
outputCount_2_reg[2]/C         empty_reg_109_reg[6]/CE        5.812         
outputCount_2_reg[2]/C         empty_reg_109_reg[7]/CE        5.812         
outputCount_2_reg[2]/C         empty_reg_109_reg[8]/CE        5.812         
outputCount_2_reg[2]/C         empty_reg_109_reg[13]/CE       5.835         
outputCount_2_reg[2]/C         empty_reg_109_reg[14]/CE       5.835         
outputCount_2_reg[2]/C         empty_reg_109_reg[15]/CE       5.835         
outputCount_2_reg[2]/C         add_ln94_8_fu_232_p2/RSTC      5.838         
outputCount_2_reg[2]/C         empty_reg_109_reg[10]/CE       5.881         
outputCount_2_reg[2]/C         empty_reg_109_reg[11]/CE       5.881         
outputCount_2_reg[2]/C         empty_reg_109_reg[12]/CE       5.881         
outputCount_2_reg[2]/C         empty_reg_109_reg[9]/CE        5.881         
outputCount_2_reg[2]/C         empty_reg_109_reg[0]/CE        5.981         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[12]/CE     5.987         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[13]/CE     5.987         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[14]/CE     5.987         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[15]/CE     5.987         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[4]/CE      5.991         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[5]/CE      5.991         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[6]/CE      5.991         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[7]/CE      5.991         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[0]/CE      5.995         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[1]/CE      5.995         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[2]/CE      5.995         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[3]/CE      5.995         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[10]/CE     6.086         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[11]/CE     6.086         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[8]/CE      6.086         
outputCount_2_reg[2]/C         outputChanIdx_2_reg[9]/CE      6.086         
outputCount_2_reg[2]/C         add_ln94_8_fu_232_p2/CEC       6.160         
outputCount_2_reg[2]/C         icmp_ln88_reg_333_reg[0]/D     6.588         
outputCount_2_reg[0]/C         outputRow_7_3_reg[2]/CE        7.315         
outputCount_2_reg[0]/C         outputRow_7_3_reg[7]/CE        7.315         
outputCount_2_reg[0]/C         outputRow_7_3_reg[8]/CE        7.315         
outputCount_2_reg[0]/C         outputRow_7_3_reg[0]/CE        7.404         
outputCount_2_reg[0]/C         outputRow_7_3_reg[10]/CE       7.404         
outputCount_2_reg[0]/C         outputRow_7_3_reg[1]/CE        7.404         
outputCount_2_reg[0]/C         outputRow_7_3_reg[9]/CE        7.404         
outputCount_2_reg[0]/C         outputRow_7_3_reg[3]/CE        7.469         
outputCount_2_reg[0]/C         outputRow_7_3_reg[4]/CE        7.469         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[8]      7.485         
outputCount_2_reg[0]/C         outputRow_7_3_reg[11]/CE       7.506         
outputCount_2_reg[0]/C         outputRow_7_3_reg[12]/CE       7.506         
outputCount_2_reg[0]/C         outputRow_7_3_reg[15]/CE       7.506         
outputCount_2_reg[0]/C         outputRow_7_3_reg[5]/CE        7.506         
outputCount_2_reg[0]/C         outputRow_7_3_reg[13]/CE       7.585         
outputCount_2_reg[0]/C         outputRow_7_3_reg[14]/CE       7.585         
outputCount_2_reg[0]/C         outputRow_7_3_reg[6]/CE        7.585         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[6]      7.601         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[7]      7.643         
outputCount_2_reg[1]/C         outputRow_7_0_reg[0]/CE        7.661         
outputCount_2_reg[1]/C         outputRow_7_0_reg[10]/CE       7.661         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[4]      7.663         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[5]      7.673         
outputChanIdx_2_reg[1]/C       add_ln94_8_fu_232_p2/C[3]      7.707         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[3]/CE        7.715         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[6]/CE        7.715         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[7]/CE        7.715         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[10]/CE       7.716         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[13]/CE       7.716         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[14]/CE       7.716         
ap_CS_fsm_reg[2]/C             outputRow_7_2_reg[5]/CE        7.716         
outputCount_2_reg[0]/C         outputRow_7_1_reg[11]/CE       7.718         
outputCount_2_reg[0]/C         outputRow_7_1_reg[13]/CE       7.718         
outputCount_2_reg[0]/C         outputRow_7_1_reg[14]/CE       7.718         
outputCount_2_reg[0]/C         outputRow_7_1_reg[5]/CE        7.718         
ap_CS_fsm_reg[3]/C             outputCount_2_reg[1]/R         7.727         
ap_CS_fsm_reg[3]/C             outputCount_2_reg[2]/R         7.727         
ap_CS_fsm_reg[3]/C             outputCount_2_reg[3]/R         7.727         
ap_CS_fsm_reg[3]/C             outputCount_2_reg[4]/R         7.727         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[1]/R         7.737         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[2]/R         7.737         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[3]/R         7.737         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[4]/R         7.737         
outputCount_2_reg[1]/C         outputRow_7_0_reg[11]/CE       7.738         
outputCount_2_reg[1]/C         outputRow_7_0_reg[12]/CE       7.738         
outputCount_2_reg[1]/C         outputRow_7_0_reg[6]/CE        7.738         
outputCount_2_reg[1]/C         outputRow_7_0_reg[7]/CE        7.738         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[5]/R         7.757         
ap_CS_fsm_reg[3]/C             empty_reg_109_reg[6]/R         7.757         



