# 5.3. Measuring and Improving Cache Performance
* https://ydeer.tistory.com/146
* https://velog.io/@saewoohan/Ch-5-Large-and-Fast-Exploiting-Memory-Hierarchy

## 1. Measuring Cache Performance
* CPU timeì˜ ìš”ì†Œ(ì¢…ë¥˜)ë“¤(components)
    * program executiuon cycles
        * cache hit timeì„ í¬í•¨
    * memory stall cycles
        * ì£¼ë¡œ cache missë“¤ë¡œ ë¶€í„° ë°œìƒ
* ê°„ê²°í™” ê°€ì •(simplifying assumption)ì„ í•´ë³´ë©´,
![cache_performance_eq_1](./image_files/cache_performance_eq_1.png)

### (a). Cache Performance Exmaple
#### <ë¬¸ì œì—ì„œ ì£¼ì–´ì§>
* I-cache miss rate = 2%
* D-cache miss rate = 4%
* Miss penalty = 100 cycles
* Base CPI (ideal cache) = 2
* Load & stores are 36% of instructions

#### <ë¬¸ì œ í’€ì´> 

**Step 1. [í•´ì„]:**  
(1) ìºì‹œ ë¯¸ìŠ¤ìœ¨ (Cache Miss Rate)
* I-cache miss rate (ëª…ë ¹ì–´ ìºì‹œ ë¯¸ìŠ¤ìœ¨) = 2%
* D-cache miss rate (ë°ì´í„° ìºì‹œ ë¯¸ìŠ¤ìœ¨) = 4%

(2) ë¯¸ìŠ¤ íŒ¨ë„í‹° (Miss Penalty)
* Miss penalty = 100 cycles
    * ìºì‹œ ë¯¸ìŠ¤ê°€ ë°œìƒí•  ë•Œë§ˆë‹¤, ë°ì´í„°ë¥¼ ë©”ëª¨ë¦¬ì—ì„œ ê°€ì ¸ì˜¤ëŠ” ë° ì¶”ê°€ë¡œ 100 ì‚¬ì´í´ì´ ê±¸ë¦¼

(3) ì´ìƒì ì¸ CPI (Cycles Per Instruction)
* Base CPI (ideal cache) = 2
    * ì¦‰, ìºì‹œ ë¯¸ìŠ¤ê°€ ì „í˜€ ë°œìƒí•˜ì§€ ì•ŠëŠ” ì´ìƒì ì¸ ê²½ìš°, 1ê°œì˜ ëª…ë ¹ì–´ë¥¼ ì‹¤í–‰í•˜ëŠ” ë° í‰ê·  2 ì‚¬ì´í´ì´ ê±¸ë¦°ë‹¤ê³  ê°€ì •

(4) ë¡œë“œ ë° ì €ì¥ ëª…ë ¹ì–´ ë¹„ìœ¨
* Load & Store instructions = 36% (0.36)
    * ì „ì²´ ëª…ë ¹ì–´ ì¤‘ 36%ëŠ” ë©”ëª¨ë¦¬ì—ì„œ ë°ì´í„°ë¥¼ ê°€ì ¸ì˜¤ê±°ë‚˜ ì €ì¥í•˜ëŠ” ëª…ë ¹ì–´

**Step 2. [Instructionë‹¹ Miss Cycles ê³„ì‚° ê³¼ì •]:**  
**Cache missë¡œ ì¸í•´ ì¶”ê°€ë˜ëŠ” Cycle ìˆ˜**ë¥¼ ê³„ì‚°í•˜ê¸°!  
  
(1) I-cache(ëª…ë ¹ì–´ ìºì‹œ)ë¡œ ì¸í•œ ì¶”ê°€ ì‚¬ì´í´
* **I-cache missëŠ” 2% í™•ë¥ (0.02)ë¡œ ë°œìƒ, ë¯¸ìŠ¤ê°€ ë°œìƒí•˜ë©´ 100 ì‚¬ì´í´ì˜ íŒ¨ë„í‹°ê°€ ì¡´ì¬**
* ë”°ë¼ì„œ, 1ê°œì˜ ëª…ë ¹ì–´ë‹¹ í‰ê· ì ìœ¼ë¡œ cache missë¡œ ì¸í•´ ì¶”ê°€ë˜ëŠ” ì‚¬ì´í´ì€...
    * 0.02 x 100 = 2
    * ì¦‰, **I-cache ë•Œë¬¸ì— í‰ê·  2 ì‚¬ì´í´ì´ ì¶”ê°€ë¨**

(2) D-cache(ë°ì´í„° ìºì‹œ)ë¡œ ì¸í•œ ì¶”ê°€ ì‚¬ì´í´
* ì „ì²´ ëª…ë ¹ì–´ ì¤‘ 36% (0.36)ê°€ Load&Store ëª…ë ¹ì–´
* **Load&Store ëª…ë ¹ì–´ê°€ ì‹¤í–‰ë  ë•Œ, D-cache missëŠ” 4% í™•ë¥ (0.04)ë¡œ ë°œìƒ, ë¯¸ìŠ¤ê°€ ë°œìƒí•˜ë©´ 100 ì‚¬ì´í´ì˜ íŒ¨ë„í‹°ê°€ ì¡´ì¬**
* ë”°ë¼ì„œ, 1ê°œì˜ ëª…ë ¹ì–´ë‹¹ í‰ê· ì ìœ¼ë¡œ cache missë¡œ ì¸í•´ ì¶”ê°€ë˜ëŠ” ì‚¬ì´í´ì€...
    * 0.36 x 0.04 x 100 = 1.44
    * ì¦‰, **D-cache ë•Œë¬¸ì— í‰ê·  1.44 ì‚¬ì´í´ì´ ì¶”ê°€ë¨**

(3) ê³„ì‚° ê²°ê³¼: Instrutionë‹¹ Miss cycles
* **I-cache Miss Cycle**: 0.02 * 100 = 2
* **D-cache Miss Cycle**: 0.36 0.04 100 = 1.44

**Step 3. [Actual CPI(Cache Missë¡œ ì¸í•œ ì‹¤ì œ CPI) ê³„ì‚° ê³¼ì •]:** 

Actual CPIëŠ”...
~~~
`Base CPI(ì´ìƒì ì¸ ê²½ìš°)` + `I-cache ì˜í–¥` + `D-cache ì˜í–¥`
~~~
 Memory Stallì€ ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œ ë°œìƒí•˜ëŠ” ì§€ì—° ì‹œê°„(stall cycles)ì„ ì˜ë¯¸í•˜ë©°, ë³´í†µ I-cache ë¯¸ìŠ¤ì™€ D-cache ë¯¸ìŠ¤ì— ì˜í•´ ë°œìƒí•˜ëŠ” stallì„ í•©í•œ ê°’ìœ¼ë¡œ ë³¼ ìˆ˜ ìˆìŒ.

Actual CPI = 2 + (2 + 1.44) = 5.44
* Ideal CPU is 5.44/2 = 2.72 times faster

## 2. Average Access Time
* Hit timeë„ performanceì— ì¤‘ìš”í•˜ë‹¤.
* Average memory access time (AMAT)
    ~~~
    AMAT = Hit time + Miss rate * miss penalty
    ~~~
* Example
    * CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
    * AMAT = 1 + 20 * 0.05 = 2ns
        * CPI: 2 cycles per instruction

## 3. Performance Summary
* CPU ì„±ëŠ¥ì´ í–¥ìƒë˜ë©´,
    * miss penaltyê°€ ë” ì¤‘ìš”í•´ì§
    * miss penaltyê°€ ë” ë§ì€ ë¹„ì¤‘ì„ ì°¨ì§€í•˜ê²Œ ë¨
    * ì´ ì‹œê°„ ì¤‘, í”„ë¡œì„¸ì„œì—ê²Œ ì†Œëª¨ë˜ëŠ” ì‹œê°„ì´ ì¤„ì–´ë“¤ê¸°ì— "Memoryì—ì„œ ì†Œìš”ë˜ëŠ” ì‹œê°„"ì´ ë” ë§ì´ ì°¨ì§€í•¨
* ê°ì†Œí•˜ëŠ” Base CPI (ì´ìƒì ì¸ ê²½ìš°)
    * ì´ ì‹œê°„ ì¤‘ì—, Memory Stall(I-cache Miss Cycle + D-cache Miss Cycle)ì— ì†Œìš”ë˜ëŠ” ì‹œê°„ì˜ ë¹„ì¤‘ì´ ë” ì»¤ì§
        * Actual CPI = Base CPI + Memory Stall
* ì¦ê°€í•˜ëŠ” Clock Rate
    * Memory Stallì— ê±¸ë¦¬ëŠ” CPU cycleì´ ë” ë§ì•„ì§

## 4. Associative Caches(ì—°ê´€ ìºì‹œ)
### 4.1. ìºì‹œì˜ ë§¤í•‘ ë°©ì‹ 3 ê°€ì§€
| ë°©ì‹                     | ì €ì¥ ìœ„ì¹˜             | ê²€ìƒ‰ ë¹„ìš©    | ì¶©ëŒ í™•ë¥  | í•˜ë“œì›¨ì–´ ë¹„ìš© |
|------------------------|-----------------|-----------|---------|--------------|
| **Direct-mapped**      | í•œ ê°œì˜ ì§€ì •ëœ ìœ„ì¹˜ | 1ê°œë§Œ ë¹„êµ | ê°€ì¥ ë†’ìŒ | ê°€ì¥ ë‚®ìŒ |
| **n-way Set Associative** | íŠ¹ì • set ë‚´ nê°œì˜ ìœ„ì¹˜ | nê°œ ë¹„êµ   | ì¤‘ê°„    | ì¤‘ê°„ |
| **Fully Associative**  | ì–´ë””ë“  ê°€ëŠ¥          | ëª¨ë“  entry ë¹„êµ | ê°€ì¥ ë‚®ìŒ | ê°€ì¥ ë†’ìŒ |

![associative_caches](./image_files/associative_caches.png)  
Fully associativeëŠ” setì´ 1ê°œë‚˜ ë‹¤ë¦„ ì—†ìŒ  

### 4.2. Associative cache ë¹„êµ: n-way set associative vs. Fully associative
* n-way set associative
    * ê° setì€ nê°œì˜ entries
    * ë¸”ë¡ì´ ì €ì¥ë  set ê²°ì • ë°©ë²•:
        * (Block Number) modulo (#Sets in cache) ë¥¼ ì‚¬ìš©í•˜ì—¬ ë¸”ë¡ì´ ì €ì¥ë  setì„ ê²°ì •í•¨
        * set index = (Block number) % (# of sets)
            * ì˜ˆë¥¼ ë“¤ì–´, ìºì‹œì— 8ê°œì˜ setì´ ìˆê³ , Block numberê°€ 27ì´ë¼ë©´:
                * 27 % 8 = 3
                * ì¦‰, Block 27ì€ "Set 3"ì— ë“¤ì–´ê°€ì•¼ í•¨
    * íŠ¹ì • ë°ì´í„°ë¥¼ ê²€ìƒ‰í•˜ë ¤ë©´, í•´ë‹¹ setì˜ entriesë“¤ì„ í•œë²ˆì— ê²€ìƒ‰í•´ì•¼ í•¨
    * nê°œì˜ comparatorê°€ í•„ìš”(Fullyë³´ë‹¤ HW ë¹„ìš© ì €ë ´)

* Fully associative
    * blockì´ cache ì–´ë””ì—ë‚˜ ë“¤ì–´ê°ˆ ìˆ˜ ìˆìŒ (íŠ¹ì • setì— ë¬¶ì´ì§€ ì•ŠìŒ)
    * íŠ¹ì • ë°ì´í„°ë¥¼ ê²€ìƒ‰í•˜ë ¤ë©´, ëª¨ë“  entryë¥¼ í•œë²ˆì—(ë™ì‹œì—) ê²€ìƒ‰í•´ì•¼ í•¨
    * entryë§ˆë‹¤ comparatorê°€ í•„ìš”í•¨(HW ë¹„ìš© ë†’ì•„ì§)

### 4.3. Spectrum of Associativity

* 8ê°œì˜ entryë¥¼ ê°€ì§„ ìºì‹œë¥¼ ìƒê°í•´ë³´ë©´, ì•„ë˜ì˜ 4ê°€ì§€ êµ¬ì¡°ê°€ ê°€ëŠ¥í•¨
    * entryëŠ” tagì™€ dataë¡œ ì´ë£¨ì–´ì ¸ ìˆìŒ. set ì•ˆì—ì„œ way ë‹¨ìœ„ë¡œ êµ¬ë¶„í•¨
    * 1-way set associativeëŠ” direct mappedì™€ ê°™ìŒ. setì´ ê²°êµ­ block
    * setì´ 1ê°œì´ê³  ê·¸ ì•ˆì— ëª¨ë“  entryê°€ ì†í•˜ëŠ” êµ¬ì¡°ëŠ” ê²°êµ­ fully associative

![spectrum_of_associativity](./image_files/spectrum_of_associativity.png)  

### 4.4. Associativity Example
1. Direct mapped ìºì‹œì˜ Cache index ê³„ì‚°
* ìºì‹œ í¬ê¸°: 4 ë¸”ë¡ (Index: 0~3)ì´ë¼ë©´,
    * Cache index = (Block address) % 4
~~~
Cache index = "Block address" % "ìºì‹œ í¬ê¸°"
~~~

2. n-way set associative ìºì‹œì˜ Cache index ê³„ì‚°
* Setì˜ ê°œìˆ˜(n): 2-way (Set: 0~1)ì´ë¼ë©´,
    * Cache index = (Block address) % 2
    * í•œ ê°œì˜ ì¸ë±ìŠ¤(Set)ì— 2ê°œì˜ Entry(ë¼ì¸, ìŠ¬ë¡¯)ë¥¼ ì €ì¥í•  ìˆ˜ ìˆìŒ
    * ê°™ì€ Set ë‚´ì—ì„œëŠ” 2ê°œì˜ ë¸”ë¡ ì¤‘ í•˜ë‚˜ë¥¼ êµì²´í•˜ëŠ” ë°©ì‹ (LRU, FIFO ë“±) ì‚¬ìš©.
~~~
Cache index = "Block address" % "Setì˜ ê°œìˆ˜"
~~~

#### 4-blockì˜ cacheë“¤ì„ ë¹„êµ

Cache Size: 4-block  
Block address sequence: `0, 8, 0, 6, 8`  

* Direct mapped
![associativity_example_direct_mapped](./image_files/associativity_example_direct_mapped.png)  
    ~~~
    1ï¸âƒ£ block address 0) cache index = 0 % 4 = 0  
    2ï¸âƒ£ block address 8) cache index = 8 % 4 = 0  
    3ï¸âƒ£ block address 0) cache index = 0 % 4 = 0  
    4ï¸âƒ£ block address 6) cache index = 6 % 4 = 2  
    5ï¸âƒ£ block address 8) cache index = 8 % 4 = 0  
    ~~~
5ë²ˆì˜ accessì— 5ë²ˆì˜ Miss ë°œìƒ  

* 2-way set associative
![associativity_example_2-way_set_associative](./image_files/associativity_example_2-way_set_associative.png)  
    ~~~
    1ï¸âƒ£ block address 0) cache index = 0 % 2 = 0  
    2ï¸âƒ£ block address 8) cache index = 8 % 2 = 0  
    3ï¸âƒ£ block address 0) cache index = 0 % 2 = 0  
    4ï¸âƒ£ block address 6) cache index = 6 % 2 = 0  
    5ï¸âƒ£ block address 8) cache index = 8 % 4 = 0  
    ~~~
5ë²ˆì˜ accessì— 4ë²ˆì˜ Miss, 1ë²ˆì˜ Hit ë°œìƒ  

* Fully associative
![associativity_example_fully_associative](./image_files/associativity_example_fully_associative.png)    
    ~~~
    âœ… Blockì´ ìºì‹œ ì–´ë””ë“  ì €ì¥ë  ìˆ˜ ìˆê¸° ë•Œë¬¸ì— "Cache Index" ê°œë…ì´ í•„ìš”í•˜ì§€ ì•ŠìŒ.
    âœ… ëŒ€ì‹ , ìºì‹œì˜ ëª¨ë“  ì—”íŠ¸ë¦¬(ë¼ì¸)ë¥¼ ê²€ì‚¬í•´ì•¼ í•¨.
    ~~~
5ë²ˆì˜ accessì— 3ë²ˆì˜ Miss, 2ë²ˆì˜ Hit ë°œìƒ

### 4.5. How Mush Associativity?
* Associativityë¥¼ ì¦ê°€ì‹œí‚¬ìˆ˜ë¡ Miss rateëŠ” ë‚®ì•„ì§
    * í•˜ì§€ë§Œ ì ì°¨ íš¨ìœ¨(Associativityì˜ íš¨ê³¼)ì€ ë‚®ì•„ì§

## 5. Replacement Policy: êµì²´ ì •ì±…
* Direct mapped ìºì‹œ: no choice, ë¬´ì¡°ê±´ êµì²´ê°€ ì¼ì–´ë‚¨
* Set assiciative ìºì‹œ:
    * non-validì¸ entryê°€ ìˆë‹¤ë©´, ì„ í˜¸ë¨
    * ê·¸ ë‹¤ìŒìœ¼ë¡œ **2 ê°€ì§€ ë°©ë²•** ì¤‘ ì„ íƒ
        * **LRU** (Least-Recently Used)
            * **ê°€ì¥ ì˜¤ë«ë™ì•ˆ ì“°ì§€ ì•Šì€ ê²ƒì„ êµì²´**
                * 2-way, 4-wayì—ì„œ ì‚¬ìš©í• ë§Œí•˜ì§€ë§Œ, ê·¸ ì´ìƒì€ X
        * **Random**
            * High associativityì—ì„œëŠ” LRUì™€ ê±°ì˜ ìœ ì‚¬í•œ ì„±ëŠ¥ ìˆ˜ì¤€ì„ ë³´ì„

## 6. Multi-level Caches
* Primary cache(L1 cache)ëŠ” CPUì™€ ë¶™ì–´ìˆìŒ
* Level-2 cacheëŠ” Primary cache missê°€ ë°œìƒí–ˆì„ ë•Œë§Œ ì ‘ê·¼
    * L1 cacheë³´ë‹¤ í¬ê³  ëŠë¦¬ì§€ë§Œ, Main memoryë³´ë‹¤ëŠ” ë¹ ë¦„
* Main memoryëŠ” L2 cache missê°€ ë°œìƒí–ˆì„ ë•Œë§Œ ë™ì‘

### 6.1. Multi-level Cache Example: 'L1' CPI vs. 'L1+L2' CPI
#### <ë¬¸ì œì—ì„œ ì£¼ì–´ì§>
* CPU base CPI = 1
* Clock rate = 4GHz `=> Clock rateê°€ ì£¼ì–´ì§€ë©´, 1 Clock cycle ì†Œìš” ì‹œê°„ ê³„ì‚°ì„ ë– ì˜¬ë¦¬ê¸°!`
* Miss rate / Instruction = 2%
* Main memory access time = 100ns

* L2 Cache access time = 5ns
* global miss rate to main memory = 0.5%

#### <Primary cache (L1 cache)ë§Œ ì‚¬ìš©í–ˆì„ ë•Œ>
(1) Miss penalty ê³„ì‚°í•˜ê¸° (L1 cache miss => Main memory access penalty)
* Miss penalty = "ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„" / "í´ëŸ­ ì‹œê°„"
    * 1 Clock cycle = 1 / Clock rate = 1 / 4GHz = 0.25ns
    ~~~
    Miss penalty = 100ns / 0.25ns = 400 cycles
    ~~~

(2) Effective CPI (ìœ íš¨ Cycles per Instruction) ê³„ì‚°í•˜ê¸°
* Missë¡œ ì¸í•œ ì¶”ê°€ CPI = (Miss ë¹„ìœ¨) x (Miss penalty) = 0.02 x 400 = 8
* ì¦‰, ì´ CPI (Effective CPI)ëŠ” ë©”ëª¨ë¦¬ ìºì‹œ ë¯¸ìŠ¤ë¡œ ì¸í•´ CPIê°€ 9ê¹Œì§€ ì¦ê°€í•¨
    ~~~
    Effective CPI = 1 + 8 = 9
    ~~~

#### <L2 cacheë¥¼ ì¶”ê°€í–ˆì„ ë•Œ>
* L2 cacheë¥¼ ì¶”ê°€í•˜ë©´ ì¼ë¶€ L1 cache missê°€ L2 cacheì—ì„œ í•´ê²°ë˜ë¯€ë¡œ, Main memoryì— ì ‘ê·¼í•˜ëŠ” íšŸìˆ˜ê°€ ì¤„ì–´ë“¦

(1) Primary miss with L-2 hit: L1 miss í›„, L2 hit ì‹œ penalty ê³„ì‚° (L1 cache miss => L2 access penalty)
* **L2 Access Penalty ê³„ì‚°** ("L2 cache ì ‘ê·¼ ì‹œê°„" / "í´ëŸ­ ì‹œê°„")
    * 1 Clock cycle = 1 / Clock rate = 1 / 4GHz = 0.25ns
    ~~~
    L2 Hit penalty = 5ns / 0.25ns = 20 cycles
    ~~~

(2) Primary miss with L-2 miss: L1 miss í›„, L2 miss ì‹œ penalty ê³„ì‚° (L2 cache miss => Main memory access penalty)
* **Main memory Access Penalty ê³„ì‚°** (Miss penalty = "ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„" / "í´ëŸ­ ì‹œê°„")
    * L2ë„ ë¯¸ìŠ¤ ë°œìƒí•˜ë©´ ë©”ì¸ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•´ì•¼ í•¨ (Main memory access timeì¸ 100ns ì†Œìš”)
    * 1 Clock cycle = 1 / Clock rate = 1 / 4GHz = 0.25ns
    ~~~
    Miss penalty = 100ns / 0.25ns = 400 cycles
    ~~~

(3) Effective CPI ê³„ì‚°
* **Primary miss with L-2 hit CPI**: (L1 Miss í›„ L2 Hit ë¹„ìœ¨) x (L1 Miss í›„ L2 Hit penalty)
    * Penalty miss with L-2 hit rate = (ì „ì²´ L1 Miss ë¹„ìœ¨) - (ì „ì²´ ë©”ëª¨ë¦¬ Miss ë¹„ìœ¨)
        * = 0.02 - 0.005 = 0.015
    * L2 Hit penalty = 20 cycles (ì•ì„œ êµ¬í•¨)
    * (Penalty miss with L-2 hit rate) x (L2 Hit penalty) = 0.015 x 20 = 0.3
* **Primary miss with L-2 miss CPI**: (ë©”ëª¨ë¦¬ Miss ë¹„ìœ¨) x (ë©”ëª¨ë¦¬ Miss penalty)
    * 0.005 x 400 = 2
* ë”°ë¼ì„œ ì´ CPI(Effective CPI)ëŠ”...
    * CPI = 1 + (**Primary miss with L-2 hit CPI**) + (**Primary miss with L-2 miss CPI**) = 1 + 0.3 + 2 = 3.4

ğŸ¯ Penalty ê³„ì‚° Point
~~~
Point 1. L1 Miss PenaltyëŠ” ì´ë¯¸ "L2 Penalty"ì— í¬í•¨ë¨
âœ… L1 missê°€ ë°œìƒí•˜ë©´, L2 ìºì‹œì— ì ‘ê·¼í•˜ëŠ” ì‹œê°„ì€ ë‹¹ì—°íˆ ë°œìƒí•˜ì§€ë§Œ, ë§Œì•½ L2ì—ì„œ Hitê°€ ë‚˜ë©´ L2 Penaltyë§Œ ì ìš©í•˜ë©´ ë¨

Point 2. L2 Miss PenaltyëŠ” ì´ë¯¸ "Main Memory Access Penalty"ì— í¬í•¨ë¨
âœ… í•˜ì§€ë§Œ L2ì—ì„œë„ Missê°€ ë‚˜ë©´, ìš°ë¦¬ëŠ” ë©”ëª¨ë¦¬ì—ì„œ ë°ì´í„°ë¥¼ ê°€ì ¸ì™€ì•¼ í•˜ê³ , ì´ë•Œ "ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„(=400 cycles)"ì„ ì‚¬ìš©í•´ì•¼ í•¨
~~~

#### <ì„±ëŠ¥ ë¹„êµ: L1 ìºì‹œë§Œ ì‚¬ìš©í–ˆì„ ë•Œ vs. L1+L2 ìºì‹œ ì‚¬ìš©í–ˆì„ ë•Œ>
* L1 ìºì‹œë§Œ ì‚¬ìš©í•œ CPI = 9
* L1 + L2 ìºì‹œ ì‚¬ìš©í•œ CPI = 3.4
* ì„±ëŠ¥ í–¥ìƒ ë¹„ìœ¨ (Performance Ratio):
    * 9 / 3.4 = 2.6
    * ì¦‰, L2 ìºì‹œë¥¼ ì¶”ê°€í•˜ë©´ CPU ì„±ëŠ¥ì´ 2.6ë°° í–¥ìƒë¨

## 7. Multi-level Cache Considerations
* Primary cache (L1 cache):
    * **Hit timeì„ ì¤„ì´ëŠ” ê²ƒì— ì´ˆì **ì„ ë‘ 
* L2 cache:
    * **Miss rateë¥¼ ì¤„ì—¬ì„œ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ëŠ” ê²ƒì„ ì¤„ì´ëŠ” ê²ƒì— ì´ˆì **ì„ ë‘ 
    * **Hit timeì€ ì „ì²´ ì„±ëŠ¥ì— í° ì˜í–¥ ì—†ìŒ**
* ê²°ê³¼:
    * L1 cacheëŠ” Single cacheë³´ë‹¤ ë³´í†µ ì‘ìŒ
    * L2 cacheëŠ” L1 cacheë³´ë‹¤ ë” í° set associativityë¥¼ ì‚¬ìš©í•¨ (Miss rateë¥¼ ì¤„ì´ëŠ” ê²ƒì— ì´ˆì )
    * L1 block sizeëŠ” L2 block sizeë³´ë‹¤ ë” ì‘ìŒ (Hit timeì„ ì¤„ì´ëŠ” ê²ƒì— ì´ˆì )