Source Block: hdl/library/common/ad_dcfilter.v@87:114@HdlStmProcess
  wire    [14:0]  dc_offset_15_s;
  wire    [32:0]  dc_offset_33_s;

  // cancelling the dc offset

  always @(posedge clk) begin
    dc_offset <= dc_offset_33_s[32:17];
    dc_offset_d <= dc_offset;
    valid_d <= valid;
    if (valid == 1'b1) begin
      data_d <= data + dcfilt_offset;
    end
    valid_2d <= valid_d;
    data_2d <= data_d;
    data_dcfilt <= data_d - dc_offset;
    if (dcfilt_enb == 1'b1) begin
      valid_out <= valid_2d;
      data_out <= data_dcfilt;
    end else begin
      valid_out <= valid_2d;
      data_out <= data_2d;
    end
  end

  // dsp slice instance ((D-A)*B)+C

  DSP48E1 #(
    .ACASCREG (1),

Diff Content:
- 92   always @(posedge clk) begin
- 93     dc_offset <= dc_offset_33_s[32:17];
- 94     dc_offset_d <= dc_offset;
- 95     valid_d <= valid;
- 96     if (valid == 1'b1) begin
- 97       data_d <= data + dcfilt_offset;
- 98     end
- 99     valid_2d <= valid_d;
- 100     data_2d <= data_d;
- 101     data_dcfilt <= data_d - dc_offset;
- 102     if (dcfilt_enb == 1'b1) begin
- 103       valid_out <= valid_2d;
- 104       data_out <= data_dcfilt;
- 105     end else begin
- 106       valid_out <= valid_2d;
- 107       data_out <= data_2d;
- 108     end
- 109   end

Clone Blocks:
