#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002481aac7310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002481ab39a10_0 .net "PC", 31 0, v000002481ab33090_0;  1 drivers
v000002481ab38430_0 .var "clk", 0 0;
v000002481ab39650_0 .net "clkout", 0 0, L_000002481aac1120;  1 drivers
v000002481ab38750_0 .net "cycles_consumed", 31 0, v000002481ab35e90_0;  1 drivers
v000002481ab381b0_0 .net "regs0", 31 0, L_000002481aac0a20;  1 drivers
v000002481ab39010_0 .net "regs1", 31 0, L_000002481aac1190;  1 drivers
v000002481ab37fd0_0 .net "regs2", 31 0, L_000002481aac0fd0;  1 drivers
v000002481ab38bb0_0 .net "regs3", 31 0, L_000002481aac05c0;  1 drivers
v000002481ab38570_0 .net "regs4", 31 0, L_000002481aac0c50;  1 drivers
v000002481ab387f0_0 .net "regs5", 31 0, L_000002481aac0a90;  1 drivers
v000002481ab38110_0 .var "rst", 0 0;
S_000002481aa45ba0 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002481aac7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002481aaca890 .param/l "RType" 0 4 2, C4<000000>;
P_000002481aaca8c8 .param/l "add" 0 4 5, C4<100000>;
P_000002481aaca900 .param/l "addi" 0 4 8, C4<001000>;
P_000002481aaca938 .param/l "addu" 0 4 5, C4<100001>;
P_000002481aaca970 .param/l "and_" 0 4 5, C4<100100>;
P_000002481aaca9a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002481aaca9e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002481aacaa18 .param/l "bne" 0 4 10, C4<000101>;
P_000002481aacaa50 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002481aacaa88 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002481aacaac0 .param/l "j" 0 4 12, C4<000010>;
P_000002481aacaaf8 .param/l "jal" 0 4 12, C4<000011>;
P_000002481aacab30 .param/l "jr" 0 4 6, C4<001000>;
P_000002481aacab68 .param/l "lw" 0 4 8, C4<100011>;
P_000002481aacaba0 .param/l "nor_" 0 4 5, C4<100111>;
P_000002481aacabd8 .param/l "or_" 0 4 5, C4<100101>;
P_000002481aacac10 .param/l "ori" 0 4 8, C4<001101>;
P_000002481aacac48 .param/l "sgt" 0 4 6, C4<101011>;
P_000002481aacac80 .param/l "sll" 0 4 6, C4<000000>;
P_000002481aacacb8 .param/l "slt" 0 4 5, C4<101010>;
P_000002481aacacf0 .param/l "slti" 0 4 8, C4<101010>;
P_000002481aacad28 .param/l "srl" 0 4 6, C4<000010>;
P_000002481aacad60 .param/l "sub" 0 4 5, C4<100010>;
P_000002481aacad98 .param/l "subu" 0 4 5, C4<100011>;
P_000002481aacadd0 .param/l "sw" 0 4 8, C4<101011>;
P_000002481aacae08 .param/l "xor_" 0 4 5, C4<100110>;
P_000002481aacae40 .param/l "xori" 0 4 8, C4<001110>;
L_000002481aac06a0 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac0320 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac07f0 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac1040 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac0b70 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac0780 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac0550 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac10b0 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac1120 .functor OR 1, v000002481ab38430_0, v000002481aab98d0_0, C4<0>, C4<0>;
L_000002481aac0ef0 .functor OR 1, L_000002481ab39d30, L_000002481ab37e90, C4<0>, C4<0>;
L_000002481aac08d0 .functor AND 1, L_000002481ab93040, L_000002481ab91ec0, C4<1>, C4<1>;
L_000002481aac0400 .functor NOT 1, v000002481ab38110_0, C4<0>, C4<0>, C4<0>;
L_000002481aac04e0 .functor OR 1, L_000002481ab92640, L_000002481ab93360, C4<0>, C4<0>;
L_000002481aac0390 .functor OR 1, L_000002481aac04e0, L_000002481ab93a40, C4<0>, C4<0>;
L_000002481aac0940 .functor OR 1, L_000002481ab92c80, L_000002481ab92d20, C4<0>, C4<0>;
L_000002481aac1200 .functor AND 1, L_000002481ab926e0, L_000002481aac0940, C4<1>, C4<1>;
L_000002481aac0470 .functor OR 1, L_000002481ab923c0, L_000002481ab92460, C4<0>, C4<0>;
L_000002481aac0630 .functor AND 1, L_000002481ab91f60, L_000002481aac0470, C4<1>, C4<1>;
L_000002481aa7ae30 .functor NOT 1, L_000002481aac1120, C4<0>, C4<0>, C4<0>;
v000002481ab32370_0 .net "ALUOp", 3 0, v000002481aab8a70_0;  1 drivers
v000002481ab33130_0 .net "ALUResult", 31 0, v000002481aade1f0_0;  1 drivers
v000002481ab320f0_0 .net "ALUSrc", 0 0, v000002481aab8930_0;  1 drivers
v000002481ab329b0_0 .net "ALUin2", 31 0, L_000002481ab935e0;  1 drivers
v000002481ab33270_0 .net "MemReadEn", 0 0, v000002481aab8b10_0;  1 drivers
v000002481ab331d0_0 .net "MemWriteEn", 0 0, v000002481aab9650_0;  1 drivers
v000002481ab31d30_0 .net "MemtoReg", 0 0, v000002481aab8c50_0;  1 drivers
v000002481ab32410_0 .net "PC", 31 0, v000002481ab33090_0;  alias, 1 drivers
v000002481ab32a50_0 .net "PCPlus1", 31 0, L_000002481ab39970;  1 drivers
v000002481ab32550_0 .net "PCsrc", 1 0, v000002481aadd2f0_0;  1 drivers
v000002481ab32cd0_0 .net "RegDst", 0 0, v000002481aaba0f0_0;  1 drivers
v000002481ab31ab0_0 .net "RegWriteEn", 0 0, v000002481aab8e30_0;  1 drivers
v000002481ab333b0_0 .net "WriteRegister", 4 0, L_000002481ab928c0;  1 drivers
v000002481ab31970_0 .net *"_ivl_0", 0 0, L_000002481aac06a0;  1 drivers
L_000002481ab39ea0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002481ab324b0_0 .net/2u *"_ivl_10", 4 0, L_000002481ab39ea0;  1 drivers
L_000002481ab3a290 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab31b50_0 .net *"_ivl_101", 15 0, L_000002481ab3a290;  1 drivers
v000002481ab31fb0_0 .net *"_ivl_102", 31 0, L_000002481ab92780;  1 drivers
L_000002481ab3a2d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab32af0_0 .net *"_ivl_105", 25 0, L_000002481ab3a2d8;  1 drivers
L_000002481ab3a320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab31bf0_0 .net/2u *"_ivl_106", 31 0, L_000002481ab3a320;  1 drivers
v000002481ab31e70_0 .net *"_ivl_108", 0 0, L_000002481ab93040;  1 drivers
L_000002481ab3a368 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002481ab32690_0 .net/2u *"_ivl_110", 5 0, L_000002481ab3a368;  1 drivers
v000002481ab325f0_0 .net *"_ivl_112", 0 0, L_000002481ab91ec0;  1 drivers
v000002481ab32910_0 .net *"_ivl_115", 0 0, L_000002481aac08d0;  1 drivers
v000002481ab33310_0 .net *"_ivl_116", 47 0, L_000002481ab92820;  1 drivers
L_000002481ab3a3b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab32190_0 .net *"_ivl_119", 15 0, L_000002481ab3a3b0;  1 drivers
L_000002481ab39ee8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002481ab33450_0 .net/2u *"_ivl_12", 5 0, L_000002481ab39ee8;  1 drivers
v000002481ab31830_0 .net *"_ivl_120", 47 0, L_000002481ab92140;  1 drivers
L_000002481ab3a3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab32230_0 .net *"_ivl_123", 15 0, L_000002481ab3a3f8;  1 drivers
v000002481ab322d0_0 .net *"_ivl_125", 0 0, L_000002481ab92aa0;  1 drivers
v000002481ab32730_0 .net *"_ivl_126", 31 0, L_000002481ab93400;  1 drivers
v000002481ab32b90_0 .net *"_ivl_128", 47 0, L_000002481ab937c0;  1 drivers
v000002481ab327d0_0 .net *"_ivl_130", 47 0, L_000002481ab92000;  1 drivers
v000002481ab32870_0 .net *"_ivl_132", 47 0, L_000002481ab93220;  1 drivers
v000002481ab334f0_0 .net *"_ivl_134", 47 0, L_000002481ab92f00;  1 drivers
L_000002481ab3a440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002481ab32d70_0 .net/2u *"_ivl_138", 1 0, L_000002481ab3a440;  1 drivers
v000002481ab316f0_0 .net *"_ivl_14", 0 0, L_000002481ab390b0;  1 drivers
v000002481ab32e10_0 .net *"_ivl_140", 0 0, L_000002481ab92dc0;  1 drivers
L_000002481ab3a488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002481ab32eb0_0 .net/2u *"_ivl_142", 1 0, L_000002481ab3a488;  1 drivers
v000002481ab32ff0_0 .net *"_ivl_144", 0 0, L_000002481ab92280;  1 drivers
L_000002481ab3a4d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002481ab31650_0 .net/2u *"_ivl_146", 1 0, L_000002481ab3a4d0;  1 drivers
v000002481ab31790_0 .net *"_ivl_148", 0 0, L_000002481ab92fa0;  1 drivers
L_000002481ab3a518 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002481ab318d0_0 .net/2u *"_ivl_150", 31 0, L_000002481ab3a518;  1 drivers
L_000002481ab3a560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002481ab35280_0 .net/2u *"_ivl_152", 31 0, L_000002481ab3a560;  1 drivers
v000002481ab341a0_0 .net *"_ivl_154", 31 0, L_000002481ab920a0;  1 drivers
v000002481ab33a20_0 .net *"_ivl_156", 31 0, L_000002481ab932c0;  1 drivers
L_000002481ab39f30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002481ab33f20_0 .net/2u *"_ivl_16", 4 0, L_000002481ab39f30;  1 drivers
v000002481ab33de0_0 .net *"_ivl_160", 0 0, L_000002481aac0400;  1 drivers
L_000002481ab3a5f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab34e20_0 .net/2u *"_ivl_162", 31 0, L_000002481ab3a5f0;  1 drivers
L_000002481ab3a6c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002481ab35320_0 .net/2u *"_ivl_166", 5 0, L_000002481ab3a6c8;  1 drivers
v000002481ab34a60_0 .net *"_ivl_168", 0 0, L_000002481ab92640;  1 drivers
L_000002481ab3a710 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002481ab33ac0_0 .net/2u *"_ivl_170", 5 0, L_000002481ab3a710;  1 drivers
v000002481ab34ec0_0 .net *"_ivl_172", 0 0, L_000002481ab93360;  1 drivers
v000002481ab33fc0_0 .net *"_ivl_175", 0 0, L_000002481aac04e0;  1 drivers
L_000002481ab3a758 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002481ab34380_0 .net/2u *"_ivl_176", 5 0, L_000002481ab3a758;  1 drivers
v000002481ab34f60_0 .net *"_ivl_178", 0 0, L_000002481ab93a40;  1 drivers
v000002481ab347e0_0 .net *"_ivl_181", 0 0, L_000002481aac0390;  1 drivers
L_000002481ab3a7a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab350a0_0 .net/2u *"_ivl_182", 15 0, L_000002481ab3a7a0;  1 drivers
v000002481ab33660_0 .net *"_ivl_184", 31 0, L_000002481ab93860;  1 drivers
v000002481ab35500_0 .net *"_ivl_187", 0 0, L_000002481ab92960;  1 drivers
v000002481ab33b60_0 .net *"_ivl_188", 15 0, L_000002481ab92a00;  1 drivers
v000002481ab33700_0 .net *"_ivl_19", 4 0, L_000002481ab38890;  1 drivers
v000002481ab34060_0 .net *"_ivl_190", 31 0, L_000002481ab92b40;  1 drivers
v000002481ab33980_0 .net *"_ivl_194", 31 0, L_000002481ab934a0;  1 drivers
L_000002481ab3a7e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab34560_0 .net *"_ivl_197", 25 0, L_000002481ab3a7e8;  1 drivers
L_000002481ab3a830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab33e80_0 .net/2u *"_ivl_198", 31 0, L_000002481ab3a830;  1 drivers
L_000002481ab39e58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002481ab337a0_0 .net/2u *"_ivl_2", 5 0, L_000002481ab39e58;  1 drivers
v000002481ab33840_0 .net *"_ivl_20", 4 0, L_000002481ab39bf0;  1 drivers
v000002481ab338e0_0 .net *"_ivl_200", 0 0, L_000002481ab926e0;  1 drivers
L_000002481ab3a878 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002481ab34240_0 .net/2u *"_ivl_202", 5 0, L_000002481ab3a878;  1 drivers
v000002481ab33c00_0 .net *"_ivl_204", 0 0, L_000002481ab92c80;  1 drivers
L_000002481ab3a8c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002481ab346a0_0 .net/2u *"_ivl_206", 5 0, L_000002481ab3a8c0;  1 drivers
v000002481ab342e0_0 .net *"_ivl_208", 0 0, L_000002481ab92d20;  1 drivers
v000002481ab35000_0 .net *"_ivl_211", 0 0, L_000002481aac0940;  1 drivers
v000002481ab33ca0_0 .net *"_ivl_213", 0 0, L_000002481aac1200;  1 drivers
L_000002481ab3a908 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002481ab353c0_0 .net/2u *"_ivl_214", 5 0, L_000002481ab3a908;  1 drivers
v000002481ab35140_0 .net *"_ivl_216", 0 0, L_000002481ab93900;  1 drivers
L_000002481ab3a950 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002481ab33d40_0 .net/2u *"_ivl_218", 31 0, L_000002481ab3a950;  1 drivers
v000002481ab351e0_0 .net *"_ivl_220", 31 0, L_000002481ab93180;  1 drivers
v000002481ab34100_0 .net *"_ivl_224", 31 0, L_000002481ab93b80;  1 drivers
L_000002481ab3a998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab34420_0 .net *"_ivl_227", 25 0, L_000002481ab3a998;  1 drivers
L_000002481ab3a9e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab344c0_0 .net/2u *"_ivl_228", 31 0, L_000002481ab3a9e0;  1 drivers
v000002481ab34600_0 .net *"_ivl_230", 0 0, L_000002481ab91f60;  1 drivers
L_000002481ab3aa28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002481ab34740_0 .net/2u *"_ivl_232", 5 0, L_000002481ab3aa28;  1 drivers
v000002481ab34880_0 .net *"_ivl_234", 0 0, L_000002481ab923c0;  1 drivers
L_000002481ab3aa70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002481ab34920_0 .net/2u *"_ivl_236", 5 0, L_000002481ab3aa70;  1 drivers
v000002481ab35460_0 .net *"_ivl_238", 0 0, L_000002481ab92460;  1 drivers
v000002481ab349c0_0 .net *"_ivl_24", 0 0, L_000002481aac07f0;  1 drivers
v000002481ab34b00_0 .net *"_ivl_241", 0 0, L_000002481aac0470;  1 drivers
v000002481ab34ba0_0 .net *"_ivl_243", 0 0, L_000002481aac0630;  1 drivers
L_000002481ab3aab8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002481ab34c40_0 .net/2u *"_ivl_244", 5 0, L_000002481ab3aab8;  1 drivers
v000002481ab34ce0_0 .net *"_ivl_246", 0 0, L_000002481ab925a0;  1 drivers
v000002481ab34d80_0 .net *"_ivl_248", 31 0, L_000002481ab95000;  1 drivers
L_000002481ab39f78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002481ab367f0_0 .net/2u *"_ivl_26", 4 0, L_000002481ab39f78;  1 drivers
v000002481ab36610_0 .net *"_ivl_29", 4 0, L_000002481ab39c90;  1 drivers
v000002481ab366b0_0 .net *"_ivl_32", 0 0, L_000002481aac1040;  1 drivers
L_000002481ab39fc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002481ab37330_0 .net/2u *"_ivl_34", 4 0, L_000002481ab39fc0;  1 drivers
v000002481ab35710_0 .net *"_ivl_37", 4 0, L_000002481ab38ed0;  1 drivers
v000002481ab35ad0_0 .net *"_ivl_40", 0 0, L_000002481aac0b70;  1 drivers
L_000002481ab3a008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab35990_0 .net/2u *"_ivl_42", 15 0, L_000002481ab3a008;  1 drivers
v000002481ab35850_0 .net *"_ivl_45", 15 0, L_000002481ab39510;  1 drivers
v000002481ab36890_0 .net *"_ivl_48", 0 0, L_000002481aac0780;  1 drivers
v000002481ab37150_0 .net *"_ivl_5", 5 0, L_000002481ab38cf0;  1 drivers
L_000002481ab3a050 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab36ed0_0 .net/2u *"_ivl_50", 36 0, L_000002481ab3a050;  1 drivers
L_000002481ab3a098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab358f0_0 .net/2u *"_ivl_52", 31 0, L_000002481ab3a098;  1 drivers
v000002481ab36070_0 .net *"_ivl_55", 4 0, L_000002481ab38a70;  1 drivers
v000002481ab373d0_0 .net *"_ivl_56", 36 0, L_000002481ab38b10;  1 drivers
v000002481ab35b70_0 .net *"_ivl_58", 36 0, L_000002481ab39150;  1 drivers
v000002481ab37470_0 .net *"_ivl_62", 0 0, L_000002481aac0550;  1 drivers
L_000002481ab3a0e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002481ab36cf0_0 .net/2u *"_ivl_64", 5 0, L_000002481ab3a0e0;  1 drivers
v000002481ab36c50_0 .net *"_ivl_67", 5 0, L_000002481ab39830;  1 drivers
v000002481ab362f0_0 .net *"_ivl_70", 0 0, L_000002481aac10b0;  1 drivers
L_000002481ab3a128 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab36390_0 .net/2u *"_ivl_72", 57 0, L_000002481ab3a128;  1 drivers
L_000002481ab3a170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481ab37510_0 .net/2u *"_ivl_74", 31 0, L_000002481ab3a170;  1 drivers
v000002481ab364d0_0 .net *"_ivl_77", 25 0, L_000002481ab37f30;  1 drivers
v000002481ab36bb0_0 .net *"_ivl_78", 57 0, L_000002481ab396f0;  1 drivers
v000002481ab37290_0 .net *"_ivl_8", 0 0, L_000002481aac0320;  1 drivers
v000002481ab371f0_0 .net *"_ivl_80", 57 0, L_000002481ab39790;  1 drivers
L_000002481ab3a1b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002481ab36570_0 .net/2u *"_ivl_84", 31 0, L_000002481ab3a1b8;  1 drivers
L_000002481ab3a200 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002481ab36930_0 .net/2u *"_ivl_88", 5 0, L_000002481ab3a200;  1 drivers
v000002481ab36430_0 .net *"_ivl_90", 0 0, L_000002481ab39d30;  1 drivers
L_000002481ab3a248 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002481ab36750_0 .net/2u *"_ivl_92", 5 0, L_000002481ab3a248;  1 drivers
v000002481ab36d90_0 .net *"_ivl_94", 0 0, L_000002481ab37e90;  1 drivers
v000002481ab35a30_0 .net *"_ivl_97", 0 0, L_000002481aac0ef0;  1 drivers
v000002481ab35670_0 .net *"_ivl_98", 47 0, L_000002481ab93540;  1 drivers
v000002481ab35c10_0 .net "adderResult", 31 0, L_000002481ab93c20;  1 drivers
v000002481ab369d0_0 .net "address", 31 0, L_000002481ab398d0;  1 drivers
v000002481ab35cb0_0 .net "clk", 0 0, L_000002481aac1120;  alias, 1 drivers
v000002481ab35e90_0 .var "cycles_consumed", 31 0;
o000002481aae1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002481ab35d50_0 .net "excep_flag", 0 0, o000002481aae1888;  0 drivers
v000002481ab36e30_0 .net "extImm", 31 0, L_000002481ab93ae0;  1 drivers
v000002481ab35df0_0 .net "funct", 5 0, L_000002481ab395b0;  1 drivers
v000002481ab35f30_0 .net "hlt", 0 0, v000002481aab98d0_0;  1 drivers
v000002481ab36a70_0 .net "imm", 15 0, L_000002481ab38f70;  1 drivers
v000002481ab36b10_0 .net "immediate", 31 0, L_000002481ab93720;  1 drivers
v000002481ab36f70_0 .net "input_clk", 0 0, v000002481ab38430_0;  1 drivers
v000002481ab37010_0 .net "instruction", 31 0, L_000002481ab921e0;  1 drivers
v000002481ab35fd0_0 .net "memoryReadData", 31 0, v000002481ab31f10_0;  1 drivers
v000002481ab36110_0 .net "nextPC", 31 0, L_000002481ab930e0;  1 drivers
v000002481ab361b0_0 .net "opcode", 5 0, L_000002481ab393d0;  1 drivers
v000002481ab357b0_0 .net "rd", 4 0, L_000002481ab38930;  1 drivers
v000002481ab370b0_0 .net "readData1", 31 0, L_000002481aac0da0;  1 drivers
v000002481ab36250_0 .net "readData1_w", 31 0, L_000002481ab955a0;  1 drivers
v000002481ab384d0_0 .net "readData2", 31 0, L_000002481aac09b0;  1 drivers
v000002481ab38250_0 .net "regs0", 31 0, L_000002481aac0a20;  alias, 1 drivers
v000002481ab39290_0 .net "regs1", 31 0, L_000002481aac1190;  alias, 1 drivers
v000002481ab38d90_0 .net "regs2", 31 0, L_000002481aac0fd0;  alias, 1 drivers
v000002481ab38610_0 .net "regs3", 31 0, L_000002481aac05c0;  alias, 1 drivers
v000002481ab39ab0_0 .net "regs4", 31 0, L_000002481aac0c50;  alias, 1 drivers
v000002481ab39330_0 .net "regs5", 31 0, L_000002481aac0a90;  alias, 1 drivers
v000002481ab38c50_0 .net "rs", 4 0, L_000002481ab38e30;  1 drivers
v000002481ab386b0_0 .net "rst", 0 0, v000002481ab38110_0;  1 drivers
v000002481ab38070_0 .net "rt", 4 0, L_000002481ab39470;  1 drivers
v000002481ab38390_0 .net "shamt", 31 0, L_000002481ab391f0;  1 drivers
v000002481ab39b50_0 .net "wire_instruction", 31 0, L_000002481aac0e10;  1 drivers
v000002481ab389d0_0 .net "writeData", 31 0, L_000002481ab949c0;  1 drivers
v000002481ab382f0_0 .net "zero", 0 0, L_000002481ab94920;  1 drivers
L_000002481ab38cf0 .part L_000002481ab921e0, 26, 6;
L_000002481ab393d0 .functor MUXZ 6, L_000002481ab38cf0, L_000002481ab39e58, L_000002481aac06a0, C4<>;
L_000002481ab390b0 .cmp/eq 6, L_000002481ab393d0, L_000002481ab39ee8;
L_000002481ab38890 .part L_000002481ab921e0, 11, 5;
L_000002481ab39bf0 .functor MUXZ 5, L_000002481ab38890, L_000002481ab39f30, L_000002481ab390b0, C4<>;
L_000002481ab38930 .functor MUXZ 5, L_000002481ab39bf0, L_000002481ab39ea0, L_000002481aac0320, C4<>;
L_000002481ab39c90 .part L_000002481ab921e0, 21, 5;
L_000002481ab38e30 .functor MUXZ 5, L_000002481ab39c90, L_000002481ab39f78, L_000002481aac07f0, C4<>;
L_000002481ab38ed0 .part L_000002481ab921e0, 16, 5;
L_000002481ab39470 .functor MUXZ 5, L_000002481ab38ed0, L_000002481ab39fc0, L_000002481aac1040, C4<>;
L_000002481ab39510 .part L_000002481ab921e0, 0, 16;
L_000002481ab38f70 .functor MUXZ 16, L_000002481ab39510, L_000002481ab3a008, L_000002481aac0b70, C4<>;
L_000002481ab38a70 .part L_000002481ab921e0, 6, 5;
L_000002481ab38b10 .concat [ 5 32 0 0], L_000002481ab38a70, L_000002481ab3a098;
L_000002481ab39150 .functor MUXZ 37, L_000002481ab38b10, L_000002481ab3a050, L_000002481aac0780, C4<>;
L_000002481ab391f0 .part L_000002481ab39150, 0, 32;
L_000002481ab39830 .part L_000002481ab921e0, 0, 6;
L_000002481ab395b0 .functor MUXZ 6, L_000002481ab39830, L_000002481ab3a0e0, L_000002481aac0550, C4<>;
L_000002481ab37f30 .part L_000002481ab921e0, 0, 26;
L_000002481ab396f0 .concat [ 26 32 0 0], L_000002481ab37f30, L_000002481ab3a170;
L_000002481ab39790 .functor MUXZ 58, L_000002481ab396f0, L_000002481ab3a128, L_000002481aac10b0, C4<>;
L_000002481ab398d0 .part L_000002481ab39790, 0, 32;
L_000002481ab39970 .arith/sum 32, v000002481ab33090_0, L_000002481ab3a1b8;
L_000002481ab39d30 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a200;
L_000002481ab37e90 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a248;
L_000002481ab93540 .concat [ 32 16 0 0], L_000002481ab398d0, L_000002481ab3a290;
L_000002481ab92780 .concat [ 6 26 0 0], L_000002481ab393d0, L_000002481ab3a2d8;
L_000002481ab93040 .cmp/eq 32, L_000002481ab92780, L_000002481ab3a320;
L_000002481ab91ec0 .cmp/eq 6, L_000002481ab395b0, L_000002481ab3a368;
L_000002481ab92820 .concat [ 32 16 0 0], L_000002481aac0da0, L_000002481ab3a3b0;
L_000002481ab92140 .concat [ 32 16 0 0], v000002481ab33090_0, L_000002481ab3a3f8;
L_000002481ab92aa0 .part L_000002481ab38f70, 15, 1;
LS_000002481ab93400_0_0 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_4 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_8 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_12 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_16 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_20 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_24 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_0_28 .concat [ 1 1 1 1], L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0, L_000002481ab92aa0;
LS_000002481ab93400_1_0 .concat [ 4 4 4 4], LS_000002481ab93400_0_0, LS_000002481ab93400_0_4, LS_000002481ab93400_0_8, LS_000002481ab93400_0_12;
LS_000002481ab93400_1_4 .concat [ 4 4 4 4], LS_000002481ab93400_0_16, LS_000002481ab93400_0_20, LS_000002481ab93400_0_24, LS_000002481ab93400_0_28;
L_000002481ab93400 .concat [ 16 16 0 0], LS_000002481ab93400_1_0, LS_000002481ab93400_1_4;
L_000002481ab937c0 .concat [ 16 32 0 0], L_000002481ab38f70, L_000002481ab93400;
L_000002481ab92000 .arith/sum 48, L_000002481ab92140, L_000002481ab937c0;
L_000002481ab93220 .functor MUXZ 48, L_000002481ab92000, L_000002481ab92820, L_000002481aac08d0, C4<>;
L_000002481ab92f00 .functor MUXZ 48, L_000002481ab93220, L_000002481ab93540, L_000002481aac0ef0, C4<>;
L_000002481ab93c20 .part L_000002481ab92f00, 0, 32;
L_000002481ab92dc0 .cmp/eq 2, v000002481aadd2f0_0, L_000002481ab3a440;
L_000002481ab92280 .cmp/eq 2, v000002481aadd2f0_0, L_000002481ab3a488;
L_000002481ab92fa0 .cmp/eq 2, v000002481aadd2f0_0, L_000002481ab3a4d0;
L_000002481ab920a0 .functor MUXZ 32, L_000002481ab3a560, L_000002481ab3a518, L_000002481ab92fa0, C4<>;
L_000002481ab932c0 .functor MUXZ 32, L_000002481ab920a0, L_000002481ab93c20, L_000002481ab92280, C4<>;
L_000002481ab930e0 .functor MUXZ 32, L_000002481ab932c0, L_000002481ab39970, L_000002481ab92dc0, C4<>;
L_000002481ab921e0 .functor MUXZ 32, L_000002481aac0e10, L_000002481ab3a5f0, L_000002481aac0400, C4<>;
L_000002481ab92640 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a6c8;
L_000002481ab93360 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a710;
L_000002481ab93a40 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a758;
L_000002481ab93860 .concat [ 16 16 0 0], L_000002481ab38f70, L_000002481ab3a7a0;
L_000002481ab92960 .part L_000002481ab38f70, 15, 1;
LS_000002481ab92a00_0_0 .concat [ 1 1 1 1], L_000002481ab92960, L_000002481ab92960, L_000002481ab92960, L_000002481ab92960;
LS_000002481ab92a00_0_4 .concat [ 1 1 1 1], L_000002481ab92960, L_000002481ab92960, L_000002481ab92960, L_000002481ab92960;
LS_000002481ab92a00_0_8 .concat [ 1 1 1 1], L_000002481ab92960, L_000002481ab92960, L_000002481ab92960, L_000002481ab92960;
LS_000002481ab92a00_0_12 .concat [ 1 1 1 1], L_000002481ab92960, L_000002481ab92960, L_000002481ab92960, L_000002481ab92960;
L_000002481ab92a00 .concat [ 4 4 4 4], LS_000002481ab92a00_0_0, LS_000002481ab92a00_0_4, LS_000002481ab92a00_0_8, LS_000002481ab92a00_0_12;
L_000002481ab92b40 .concat [ 16 16 0 0], L_000002481ab38f70, L_000002481ab92a00;
L_000002481ab93ae0 .functor MUXZ 32, L_000002481ab92b40, L_000002481ab93860, L_000002481aac0390, C4<>;
L_000002481ab934a0 .concat [ 6 26 0 0], L_000002481ab393d0, L_000002481ab3a7e8;
L_000002481ab926e0 .cmp/eq 32, L_000002481ab934a0, L_000002481ab3a830;
L_000002481ab92c80 .cmp/eq 6, L_000002481ab395b0, L_000002481ab3a878;
L_000002481ab92d20 .cmp/eq 6, L_000002481ab395b0, L_000002481ab3a8c0;
L_000002481ab93900 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3a908;
L_000002481ab93180 .functor MUXZ 32, L_000002481ab93ae0, L_000002481ab3a950, L_000002481ab93900, C4<>;
L_000002481ab93720 .functor MUXZ 32, L_000002481ab93180, L_000002481ab391f0, L_000002481aac1200, C4<>;
L_000002481ab93b80 .concat [ 6 26 0 0], L_000002481ab393d0, L_000002481ab3a998;
L_000002481ab91f60 .cmp/eq 32, L_000002481ab93b80, L_000002481ab3a9e0;
L_000002481ab923c0 .cmp/eq 6, L_000002481ab395b0, L_000002481ab3aa28;
L_000002481ab92460 .cmp/eq 6, L_000002481ab395b0, L_000002481ab3aa70;
L_000002481ab925a0 .cmp/eq 6, L_000002481ab393d0, L_000002481ab3aab8;
L_000002481ab95000 .functor MUXZ 32, L_000002481aac0da0, v000002481ab33090_0, L_000002481ab925a0, C4<>;
L_000002481ab955a0 .functor MUXZ 32, L_000002481ab95000, L_000002481aac09b0, L_000002481aac0630, C4<>;
S_000002481aa45d30 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002481aaaca30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002481aac0b00 .functor NOT 1, v000002481aab8930_0, C4<0>, C4<0>, C4<0>;
v000002481aab9790_0 .net *"_ivl_0", 0 0, L_000002481aac0b00;  1 drivers
v000002481aab86b0_0 .net "in1", 31 0, L_000002481aac09b0;  alias, 1 drivers
v000002481aab9830_0 .net "in2", 31 0, L_000002481ab93720;  alias, 1 drivers
v000002481aaba050_0 .net "out", 31 0, L_000002481ab935e0;  alias, 1 drivers
v000002481aab9150_0 .net "s", 0 0, v000002481aab8930_0;  alias, 1 drivers
L_000002481ab935e0 .functor MUXZ 32, L_000002481ab93720, L_000002481aac09b0, L_000002481aac0b00, C4<>;
S_000002481aa45260 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002481aac9640 .param/l "RType" 0 4 2, C4<000000>;
P_000002481aac9678 .param/l "add" 0 4 5, C4<100000>;
P_000002481aac96b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002481aac96e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002481aac9720 .param/l "and_" 0 4 5, C4<100100>;
P_000002481aac9758 .param/l "andi" 0 4 8, C4<001100>;
P_000002481aac9790 .param/l "beq" 0 4 10, C4<000100>;
P_000002481aac97c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002481aac9800 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002481aac9838 .param/l "j" 0 4 12, C4<000010>;
P_000002481aac9870 .param/l "jal" 0 4 12, C4<000011>;
P_000002481aac98a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002481aac98e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002481aac9918 .param/l "nor_" 0 4 5, C4<100111>;
P_000002481aac9950 .param/l "or_" 0 4 5, C4<100101>;
P_000002481aac9988 .param/l "ori" 0 4 8, C4<001101>;
P_000002481aac99c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002481aac99f8 .param/l "sll" 0 4 6, C4<000000>;
P_000002481aac9a30 .param/l "slt" 0 4 5, C4<101010>;
P_000002481aac9a68 .param/l "slti" 0 4 8, C4<101010>;
P_000002481aac9aa0 .param/l "srl" 0 4 6, C4<000010>;
P_000002481aac9ad8 .param/l "sub" 0 4 5, C4<100010>;
P_000002481aac9b10 .param/l "subu" 0 4 5, C4<100011>;
P_000002481aac9b48 .param/l "sw" 0 4 8, C4<101011>;
P_000002481aac9b80 .param/l "xor_" 0 4 5, C4<100110>;
P_000002481aac9bb8 .param/l "xori" 0 4 8, C4<001110>;
v000002481aab8a70_0 .var "ALUOp", 3 0;
v000002481aab8930_0 .var "ALUSrc", 0 0;
v000002481aab8b10_0 .var "MemReadEn", 0 0;
v000002481aab9650_0 .var "MemWriteEn", 0 0;
v000002481aab8c50_0 .var "MemtoReg", 0 0;
v000002481aaba0f0_0 .var "RegDst", 0 0;
v000002481aab8e30_0 .var "RegWriteEn", 0 0;
v000002481aab9330_0 .net "funct", 5 0, L_000002481ab395b0;  alias, 1 drivers
v000002481aab98d0_0 .var "hlt", 0 0;
v000002481aaba190_0 .net "opcode", 5 0, L_000002481ab393d0;  alias, 1 drivers
v000002481aab8d90_0 .net "rst", 0 0, v000002481ab38110_0;  alias, 1 drivers
E_000002481aaacaf0 .event anyedge, v000002481aab8d90_0, v000002481aaba190_0, v000002481aab9330_0;
S_000002481aac9c00 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002481aaac570 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002481aac0e10 .functor BUFZ 32, L_000002481ab93cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aab82f0_0 .net "Data_Out", 31 0, L_000002481aac0e10;  alias, 1 drivers
v000002481aab8750 .array "InstMem", 0 1023, 31 0;
v000002481aab91f0_0 .net *"_ivl_0", 31 0, L_000002481ab93cc0;  1 drivers
v000002481aab8390_0 .net *"_ivl_3", 9 0, L_000002481ab92e60;  1 drivers
v000002481aab8890_0 .net *"_ivl_4", 11 0, L_000002481ab93680;  1 drivers
L_000002481ab3a5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002481aab89d0_0 .net *"_ivl_7", 1 0, L_000002481ab3a5a8;  1 drivers
v000002481aab8cf0_0 .net "addr", 31 0, v000002481ab33090_0;  alias, 1 drivers
v000002481aa90fa0_0 .var/i "i", 31 0;
L_000002481ab93cc0 .array/port v000002481aab8750, L_000002481ab93680;
L_000002481ab92e60 .part v000002481ab33090_0, 0, 10;
L_000002481ab93680 .concat [ 10 2 0 0], L_000002481ab92e60, L_000002481ab3a5a8;
S_000002481aa453f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002481aac0da0 .functor BUFZ 32, L_000002481ab92320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002481aac09b0 .functor BUFZ 32, L_000002481ab939a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_1 .array/port v000002481aadd570, 1;
L_000002481aac0a20 .functor BUFZ 32, v000002481aadd570_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_2 .array/port v000002481aadd570, 2;
L_000002481aac1190 .functor BUFZ 32, v000002481aadd570_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_3 .array/port v000002481aadd570, 3;
L_000002481aac0fd0 .functor BUFZ 32, v000002481aadd570_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_4 .array/port v000002481aadd570, 4;
L_000002481aac05c0 .functor BUFZ 32, v000002481aadd570_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_5 .array/port v000002481aadd570, 5;
L_000002481aac0c50 .functor BUFZ 32, v000002481aadd570_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadd570_6 .array/port v000002481aadd570, 6;
L_000002481aac0a90 .functor BUFZ 32, v000002481aadd570_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002481aadda70_0 .net *"_ivl_0", 31 0, L_000002481ab92320;  1 drivers
v000002481aadec90_0 .net *"_ivl_10", 6 0, L_000002481ab92be0;  1 drivers
L_000002481ab3a680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002481aadcf30_0 .net *"_ivl_13", 1 0, L_000002481ab3a680;  1 drivers
v000002481aadd610_0 .net *"_ivl_2", 6 0, L_000002481ab93d60;  1 drivers
L_000002481ab3a638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002481aadebf0_0 .net *"_ivl_5", 1 0, L_000002481ab3a638;  1 drivers
v000002481aadd7f0_0 .net *"_ivl_8", 31 0, L_000002481ab939a0;  1 drivers
v000002481aade330_0 .net "clk", 0 0, L_000002481aac1120;  alias, 1 drivers
v000002481aadedd0_0 .var/i "i", 31 0;
v000002481aade970_0 .net "readData1", 31 0, L_000002481aac0da0;  alias, 1 drivers
v000002481aadeab0_0 .net "readData2", 31 0, L_000002481aac09b0;  alias, 1 drivers
v000002481aadde30_0 .net "readRegister1", 4 0, L_000002481ab38e30;  alias, 1 drivers
v000002481aade150_0 .net "readRegister2", 4 0, L_000002481ab39470;  alias, 1 drivers
v000002481aadd570 .array "registers", 31 0, 31 0;
v000002481aaddc50_0 .net "regs0", 31 0, L_000002481aac0a20;  alias, 1 drivers
v000002481aaddcf0_0 .net "regs1", 31 0, L_000002481aac1190;  alias, 1 drivers
v000002481aaded30_0 .net "regs2", 31 0, L_000002481aac0fd0;  alias, 1 drivers
v000002481aadded0_0 .net "regs3", 31 0, L_000002481aac05c0;  alias, 1 drivers
v000002481aade3d0_0 .net "regs4", 31 0, L_000002481aac0c50;  alias, 1 drivers
v000002481aadea10_0 .net "regs5", 31 0, L_000002481aac0a90;  alias, 1 drivers
v000002481aadeb50_0 .net "rst", 0 0, v000002481ab38110_0;  alias, 1 drivers
v000002481aaddf70_0 .net "we", 0 0, v000002481aab8e30_0;  alias, 1 drivers
v000002481aaddd90_0 .net "writeData", 31 0, L_000002481ab949c0;  alias, 1 drivers
v000002481aade010_0 .net "writeRegister", 4 0, L_000002481ab928c0;  alias, 1 drivers
E_000002481aaacb70/0 .event negedge, v000002481aab8d90_0;
E_000002481aaacb70/1 .event posedge, v000002481aade330_0;
E_000002481aaacb70 .event/or E_000002481aaacb70/0, E_000002481aaacb70/1;
L_000002481ab92320 .array/port v000002481aadd570, L_000002481ab93d60;
L_000002481ab93d60 .concat [ 5 2 0 0], L_000002481ab38e30, L_000002481ab3a638;
L_000002481ab939a0 .array/port v000002481aadd570, L_000002481ab92be0;
L_000002481ab92be0 .concat [ 5 2 0 0], L_000002481ab39470, L_000002481ab3a680;
S_000002481aa2d460 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002481aa453f0;
 .timescale 0 0;
v000002481aa90aa0_0 .var/i "i", 31 0;
S_000002481aa2d5f0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002481aaacc70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002481aac0f60 .functor NOT 1, v000002481aaba0f0_0, C4<0>, C4<0>, C4<0>;
v000002481aadcfd0_0 .net *"_ivl_0", 0 0, L_000002481aac0f60;  1 drivers
v000002481aadd6b0_0 .net "in1", 4 0, L_000002481ab39470;  alias, 1 drivers
v000002481aadd070_0 .net "in2", 4 0, L_000002481ab38930;  alias, 1 drivers
v000002481aade6f0_0 .net "out", 4 0, L_000002481ab928c0;  alias, 1 drivers
v000002481aadd890_0 .net "s", 0 0, v000002481aaba0f0_0;  alias, 1 drivers
L_000002481ab928c0 .functor MUXZ 5, L_000002481ab38930, L_000002481ab39470, L_000002481aac0f60, C4<>;
S_000002481aa795a0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002481aaaccf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002481ab986a0 .functor NOT 1, v000002481aab8c50_0, C4<0>, C4<0>, C4<0>;
v000002481aade510_0 .net *"_ivl_0", 0 0, L_000002481ab986a0;  1 drivers
v000002481aade470_0 .net "in1", 31 0, v000002481aade1f0_0;  alias, 1 drivers
v000002481aaddb10_0 .net "in2", 31 0, v000002481ab31f10_0;  alias, 1 drivers
v000002481aadd930_0 .net "out", 31 0, L_000002481ab949c0;  alias, 1 drivers
v000002481aade0b0_0 .net "s", 0 0, v000002481aab8c50_0;  alias, 1 drivers
L_000002481ab949c0 .functor MUXZ 32, v000002481ab31f10_0, v000002481aade1f0_0, L_000002481ab986a0, C4<>;
S_000002481aa79730 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002481aa26af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002481aa26b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002481aa26b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002481aa26b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002481aa26bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002481aa26c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002481aa26c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002481aa26c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002481aa26cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002481aa26ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002481aa26d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002481aa26d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002481ab3ab00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481aadd750_0 .net/2u *"_ivl_0", 31 0, L_000002481ab3ab00;  1 drivers
v000002481aadd110_0 .net "opSel", 3 0, v000002481aab8a70_0;  alias, 1 drivers
v000002481aadd390_0 .net "operand1", 31 0, L_000002481ab955a0;  alias, 1 drivers
v000002481aadd1b0_0 .net "operand2", 31 0, L_000002481ab935e0;  alias, 1 drivers
v000002481aade1f0_0 .var "result", 31 0;
v000002481aadd250_0 .net "zero", 0 0, L_000002481ab94920;  alias, 1 drivers
E_000002481aaacd30 .event anyedge, v000002481aab8a70_0, v000002481aadd390_0, v000002481aaba050_0;
L_000002481ab94920 .cmp/eq 32, v000002481aade1f0_0, L_000002481ab3ab00;
S_000002481aa26da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002481ab2c020 .param/l "RType" 0 4 2, C4<000000>;
P_000002481ab2c058 .param/l "add" 0 4 5, C4<100000>;
P_000002481ab2c090 .param/l "addi" 0 4 8, C4<001000>;
P_000002481ab2c0c8 .param/l "addu" 0 4 5, C4<100001>;
P_000002481ab2c100 .param/l "and_" 0 4 5, C4<100100>;
P_000002481ab2c138 .param/l "andi" 0 4 8, C4<001100>;
P_000002481ab2c170 .param/l "beq" 0 4 10, C4<000100>;
P_000002481ab2c1a8 .param/l "bne" 0 4 10, C4<000101>;
P_000002481ab2c1e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002481ab2c218 .param/l "j" 0 4 12, C4<000010>;
P_000002481ab2c250 .param/l "jal" 0 4 12, C4<000011>;
P_000002481ab2c288 .param/l "jr" 0 4 6, C4<001000>;
P_000002481ab2c2c0 .param/l "lw" 0 4 8, C4<100011>;
P_000002481ab2c2f8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002481ab2c330 .param/l "or_" 0 4 5, C4<100101>;
P_000002481ab2c368 .param/l "ori" 0 4 8, C4<001101>;
P_000002481ab2c3a0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002481ab2c3d8 .param/l "sll" 0 4 6, C4<000000>;
P_000002481ab2c410 .param/l "slt" 0 4 5, C4<101010>;
P_000002481ab2c448 .param/l "slti" 0 4 8, C4<101010>;
P_000002481ab2c480 .param/l "srl" 0 4 6, C4<000010>;
P_000002481ab2c4b8 .param/l "sub" 0 4 5, C4<100010>;
P_000002481ab2c4f0 .param/l "subu" 0 4 5, C4<100011>;
P_000002481ab2c528 .param/l "sw" 0 4 8, C4<101011>;
P_000002481ab2c560 .param/l "xor_" 0 4 5, C4<100110>;
P_000002481ab2c598 .param/l "xori" 0 4 8, C4<001110>;
v000002481aadd2f0_0 .var "PCsrc", 1 0;
v000002481aade290_0 .net "excep_flag", 0 0, o000002481aae1888;  alias, 0 drivers
v000002481aadd9d0_0 .net "funct", 5 0, L_000002481ab395b0;  alias, 1 drivers
v000002481aade8d0_0 .net "opcode", 5 0, L_000002481ab393d0;  alias, 1 drivers
v000002481aadd430_0 .net "operand1", 31 0, L_000002481aac0da0;  alias, 1 drivers
v000002481aade5b0_0 .net "operand2", 31 0, L_000002481ab935e0;  alias, 1 drivers
v000002481aadd4d0_0 .net "rst", 0 0, v000002481ab38110_0;  alias, 1 drivers
E_000002481aaace30/0 .event anyedge, v000002481aab8d90_0, v000002481aade290_0, v000002481aaba190_0, v000002481aade970_0;
E_000002481aaace30/1 .event anyedge, v000002481aaba050_0, v000002481aab9330_0;
E_000002481aaace30 .event/or E_000002481aaace30/0, E_000002481aaace30/1;
S_000002481aa5a5b0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002481aaddbb0 .array "DataMem", 0 1023, 31 0;
v000002481aade650_0 .net "address", 31 0, v000002481aade1f0_0;  alias, 1 drivers
v000002481aade790_0 .net "clock", 0 0, L_000002481aa7ae30;  1 drivers
v000002481aade830_0 .net "data", 31 0, L_000002481aac09b0;  alias, 1 drivers
v000002481ab32f50_0 .var/i "i", 31 0;
v000002481ab31f10_0 .var "q", 31 0;
v000002481ab31a10_0 .net "rden", 0 0, v000002481aab8b10_0;  alias, 1 drivers
v000002481ab31c90_0 .net "wren", 0 0, v000002481aab9650_0;  alias, 1 drivers
E_000002481aaacf70 .event posedge, v000002481aade790_0;
S_000002481aa5a740 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002481aa45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002481aaacdb0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002481ab31dd0_0 .net "PCin", 31 0, L_000002481ab930e0;  alias, 1 drivers
v000002481ab33090_0 .var "PCout", 31 0;
v000002481ab32050_0 .net "clk", 0 0, L_000002481aac1120;  alias, 1 drivers
v000002481ab32c30_0 .net "rst", 0 0, v000002481ab38110_0;  alias, 1 drivers
    .scope S_000002481aa26da0;
T_0 ;
    %wait E_000002481aaace30;
    %load/vec4 v000002481aadd4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481aadd2f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002481aade290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002481aadd2f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002481aade8d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002481aadd430_0;
    %load/vec4 v000002481aade5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002481aade8d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002481aadd430_0;
    %load/vec4 v000002481aade5b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002481aade8d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002481aade8d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002481aade8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002481aadd9d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481aadd2f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481aadd2f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002481aa5a740;
T_1 ;
    %wait E_000002481aaacb70;
    %load/vec4 v000002481ab32c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002481ab33090_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002481ab31dd0_0;
    %assign/vec4 v000002481ab33090_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002481aac9c00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481aa90fa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002481aa90fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002481aa90fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %load/vec4 v000002481aa90fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002481aa90fa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aab8750, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002481aa45260;
T_3 ;
    %wait E_000002481aaacaf0;
    %load/vec4 v000002481aab8d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002481aab98d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002481aab9650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002481aab8c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002481aab8b10_0, 0;
    %assign/vec4 v000002481aaba0f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002481aab98d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002481aab8a70_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002481aab8930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002481aab8e30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002481aab9650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002481aab8c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002481aab8b10_0, 0, 1;
    %store/vec4 v000002481aaba0f0_0, 0, 1;
    %load/vec4 v000002481aaba190_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab98d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aaba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %load/vec4 v000002481aab9330_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aaba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481aaba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8c50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab9650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481aab8930_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002481aab8a70_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002481aa453f0;
T_4 ;
    %wait E_000002481aaacb70;
    %fork t_1, S_000002481aa2d460;
    %jmp t_0;
    .scope S_000002481aa2d460;
t_1 ;
    %load/vec4 v000002481aadeb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481aa90aa0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002481aa90aa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002481aa90aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aadd570, 0, 4;
    %load/vec4 v000002481aa90aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002481aa90aa0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002481aaddf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002481aaddd90_0;
    %load/vec4 v000002481aade010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aadd570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aadd570, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002481aa453f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002481aa453f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481aadedd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002481aadedd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002481aadedd0_0;
    %ix/getv/s 4, v000002481aadedd0_0;
    %load/vec4a v000002481aadd570, 4;
    %ix/getv/s 4, v000002481aadedd0_0;
    %load/vec4a v000002481aadd570, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002481aadedd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002481aadedd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002481aa79730;
T_6 ;
    %wait E_000002481aaacd30;
    %load/vec4 v000002481aadd110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %add;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %sub;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %and;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %or;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %xor;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %or;
    %inv;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002481aadd390_0;
    %load/vec4 v000002481aadd1b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002481aadd1b0_0;
    %load/vec4 v000002481aadd390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002481aadd390_0;
    %ix/getv 4, v000002481aadd1b0_0;
    %shiftl 4;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002481aadd390_0;
    %ix/getv 4, v000002481aadd1b0_0;
    %shiftr 4;
    %assign/vec4 v000002481aade1f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002481aa5a5b0;
T_7 ;
    %wait E_000002481aaacf70;
    %load/vec4 v000002481ab31a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002481aade650_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002481aaddbb0, 4;
    %assign/vec4 v000002481ab31f10_0, 0;
T_7.0 ;
    %load/vec4 v000002481ab31c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002481aade830_0;
    %ix/getv 3, v000002481aade650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002481aa5a5b0;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481aaddbb0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002481aa5a5b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481ab32f50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002481ab32f50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002481ab32f50_0;
    %load/vec4a v000002481aaddbb0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000002481ab32f50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002481ab32f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002481ab32f50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002481aa45ba0;
T_10 ;
    %wait E_000002481aaacb70;
    %load/vec4 v000002481ab386b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481ab35e90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002481ab35e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002481ab35e90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002481aac7310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002481ab38430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002481ab38110_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002481aac7310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002481ab38430_0;
    %inv;
    %assign/vec4 v000002481ab38430_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002481aac7310;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002481ab38110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002481ab38110_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002481ab38750_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
