{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742980602920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742980602921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:16:42 2025 " "Processing started: Wed Mar 26 17:16:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742980602921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980602921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980602921 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980603631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742980603678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742980603678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_stm.sv 4 4 " "Found 4 design units, including 4 entities, in source file comp_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rdreg_stm " "Found entity 1: rdreg_stm" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632633 ""} { "Info" "ISGN_ENTITY_NAME" "2 wrmem_stm " "Found entity 2: wrmem_stm" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632633 ""} { "Info" "ISGN_ENTITY_NAME" "3 wrreg_stm " "Found entity 3: wrreg_stm" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632633 ""} { "Info" "ISGN_ENTITY_NAME" "4 rdmem_stm " "Found entity 4: rdmem_stm" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_stm " "Found entity 1: top_stm" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "topv2.sv(17) " "Verilog HDL warning at topv2.sv(17): extended using \"x\" or \"z\"" {  } { { "topv2.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742980632667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "topv2.sv(172) " "Verilog HDL information at topv2.sv(172): always construct contains both blocking and non-blocking assignments" {  } { { "topv2.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742980632669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topv2.sv 1 1 " "Found 1 design units, including 1 entities, in source file topv2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topv2 " "Found entity 1: topv2" {  } { { "topv2.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/issp/synthesis/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/issp/synthesis/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "issp/issp/synthesis/issp.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/issp/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/issp/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dq/dq.v 1 1 " "Found 1 design units, including 1 entities, in source file dq/dq.v" { { "Info" "ISGN_ENTITY_NAME" "1 dq " "Found entity 1: dq" {  } { { "dq/dq.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2/pll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootup.sv 1 1 " "Found 1 design units, including 1 entities, in source file bootup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bootup " "Found entity 1: bootup" {  } { { "bootup.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/bootup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632704 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "topv3.sv(14) " "Verilog HDL warning at topv3.sv(14): extended using \"x\" or \"z\"" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742980632711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topv3.sv 1 1 " "Found 1 design units, including 1 entities, in source file topv3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topv3 " "Found entity 1: topv3" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ck/ck.v 1 1 " "Found 1 design units, including 1 entities, in source file ck/ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ck " "Found entity 1: ck" {  } { { "ck/ck.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ck/ck.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file iobuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf " "Found entity 1: iobuf" {  } { { "iobuf.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/iobuf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980632729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980632729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrmem_rwds_out top_stm.sv(216) " "Verilog HDL Implicit Net warning at top_stm.sv(216): created implicit net for \"wrmem_rwds_out\"" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980632730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrmem_rwds_oe top_stm.sv(217) " "Verilog HDL Implicit Net warning at top_stm.sv(217): created implicit net for \"wrmem_rwds_oe\"" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980632730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lock topv3.sv(40) " "Verilog HDL Implicit Net warning at topv3.sv(40): created implicit net for \"lock\"" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980632730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rwds_oe topv3.sv(73) " "Verilog HDL Implicit Net warning at topv3.sv(73): created implicit net for \"rwds_oe\"" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980632730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topv3 " "Elaborating entity \"topv3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742980633004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 topv3.sv(14) " "Verilog HDL assignment warning at topv3.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980633012 "|topv3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top altsource_probe_top:rst_control " "Elaborating entity \"altsource_probe_top\" for hierarchy \"altsource_probe_top:rst_control\"" {  } { { "topv3.sv" "rst_control" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980633046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe altsource_probe_top:rst_control\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980633138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsource_probe_top:rst_control\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980633164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsource_probe_top:rst_control\|altsource_probe:issp_impl " "Instantiated megafunction \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 2 " "Parameter \"source_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980633166 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980633166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter altsource_probe_top:rst_control\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980634329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl altsource_probe_top:rst_control\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980634619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980634787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980634802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:pll2_inst " "Elaborating entity \"pll2\" for hierarchy \"pll2:pll2_inst\"" {  } { { "topv3.sv" "pll2_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:pll2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:pll2_inst\|altpll:altpll_component\"" {  } { { "pll2/pll2.v" "altpll_component" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:pll2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:pll2_inst\|altpll:altpll_component\"" {  } { { "pll2/pll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:pll2_inst\|altpll:altpll_component " "Instantiated megafunction \"pll2:pll2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635340 ""}  } { { "pll2/pll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980635340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll2 " "Found entity 1: pll2_altpll2" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980635482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980635482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll2 pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated " "Elaborating entity \"pll2_altpll2\" for hierarchy \"pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf iobuf:iobuf_inst " "Elaborating entity \"iobuf\" for hierarchy \"iobuf:iobuf_inst\"" {  } { { "topv3.sv" "iobuf_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dq iobuf:iobuf_inst\|dq:dq_inst " "Elaborating entity \"dq\" for hierarchy \"iobuf:iobuf_inst\|dq:dq_inst\"" {  } { { "iobuf.sv" "dq_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/iobuf.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborating entity \"altddio_bidir\" for hierarchy \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "dq/dq.v" "ALTDDIO_BIDIR_component" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component " "Elaborated megafunction instantiation \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\"" {  } { { "dq/dq.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component " "Instantiated megafunction \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell OFF " "Parameter \"implement_input_in_lcell\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635660 ""}  } { { "dq/dq.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980635660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_a4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_a4p " "Found entity 1: ddio_bidir_a4p" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980635732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980635732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_a4p iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated " "Elaborating entity \"ddio_bidir_a4p\" for hierarchy \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_bidir.tdf" 116 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ck iobuf:iobuf_inst\|ck:ckp_inst " "Elaborating entity \"ck\" for hierarchy \"iobuf:iobuf_inst\|ck:ckp_inst\"" {  } { { "iobuf.sv" "ckp_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/iobuf.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ck/ck.v" "ALTDDIO_OUT_component" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ck/ck.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ck/ck.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ck/ck.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980635890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980635890 ""}  } { { "ck/ck.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ck/ck.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980635890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_8vj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_8vj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_8vj " "Found entity 1: ddio_out_8vj" {  } { { "db/ddio_out_8vj.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_out_8vj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980636001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980636001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_8vj iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated " "Elaborating entity \"ddio_out_8vj\" for hierarchy \"iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_stm top_stm:stm_inst " "Elaborating entity \"top_stm\" for hierarchy \"top_stm:stm_inst\"" {  } { { "topv3.sv" "stm_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636061 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wrreg_datain top_stm.sv(66) " "Verilog HDL warning at top_stm.sv(66): object wrreg_datain used but never assigned" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742980636062 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wrreg_oe top_stm.sv(67) " "Verilog HDL warning at top_stm.sv(67): object wrreg_oe used but never assigned" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742980636062 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wrreg_csn top_stm.sv(68) " "Verilog HDL warning at top_stm.sv(68): object wrreg_csn used but never assigned" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742980636062 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wrreg_oe_clk top_stm.sv(69) " "Verilog HDL warning at top_stm.sv(69): object wrreg_oe_clk used but never assigned" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742980636062 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_stm.sv(152) " "Verilog HDL assignment warning at top_stm.sv(152): truncated value with size 32 to match size of target (1)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636064 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_stm.sv(153) " "Verilog HDL assignment warning at top_stm.sv(153): truncated value with size 32 to match size of target (1)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636064 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top_stm.sv(155) " "Verilog HDL assignment warning at top_stm.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636065 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_stm.sv(160) " "Verilog HDL assignment warning at top_stm.sv(160): truncated value with size 32 to match size of target (1)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636065 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_stm.sv(165) " "Verilog HDL assignment warning at top_stm.sv(165): truncated value with size 32 to match size of target (1)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636065 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_stm.sv(170) " "Verilog HDL assignment warning at top_stm.sv(170): truncated value with size 32 to match size of target (1)" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636065 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stm_end\[1\] 0 top_stm.sv(63) " "Net \"stm_end\[1\]\" at top_stm.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742980636068 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrreg_datain 0 top_stm.sv(66) " "Net \"wrreg_datain\" at top_stm.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742980636068 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrreg_oe 0 top_stm.sv(67) " "Net \"wrreg_oe\" at top_stm.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742980636068 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrreg_csn 0 top_stm.sv(68) " "Net \"wrreg_csn\" at top_stm.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742980636068 "|topv3|top_stm:stm_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrreg_oe_clk 0 top_stm.sv(69) " "Net \"wrreg_oe_clk\" at top_stm.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "top_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742980636068 "|topv3|top_stm:stm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top top_stm:stm_inst\|altsource_probe_top:control_inst " "Elaborating entity \"altsource_probe_top\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:control_inst\"" {  } { { "top_stm.sv" "control_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl " "Instantiated megafunction \"top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636122 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980636122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top top_stm:stm_inst\|altsource_probe_top:ca_input_inst " "Elaborating entity \"altsource_probe_top\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\"" {  } { { "top_stm.sv" "ca_input_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl " "Instantiated megafunction \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 48 " "Parameter \"source_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636263 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980636263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdreg_stm top_stm:stm_inst\|rdreg_stm:rdreg_inst " "Elaborating entity \"rdreg_stm\" for hierarchy \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\"" {  } { { "top_stm.sv" "rdreg_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 comp_stm.sv(58) " "Verilog HDL assignment warning at comp_stm.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636417 "|topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 comp_stm.sv(78) " "Verilog HDL assignment warning at comp_stm.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636418 "|topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst " "Elaborating entity \"altsource_probe_top\" for hierarchy \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\"" {  } { { "comp_stm.sv" "sp_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Instantiated megafunction \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 16 " "Parameter \"probe_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636495 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980636495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdmem_stm top_stm:stm_inst\|rdmem_stm:rdmem_inst " "Elaborating entity \"rdmem_stm\" for hierarchy \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\"" {  } { { "top_stm.sv" "rdmem_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 comp_stm.sv(336) " "Verilog HDL assignment warning at comp_stm.sv(336): truncated value with size 32 to match size of target (6)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636562 "|topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 comp_stm.sv(359) " "Verilog HDL assignment warning at comp_stm.sv(359): truncated value with size 32 to match size of target (6)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636563 "|topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 comp_stm.sv(362) " "Verilog HDL assignment warning at comp_stm.sv(362): truncated value with size 32 to match size of target (6)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636563 "|topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst " "Elaborating entity \"altsource_probe_top\" for hierarchy \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\"" {  } { { "comp_stm.sv" "sp_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Instantiated megafunction \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 17 " "Parameter \"probe_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980636660 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980636660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrmem_stm top_stm:stm_inst\|wrmem_stm:wrmem_inst " "Elaborating entity \"wrmem_stm\" for hierarchy \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\"" {  } { { "top_stm.sv" "wrmem_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 comp_stm.sv(220) " "Verilog HDL assignment warning at comp_stm.sv(220): truncated value with size 32 to match size of target (5)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636727 "|topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 comp_stm.sv(243) " "Verilog HDL assignment warning at comp_stm.sv(243): truncated value with size 32 to match size of target (5)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636730 "|topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 comp_stm.sv(249) " "Verilog HDL assignment warning at comp_stm.sv(249): truncated value with size 32 to match size of target (5)" {  } { { "comp_stm.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742980636731 "|topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst " "Elaborating entity \"altsource_probe_top\" for hierarchy \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\"" {  } { { "comp_stm.sv" "sp_inst" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980636997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980637022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\"" {  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980637055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl " "Instantiated megafunction \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 256 " "Parameter \"source_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742980637056 ""}  } { { "issp/issp/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742980637056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980637062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980637097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_35o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_35o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_35o " "Found entity 1: sld_ela_trigger_35o" {  } { { "db/sld_ela_trigger_35o.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_ela_trigger_35o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980639926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980639926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_top_auto_signaltap_0_1_672.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_top_auto_signaltap_0_1_672.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_top_auto_signaltap_0_1_672 " "Found entity 1: sld_reserved_top_auto_signaltap_0_1_672" {  } { { "db/sld_reserved_top_auto_signaltap_0_1_672.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_reserved_top_auto_signaltap_0_1_672.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980640139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980640139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a824 " "Found entity 1: altsyncram_a824" {  } { { "db/altsyncram_a824.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/altsyncram_a824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980641819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980641819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lsc " "Found entity 1: mux_lsc" {  } { { "db/mux_lsc.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/mux_lsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980642343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980642343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980642592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980642592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ii " "Found entity 1: cntr_4ii" {  } { { "db/cntr_4ii.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_4ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980642908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980642908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_b6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gi " "Found entity 1: cntr_7gi" {  } { { "db/cntr_7gi.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_7gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980643974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980643974 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980644235 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742980644608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Picked up _JAVA_OPTIONS: -Xmx1024M " "Picked up _JAVA_OPTIONS: -Xmx1024M" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980645232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.26.17:17:33 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2025.03.26.17:17:33 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980653206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980658428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980658596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980668583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980668824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980669083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980669349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980669370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980669375 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742980670238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980670574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980670777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980670788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980670860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 342 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980670997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980670997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742980671096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980671096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742980675686 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated\|tri_buf1a\[0\] ckout " "Converted the fanout from the always-enabled tri-state buffer \"iobuf:iobuf_inst\|ck:ckp_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated\|tri_buf1a\[0\]\" to the node \"ckout\" into a wire" {  } { { "db/ddio_out_8vj.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_out_8vj.tdf" 47 11 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742980675859 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "iobuf:iobuf_inst\|ck:ckn_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated\|tri_buf1a\[0\] ckoutn " "Converted the fanout from the always-enabled tri-state buffer \"iobuf:iobuf_inst\|ck:ckn_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_8vj:auto_generated\|tri_buf1a\[0\]\" to the node \"ckoutn\" into a wire" {  } { { "db/ddio_out_8vj.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_out_8vj.tdf" 47 11 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742980675859 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1742980675859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980676872 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.rwds_in rwds " "Output pin \"pre_syn.bp.rwds_in\" driven by bidirectional pin \"rwds\" cannot be tri-stated" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1742980677085 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.stm_inst_rdreg_inst_rwds_in rwds " "Output pin \"pre_syn.bp.stm_inst_rdreg_inst_rwds_in\" driven by bidirectional pin \"rwds\" cannot be tri-stated" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1742980677085 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.stm_inst_rdmem_inst_rwds_in rwds " "Output pin \"pre_syn.bp.stm_inst_rdmem_inst_rwds_in\" driven by bidirectional pin \"rwds\" cannot be tri-stated" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1742980677085 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.stm_inst_wrmem_inst_rwds_in rwds " "Output pin \"pre_syn.bp.stm_inst_wrmem_inst_rwds_in\" driven by bidirectional pin \"rwds\" cannot be tri-stated" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1742980677085 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742980679218 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980681148 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1742980683665 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      pll_clk " "   8.000      pll_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    pll_clk90 " "   8.000    pll_clk90" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       refclk " "  20.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         rwds " "   8.000         rwds" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980683683 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980683683 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980684133 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1742980684469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980684482 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 647 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 647 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1742980685250 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980685257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 16 " "Ignored 16 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1742980685474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980686023 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 193 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1742980688084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742980688198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742980688198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4215 " "Implemented 4215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742980688868 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742980688868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1742980688868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4028 " "Implemented 4028 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742980688868 ""} { "Info" "ICUT_CUT_TM_RAMS" "157 " "Implemented 157 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742980688868 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1742980688868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742980688868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742980688951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:18:08 2025 " "Processing ended: Wed Mar 26 17:18:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742980688951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742980688951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742980688951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742980688951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742980691335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742980691336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:18:10 2025 " "Processing started: Wed Mar 26 17:18:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742980691336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742980691336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742980691337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742980691965 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1742980691966 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1742980691968 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1742980692089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742980692095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742980692095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742980692164 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YU256I7G " "Selected 10CL010YU256I7G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1742980692225 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YU256I7G " "Selected 10CL016YU256I7G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1742980692225 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1742980692225 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "151 " "Selected migration device list is legal with 151 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1742980692333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742980692337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742980692337 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Design Software" 0 -1 1742980692401 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742980692401 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] 5 2 90 2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 90 degrees (2000 ps) for pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742980692401 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742980692401 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1742980692578 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "14 differential receiver " "Selected device migration path cannot use 14 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G2 " "Pin G2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K2 " "Pin K2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R3 " "Pin R3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M7 " "Pin M7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N8 " "Pin N8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R12 " "Pin R12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N12 " "Pin N12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L13 " "Pin L13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L15 " "Pin L15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B13 " "Pin B13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B12 " "Pin B12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F9 " "Pin F9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B5 " "Pin B5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "A3 " "Pin A3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1742980692833 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "15 differential transmitter " "Selected device migration path cannot use 15 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G2 " "Pin G2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K2 " "Pin K2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R3 " "Pin R3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M7 " "Pin M7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N8 " "Pin N8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R12 " "Pin R12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N12 " "Pin N12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P14 " "Pin P14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L13 " "Pin L13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L15 " "Pin L15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B13 " "Pin B13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B12 " "Pin B12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F9 " "Pin F9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B5 " "Pin B5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "A3 " "Pin A3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742980692833 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1742980692833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742980692869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742980692869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742980692869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742980692869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742980692869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742980692869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742980692872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742980692996 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742980693967 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742980693967 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742980693967 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1742980693967 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742980693985 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1742980693991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 75 clock clock " "Ignored filter at top.out.sdc(75): clock could not be matched with a clock" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1742980693992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 75 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 76 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 77 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 78 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 79 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 80 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693993 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 81 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693994 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 82 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693994 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980693994 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742980693994 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980694052 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1742980694052 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742980694078 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      pll_clk " "   8.000      pll_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    pll_clk90 " "   8.000    pll_clk90" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       refclk " "  20.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         rwds " "   8.000         rwds" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742980694079 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742980694079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742980694377 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742980694377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742980694377 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742980694377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742980694377 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742980694377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[1\]~0 " "Destination node altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[1\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[2\]~0 " "Destination node top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[2\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742980694377 ""}  } { { "sld_hub.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742980694377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 7913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742980694377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742980694377 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 6901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742980694377 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[0\]~input IOIBUF_X36_Y0_N8 " "Node \"dq\[0\]~input\" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[0\] PIN T12 " "Node \"dq\[0\]\" is constrained to location PIN T12 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[0] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[0\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[1\]~input IOIBUF_X40_Y0_N15 " "Node \"dq\[1\]~input\" is constrained to location IOIBUF_X40_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[1\] PIN T13 " "Node \"dq\[1\]\" is constrained to location PIN T13 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[1] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[1\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[2\]~input IOIBUF_X36_Y0_N22 " "Node \"dq\[2\]~input\" is constrained to location IOIBUF_X36_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[2\] PIN T11 " "Node \"dq\[2\]\" is constrained to location PIN T11 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[2] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[2\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[3\]~input IOIBUF_X34_Y0_N22 " "Node \"dq\[3\]~input\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[3\] PIN R10 " "Node \"dq\[3\]\" is constrained to location PIN R10 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[3] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[3\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[4\]~input IOIBUF_X34_Y0_N15 " "Node \"dq\[4\]~input\" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[4\] PIN T10 " "Node \"dq\[4\]\" is constrained to location PIN T10 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[4] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[4\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[5\]~input IOIBUF_X34_Y0_N1 " "Node \"dq\[5\]~input\" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[5\] PIN R11 " "Node \"dq\[5\]\" is constrained to location PIN R11 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[5] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[5\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[6\]~input IOIBUF_X36_Y0_N15 " "Node \"dq\[6\]~input\" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[6\] PIN R12 " "Node \"dq\[6\]\" is constrained to location PIN R12 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[6] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[6\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[7\]~input IOIBUF_X40_Y0_N22 " "Node \"dq\[7\]~input\" is constrained to location IOIBUF_X40_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[7\] PIN R13 " "Node \"dq\[7\]\" is constrained to location PIN R13 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[7] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[7\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742980694471 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1742980694471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742980694908 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742980694915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742980694916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742980694925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742980694943 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742980694958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742980694958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742980694965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742980695147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742980695159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742980695159 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1742980695384 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1742980696194 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742980696247 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742980696277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742980697186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742980697990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742980698057 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742980711871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742980711872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742980713114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.19 " "Router is attempting to preserve 0.19 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1742980714446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742980717122 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742980717122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742980720581 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.54 " "Total time spent on timing analysis during the Fitter is 4.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742980721012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742980721112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742980721635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742980721637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742980722450 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742980724422 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742980725568 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "refclk 3.3-V LVCMOS M15 " "Pin refclk uses I/O standard 3.3-V LVCMOS at M15" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { refclk } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "refclk" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742980728995 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742980728995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742980729667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5597 " "Peak virtual memory: 5597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742980731665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:18:51 2025 " "Processing ended: Wed Mar 26 17:18:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742980731665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742980731665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742980731665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742980731665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742980733366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742980733368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:18:53 2025 " "Processing started: Wed Mar 26 17:18:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742980733368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742980733368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742980733368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742980733967 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742980735583 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742980735617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742980735846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:18:55 2025 " "Processing ended: Wed Mar 26 17:18:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742980735846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742980735846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742980735846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742980735846 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742980736641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742980737856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742980737857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:18:57 2025 " "Processing started: Wed Mar 26 17:18:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742980737857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742980737857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742980737857 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742980738426 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 16 " "Ignored 16 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742980738554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742980738619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742980738619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980738672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980738672 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742980738996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742980738996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742980738996 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1742980738996 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742980739015 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742980739023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 75 clock clock " "Ignored filter at top.out.sdc(75): clock could not be matched with a clock" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 75 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739025 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 76 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739025 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 77 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739025 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 78 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739025 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 79 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739026 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 80 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739026 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 81 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739026 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 82 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739026 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742980739026 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742980739026 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980739080 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742980739080 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742980739107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1742980739133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.022 " "Worst-case setup slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 pll_clk90  " "    0.022               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 pll_clk  " "    0.574               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 rwds  " "    3.174               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.494               0.000 altera_reserved_tck  " "   43.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980739198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 pll_clk  " "    0.290               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 rwds  " "    4.226               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.053               0.000 pll_clk90  " "    7.053               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980739207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.361 " "Worst-case recovery slack is 95.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.361               0.000 altera_reserved_tck  " "   95.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980739216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 altera_reserved_tck  " "    1.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980739224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.527 " "Worst-case minimum pulse width slack is 3.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.527               0.000 rwds  " "    3.527               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.671               0.000 pll_clk  " "    3.671               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 pll_clk90  " "    3.813               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 refclk  " "    9.784               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980739237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980739237 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.257 ns " "Worst Case Available Settling Time: 34.257 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980739348 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742980739348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742980739359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742980739390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742980739840 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740046 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742980740046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.283 " "Worst-case setup slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 pll_clk90  " "    0.283               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 pll_clk  " "    1.224               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.404               0.000 rwds  " "    3.404               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.192               0.000 altera_reserved_tck  " "   44.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 pll_clk  " "    0.286               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.039               0.000 rwds  " "    4.039               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.958               0.000 pll_clk90  " "    6.958               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.964 " "Worst-case recovery slack is 95.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.964               0.000 altera_reserved_tck  " "   95.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.394 " "Worst-case minimum pulse width slack is 3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.394               0.000 rwds  " "    3.394               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.647               0.000 pll_clk  " "    3.647               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.810               0.000 pll_clk90  " "    3.810               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 refclk  " "    9.785               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.410               0.000 altera_reserved_tck  " "   49.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740155 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.979 ns " "Worst Case Available Settling Time: 34.979 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742980740282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742980740292 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742980740476 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742980740476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.064 " "Worst-case setup slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 pll_clk90  " "    1.064               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.021               0.000 pll_clk  " "    2.021               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.497               0.000 rwds  " "    3.497               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.960               0.000 altera_reserved_tck  " "   46.960               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 pll_clk  " "    0.099               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.249               0.000 rwds  " "    4.249               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.472               0.000 pll_clk90  " "    6.472               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.784 " "Worst-case recovery slack is 97.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.784               0.000 altera_reserved_tck  " "   97.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 altera_reserved_tck  " "    0.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.679 " "Worst-case minimum pulse width slack is 3.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.679               0.000 rwds  " "    3.679               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.716               0.000 pll_clk  " "    3.716               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 pll_clk90  " "    3.813               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.424               0.000 refclk  " "    9.424               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742980740559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742980740559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.360 ns " "Worst Case Available Settling Time: 37.360 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742980740745 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742980740745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742980741299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742980741300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742980741445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:19:01 2025 " "Processing ended: Wed Mar 26 17:19:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742980741445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742980741445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742980741445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742980741445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742980743010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742980743011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:19:02 2025 " "Processing started: Wed Mar 26 17:19:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742980743011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742980743011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742980743011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742980743833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.svo C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/simulation/questa/ simulation " "Generated file top.svo in folder \"C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742980744787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742980745714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:19:05 2025 " "Processing ended: Wed Mar 26 17:19:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742980745714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742980745714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742980745714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742980745714 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742980746587 ""}
