/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/max6682.v:133" *)
(* top = 1 *)
module MAX6682(Reset_n_i, Clk_i, Enable_i, CpuIntr_o, MAX6682CS_n_o, SPI_Data_i, SPI_Write_o, SPI_ReadNext_o, SPI_Data_o, SPI_FIFOFull_i, SPI_FIFOEmpty_i, SPI_Transmission_i, PeriodCounterPresetH_i, PeriodCounterPresetL_i, SensorValue_o, Threshold_i, SPI_CPOL_o, SPI_CPHA_o, SPI_LSBFE_o);
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:8" *)
  wire \$extract$\AddSubCmp_Greater_Direct$773.Carry_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:7" *)
  wire [15:0] \$extract$\AddSubCmp_Greater_Direct$773.D_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:11" *)
  wire \$extract$\AddSubCmp_Greater_Direct$773.Overflow_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:10" *)
  wire \$extract$\AddSubCmp_Greater_Direct$773.Sign_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:9" *)
  wire \$extract$\AddSubCmp_Greater_Direct$773.Zero_s ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:12" *)
  wire [15:0] \$extract$\Counter32_RV1_Timer$768.DH_s ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:13" *)
  wire [15:0] \$extract$\Counter32_RV1_Timer$768.DL_s ;
  (* src = "../../../../counter32/verilog/counter32_rv1.v:14" *)
  wire \$extract$\Counter32_RV1_Timer$768.Overflow_s ;
  (* src = "../../verilog/max6682.v:323" *)
  wire [15:0] AbsDiffResult;
  (* src = "../../verilog/max6682.v:184" *)
  wire [7:0] Byte0;
  (* src = "../../verilog/max6682.v:185" *)
  wire [7:0] Byte1;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/max6682.v:137" *)
  input Clk_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIRQs_s" *)
  (* src = "../../verilog/max6682.v:141" *)
  output CpuIntr_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIn_s" *)
  (* src = "../../verilog/max6682.v:139" *)
  input Enable_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Outputs_o" *)
  (* src = "../../verilog/max6682.v:143" *)
  output MAX6682CS_n_o;
  (* src = "../../verilog/max6682.v:9" *)
  wire \MAX6682_SPI_FSM_1.SPI_FSM_Done ;
  (* src = "../../verilog/max6682.v:4" *)
  wire \MAX6682_SPI_FSM_1.SPI_FSM_Start ;
  (* src = "../../verilog/max6682.v:24" *)
  wire \MAX6682_SPI_FSM_1.SPI_FSM_Wr0 ;
  (* src = "../../verilog/max6682.v:23" *)
  wire \MAX6682_SPI_FSM_1.SPI_FSM_Wr1 ;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPresetH_i" *)
  (* src = "../../verilog/max6682.v:159" *)
  input [15:0] PeriodCounterPresetH_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPresetL_i" *)
  (* src = "../../verilog/max6682.v:161" *)
  input [15:0] PeriodCounterPresetL_i;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/max6682.v:135" *)
  input Reset_n_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPHA" *)
  (* src = "../../verilog/max6682.v:169" *)
  output SPI_CPHA_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPOL" *)
  (* src = "../../verilog/max6682.v:167" *)
  output SPI_CPOL_o;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataOut" *)
  (* src = "../../verilog/max6682.v:145" *)
  input [7:0] SPI_Data_i;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataIn" *)
  (* src = "../../verilog/max6682.v:151" *)
  output [7:0] SPI_Data_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOEmpty" *)
  (* src = "../../verilog/max6682.v:155" *)
  input SPI_FIFOEmpty_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOFull" *)
  (* src = "../../verilog/max6682.v:153" *)
  input SPI_FIFOFull_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_LSBFE" *)
  (* src = "../../verilog/max6682.v:171" *)
  output SPI_LSBFE_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_ReadNext" *)
  (* src = "../../verilog/max6682.v:149" *)
  output SPI_ReadNext_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Transmission" *)
  (* src = "../../verilog/max6682.v:157" *)
  input SPI_Transmission_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Write" *)
  (* src = "../../verilog/max6682.v:147" *)
  output SPI_Write_o;
  (* src = "../../verilog/max6682.v:216" *)
  wire SensorFSM_StoreNewValue;
  (* src = "../../verilog/max6682.v:214" *)
  wire SensorFSM_TimerEnable;
  (* src = "../../verilog/max6682.v:212" *)
  wire SensorFSM_TimerOvfl;
  (* src = "../../verilog/max6682.v:213" *)
  wire SensorFSM_TimerPreset;
  (* src = "../../verilog/max6682.v:321" *)
  wire [15:0] SensorValue;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SensorValue_o" *)
  (* src = "../../verilog/max6682.v:163" *)
  output [15:0] SensorValue_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "Threshold_i" *)
  (* src = "../../verilog/max6682.v:165" *)
  input [15:0] Threshold_i;
  AbsDiff \$extract$\AbsDiff$769  (
    .A_i(SensorValue),
    .B_i(SensorValue_o),
    .D_o(AbsDiffResult)
  );
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:13" *)
  AddSubCmp \$extract$\AddSubCmp_Greater_Direct$773.ThisAddSubCmp  (
    .A_i(AbsDiffResult),
    .AddOrSub_i(1'b1),
    .B_i(Threshold_i),
    .Carry_i(1'b0),
    .Carry_o(\$extract$\AddSubCmp_Greater_Direct$773.Carry_s ),
    .D_o(\$extract$\AddSubCmp_Greater_Direct$773.D_s ),
    .Overflow_o(\$extract$\AddSubCmp_Greater_Direct$773.Overflow_s ),
    .Sign_o(\$extract$\AddSubCmp_Greater_Direct$773.Sign_s ),
    .Zero_o(\$extract$\AddSubCmp_Greater_Direct$773.Zero_s )
  );
  (* src = "../../../../byte2wordsel/verilog/byte2wordsel_11msb.v:10" *)
  Byte2WordSel \$extract$\Byte2WordSel_11MSB_Direct$781.DUT  (
    .H_i(Byte1),
    .L_i(Byte0),
    .Mask_i(4'b1011),
    .Shift_i(4'b0101),
    .Y_o(SensorValue)
  );
  (* src = "../../../../counter32/verilog/counter32_rv1.v:19" *)
  Counter32 \$extract$\Counter32_RV1_Timer$768.ThisCounter  (
    .Clk_i(Clk_i),
    .DH_o(\$extract$\Counter32_RV1_Timer$768.DH_s ),
    .DL_o(\$extract$\Counter32_RV1_Timer$768.DL_s ),
    .Direction_i(1'b1),
    .Enable_i(SensorFSM_TimerEnable),
    .Overflow_o(\$extract$\Counter32_RV1_Timer$768.Overflow_s ),
    .PresetValH_i(PeriodCounterPresetH_i),
    .PresetValL_i(PeriodCounterPresetL_i),
    .Preset_i(SensorFSM_TimerPreset),
    .ResetSig_i(1'b0),
    .Reset_n_i(Reset_n_i),
    .Zero_o(SensorFSM_TimerOvfl)
  );
  WordRegister \$extract$\WordRegister$770  (
    .Clk_i(Clk_i),
    .D_i(SensorValue),
    .Enable_i(SensorFSM_StoreNewValue),
    .Q_o(SensorValue_o),
    .Reset_n_i(Reset_n_i)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/max6682.v:210" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000101),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000101),
    .NAME("\\SensorFSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000010),
    .STATE_NUM(32'b00000000000000000000000000000100),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(8'b11011000),
    .TRANS_NUM(32'b00000000000000000000000000001010),
    .TRANS_TABLE(160'b011zzzzz01011000010zz0z101000100010zz1z100100101010zzzz00000010000101z1z011001100011zz1z0100100000100z1z01001000001zzz0z00101000000zzzz101000100000zzzz000001000)
  ) \$fsm$\SensorFSM_State$738  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ \$extract$\AddSubCmp_Greater_Direct$773.Zero_s , \$extract$\AddSubCmp_Greater_Direct$773.Carry_s , SensorFSM_TimerOvfl, \MAX6682_SPI_FSM_1.SPI_FSM_Done , Enable_i }),
    .CTRL_OUT({ CpuIntr_o, SensorFSM_TimerPreset, SensorFSM_TimerEnable, SensorFSM_StoreNewValue, \MAX6682_SPI_FSM_1.SPI_FSM_Start  })
  );
  ByteRegister \$techmap\MAX6682_SPI_FSM_1.$extract$\ByteRegister$771  (
    .Clk_i(Clk_i),
    .D_i(SPI_Data_i),
    .Enable_i(\MAX6682_SPI_FSM_1.SPI_FSM_Wr0 ),
    .Q_o(Byte0),
    .Reset_n_i(Reset_n_i)
  );
  ByteRegister \$techmap\MAX6682_SPI_FSM_1.$extract$\ByteRegister$772  (
    .Clk_i(Clk_i),
    .D_i(SPI_Data_i),
    .Enable_i(\MAX6682_SPI_FSM_1.SPI_FSM_Wr1 ),
    .Q_o(Byte1),
    .Reset_n_i(Reset_n_i)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/max6682.v:21" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000010),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000110),
    .NAME("\\SPI_FSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000011),
    .STATE_NUM(32'b00000000000000000000000000000111),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(21'b011101001110010100000),
    .TRANS_NUM(32'b00000000000000000000000000001001),
    .TRANS_TABLE(126'b1101z1100000001100z001001100101zz011010010100zz010100000011zz000010010010zz110000000001zz101001001000z1100100000000z0000010000)
  ) \$techmap\MAX6682_SPI_FSM_1.$fsm$\SPI_FSM_State$743  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ SPI_Transmission_i, \MAX6682_SPI_FSM_1.SPI_FSM_Start  }),
    .CTRL_OUT({ SPI_Write_o, MAX6682CS_n_o, SPI_ReadNext_o, \MAX6682_SPI_FSM_1.SPI_FSM_Wr1 , \MAX6682_SPI_FSM_1.SPI_FSM_Done , \MAX6682_SPI_FSM_1.SPI_FSM_Wr0  })
  );
  assign SPI_CPHA_o = 1'b0;
  assign SPI_CPOL_o = 1'b0;
  assign SPI_Data_o = 8'b00000000;
  assign SPI_LSBFE_o = 1'b0;
endmodule
