#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023815a8a010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000023815cf4590_0 .net "PC", 31 0, L_0000023815d7c300;  1 drivers
v0000023815cf4630_0 .net "cycles_consumed", 31 0, v0000023815cf2470_0;  1 drivers
v0000023815cf4810_0 .var "input_clk", 0 0;
v0000023815cf2150_0 .var "rst", 0 0;
S_0000023815a0d800 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000023815a8a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000023815c30d50 .functor NOR 1, v0000023815cf4810_0, v0000023815ce4a50_0, C4<0>, C4<0>;
L_0000023815c30dc0 .functor AND 1, v0000023815cc5680_0, v0000023815cc55e0_0, C4<1>, C4<1>;
L_0000023815c30ea0 .functor AND 1, L_0000023815c30dc0, L_0000023815cf2290, C4<1>, C4<1>;
L_0000023815c32090 .functor AND 1, v0000023815cb56a0_0, v0000023815cb5ec0_0, C4<1>, C4<1>;
L_0000023815c30f80 .functor AND 1, L_0000023815c32090, L_0000023815cf2330, C4<1>, C4<1>;
L_0000023815c31d10 .functor AND 1, v0000023815ce4910_0, v0000023815ce4370_0, C4<1>, C4<1>;
L_0000023815c311b0 .functor AND 1, L_0000023815c31d10, L_0000023815cf23d0, C4<1>, C4<1>;
L_0000023815c31060 .functor AND 1, v0000023815cc5680_0, v0000023815cc55e0_0, C4<1>, C4<1>;
L_0000023815c31290 .functor AND 1, L_0000023815c31060, L_0000023815cf26f0, C4<1>, C4<1>;
L_0000023815c313e0 .functor AND 1, v0000023815cb56a0_0, v0000023815cb5ec0_0, C4<1>, C4<1>;
L_0000023815c31a70 .functor AND 1, L_0000023815c313e0, L_0000023815cf2830, C4<1>, C4<1>;
L_0000023815c31ca0 .functor AND 1, v0000023815ce4910_0, v0000023815ce4370_0, C4<1>, C4<1>;
L_0000023815c31d80 .functor AND 1, L_0000023815c31ca0, L_0000023815cf2970, C4<1>, C4<1>;
L_0000023815cf6b80 .functor NOT 1, L_0000023815c30d50, C4<0>, C4<0>, C4<0>;
L_0000023815cf6e20 .functor NOT 1, L_0000023815c30d50, C4<0>, C4<0>, C4<0>;
L_0000023815d5bd60 .functor NOT 1, L_0000023815c30d50, C4<0>, C4<0>, C4<0>;
L_0000023815d5c4d0 .functor NOT 1, L_0000023815c30d50, C4<0>, C4<0>, C4<0>;
L_0000023815d5c380 .functor NOT 1, L_0000023815c30d50, C4<0>, C4<0>, C4<0>;
L_0000023815d7c300 .functor BUFZ 32, v0000023815ce9a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815ce38d0_0 .net "EX1_ALU_OPER1", 31 0, L_0000023815cf5680;  1 drivers
v0000023815ce3970_0 .net "EX1_ALU_OPER2", 31 0, L_0000023815d5bc80;  1 drivers
v0000023815ce3a10_0 .net "EX1_PC", 31 0, v0000023815cc2700_0;  1 drivers
v0000023815ce3ab0_0 .net "EX1_PFC", 31 0, v0000023815cc3100_0;  1 drivers
v0000023815ce5130_0 .net "EX1_PFC_to_IF", 31 0, L_0000023815cf0c10;  1 drivers
v0000023815ce3b50_0 .net "EX1_forward_to_B", 31 0, v0000023815cc2ac0_0;  1 drivers
v0000023815ce2b10_0 .net "EX1_is_beq", 0 0, v0000023815cc2340_0;  1 drivers
v0000023815ce2cf0_0 .net "EX1_is_bne", 0 0, v0000023815cc1d00_0;  1 drivers
v0000023815ce5c70_0 .net "EX1_is_jal", 0 0, v0000023815cc19e0_0;  1 drivers
v0000023815ce6c10_0 .net "EX1_is_jr", 0 0, v0000023815cc2840_0;  1 drivers
v0000023815ce6ad0_0 .net "EX1_is_oper2_immed", 0 0, v0000023815cc34c0_0;  1 drivers
v0000023815ce5a90_0 .net "EX1_memread", 0 0, v0000023815cc3560_0;  1 drivers
v0000023815ce5f90_0 .net "EX1_memwrite", 0 0, v0000023815cc3600_0;  1 drivers
v0000023815ce7070_0 .net "EX1_opcode", 11 0, v0000023815cc1bc0_0;  1 drivers
v0000023815ce56d0_0 .net "EX1_predicted", 0 0, v0000023815cc2f20_0;  1 drivers
v0000023815ce79d0_0 .net "EX1_rd_ind", 4 0, v0000023815cc25c0_0;  1 drivers
v0000023815ce6030_0 .net "EX1_rd_indzero", 0 0, v0000023815cc1da0_0;  1 drivers
v0000023815ce7250_0 .net "EX1_regwrite", 0 0, v0000023815cc36a0_0;  1 drivers
v0000023815ce5810_0 .net "EX1_rs1", 31 0, v0000023815cc3c40_0;  1 drivers
v0000023815ce6a30_0 .net "EX1_rs1_ind", 4 0, v0000023815cc2ca0_0;  1 drivers
v0000023815ce6cb0_0 .net "EX1_rs2", 31 0, v0000023815cc3740_0;  1 drivers
v0000023815ce5b30_0 .net "EX1_rs2_ind", 4 0, v0000023815cc2d40_0;  1 drivers
v0000023815ce5e50_0 .net "EX1_rs2_out", 31 0, L_0000023815d5b580;  1 drivers
v0000023815ce5770_0 .net "EX2_ALU_OPER1", 31 0, v0000023815cc4fa0_0;  1 drivers
v0000023815ce76b0_0 .net "EX2_ALU_OPER2", 31 0, v0000023815cc48c0_0;  1 drivers
v0000023815ce7110_0 .net "EX2_ALU_OUT", 31 0, L_0000023815cf1cf0;  1 drivers
v0000023815ce53b0_0 .net "EX2_PC", 31 0, v0000023815cc5360_0;  1 drivers
v0000023815ce71b0_0 .net "EX2_PFC_to_IF", 31 0, v0000023815cc4460_0;  1 drivers
v0000023815ce60d0_0 .net "EX2_forward_to_B", 31 0, v0000023815cc4500_0;  1 drivers
v0000023815ce6170_0 .net "EX2_is_beq", 0 0, v0000023815cc4be0_0;  1 drivers
v0000023815ce6350_0 .net "EX2_is_bne", 0 0, v0000023815cc5400_0;  1 drivers
v0000023815ce58b0_0 .net "EX2_is_jal", 0 0, v0000023815cc45a0_0;  1 drivers
v0000023815ce6210_0 .net "EX2_is_jr", 0 0, v0000023815cc4b40_0;  1 drivers
v0000023815ce5310_0 .net "EX2_is_oper2_immed", 0 0, v0000023815cc4dc0_0;  1 drivers
v0000023815ce5950_0 .net "EX2_memread", 0 0, v0000023815cc5040_0;  1 drivers
v0000023815ce59f0_0 .net "EX2_memwrite", 0 0, v0000023815cc4e60_0;  1 drivers
v0000023815ce6710_0 .net "EX2_opcode", 11 0, v0000023815cc46e0_0;  1 drivers
v0000023815ce7570_0 .net "EX2_predicted", 0 0, v0000023815cc4f00_0;  1 drivers
v0000023815ce5590_0 .net "EX2_rd_ind", 4 0, v0000023815cc5540_0;  1 drivers
v0000023815ce54f0_0 .net "EX2_rd_indzero", 0 0, v0000023815cc55e0_0;  1 drivers
v0000023815ce72f0_0 .net "EX2_regwrite", 0 0, v0000023815cc5680_0;  1 drivers
v0000023815ce7390_0 .net "EX2_rs1", 31 0, v0000023815cc4780_0;  1 drivers
v0000023815ce6b70_0 .net "EX2_rs1_ind", 4 0, v0000023815cc4820_0;  1 drivers
v0000023815ce77f0_0 .net "EX2_rs2_ind", 4 0, v0000023815cc57c0_0;  1 drivers
v0000023815ce5bd0_0 .net "EX2_rs2_out", 31 0, v0000023815cc4140_0;  1 drivers
v0000023815ce5630_0 .net "ID_INST", 31 0, v0000023815cd02a0_0;  1 drivers
v0000023815ce5d10_0 .net "ID_PC", 31 0, v0000023815ccfc60_0;  1 drivers
v0000023815ce63f0_0 .net "ID_PFC_to_EX", 31 0, L_0000023815cedf10;  1 drivers
v0000023815ce7750_0 .net "ID_PFC_to_IF", 31 0, L_0000023815ced8d0;  1 drivers
v0000023815ce5450_0 .net "ID_forward_to_B", 31 0, L_0000023815cee730;  1 drivers
v0000023815ce5db0_0 .net "ID_is_beq", 0 0, L_0000023815cee870;  1 drivers
v0000023815ce6530_0 .net "ID_is_bne", 0 0, L_0000023815cee910;  1 drivers
v0000023815ce6990_0 .net "ID_is_j", 0 0, L_0000023815ceeb90;  1 drivers
v0000023815ce6d50_0 .net "ID_is_jal", 0 0, L_0000023815ceeaf0;  1 drivers
v0000023815ce6850_0 .net "ID_is_jr", 0 0, L_0000023815ceea50;  1 drivers
v0000023815ce7430_0 .net "ID_is_oper2_immed", 0 0, L_0000023815cf6090;  1 drivers
v0000023815ce6f30_0 .net "ID_memread", 0 0, L_0000023815cef3b0;  1 drivers
v0000023815ce7930_0 .net "ID_memwrite", 0 0, L_0000023815cef4f0;  1 drivers
v0000023815ce74d0_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  1 drivers
v0000023815ce6490_0 .net "ID_predicted", 0 0, v0000023815cca3a0_0;  1 drivers
v0000023815ce65d0_0 .net "ID_rd_ind", 4 0, v0000023815ce7ed0_0;  1 drivers
v0000023815ce7610_0 .net "ID_regwrite", 0 0, L_0000023815cef270;  1 drivers
v0000023815ce5ef0_0 .net "ID_rs1", 31 0, v0000023815ccee00_0;  1 drivers
v0000023815ce62b0_0 .net "ID_rs1_ind", 4 0, v0000023815ce9cd0_0;  1 drivers
v0000023815ce68f0_0 .net "ID_rs2", 31 0, v0000023815ccde60_0;  1 drivers
v0000023815ce6670_0 .net "ID_rs2_ind", 4 0, v0000023815ce81f0_0;  1 drivers
v0000023815ce7890_0 .net "IF_INST", 31 0, L_0000023815cf55a0;  1 drivers
v0000023815ce6df0_0 .net "IF_pc", 31 0, v0000023815ce9a50_0;  1 drivers
v0000023815ce67b0_0 .net "MEM_ALU_OUT", 31 0, v0000023815cb4a20_0;  1 drivers
v0000023815ce6e90_0 .net "MEM_Data_mem_out", 31 0, v0000023815ce4550_0;  1 drivers
v0000023815ce6fd0_0 .net "MEM_memread", 0 0, v0000023815cb57e0_0;  1 drivers
v0000023815ce7a70_0 .net "MEM_memwrite", 0 0, v0000023815cb4fc0_0;  1 drivers
v0000023815cf2bf0_0 .net "MEM_opcode", 11 0, v0000023815cb4ac0_0;  1 drivers
v0000023815cf3af0_0 .net "MEM_rd_ind", 4 0, v0000023815cb4f20_0;  1 drivers
v0000023815cf2b50_0 .net "MEM_rd_indzero", 0 0, v0000023815cb5ec0_0;  1 drivers
v0000023815cf39b0_0 .net "MEM_regwrite", 0 0, v0000023815cb56a0_0;  1 drivers
v0000023815cf3870_0 .net "MEM_rs2", 31 0, v0000023815cb5f60_0;  1 drivers
v0000023815cf2f10_0 .net "PC", 31 0, L_0000023815d7c300;  alias, 1 drivers
v0000023815cf4310_0 .net "STALL_ID1_FLUSH", 0 0, v0000023815ccab20_0;  1 drivers
v0000023815cf35f0_0 .net "STALL_ID2_FLUSH", 0 0, v0000023815cc8640_0;  1 drivers
v0000023815cf3a50_0 .net "STALL_IF_FLUSH", 0 0, v0000023815ccc920_0;  1 drivers
v0000023815cf2c90_0 .net "WB_ALU_OUT", 31 0, v0000023815ce4870_0;  1 drivers
v0000023815cf3230_0 .net "WB_Data_mem_out", 31 0, v0000023815ce3330_0;  1 drivers
v0000023815cf2a10_0 .net "WB_memread", 0 0, v0000023815ce3650_0;  1 drivers
v0000023815cf3690_0 .net "WB_rd_ind", 4 0, v0000023815ce4190_0;  1 drivers
v0000023815cf3730_0 .net "WB_rd_indzero", 0 0, v0000023815ce4370_0;  1 drivers
v0000023815cf2d30_0 .net "WB_regwrite", 0 0, v0000023815ce4910_0;  1 drivers
v0000023815cf3910_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  1 drivers
v0000023815cf25b0_0 .net *"_ivl_1", 0 0, L_0000023815c30dc0;  1 drivers
v0000023815cf4770_0 .net *"_ivl_13", 0 0, L_0000023815c31d10;  1 drivers
v0000023815cf2dd0_0 .net *"_ivl_14", 0 0, L_0000023815cf23d0;  1 drivers
v0000023815cf3370_0 .net *"_ivl_19", 0 0, L_0000023815c31060;  1 drivers
v0000023815cf28d0_0 .net *"_ivl_2", 0 0, L_0000023815cf2290;  1 drivers
v0000023815cf2790_0 .net *"_ivl_20", 0 0, L_0000023815cf26f0;  1 drivers
v0000023815cf2e70_0 .net *"_ivl_25", 0 0, L_0000023815c313e0;  1 drivers
v0000023815cf43b0_0 .net *"_ivl_26", 0 0, L_0000023815cf2830;  1 drivers
v0000023815cf37d0_0 .net *"_ivl_31", 0 0, L_0000023815c31ca0;  1 drivers
v0000023815cf3410_0 .net *"_ivl_32", 0 0, L_0000023815cf2970;  1 drivers
v0000023815cf32d0_0 .net *"_ivl_40", 31 0, L_0000023815cef770;  1 drivers
L_0000023815d10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815cf3b90_0 .net *"_ivl_43", 26 0, L_0000023815d10c58;  1 drivers
L_0000023815d10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815cf2fb0_0 .net/2u *"_ivl_44", 31 0, L_0000023815d10ca0;  1 drivers
v0000023815cf3050_0 .net *"_ivl_52", 31 0, L_0000023815d65420;  1 drivers
L_0000023815d10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815cf34b0_0 .net *"_ivl_55", 26 0, L_0000023815d10d30;  1 drivers
L_0000023815d10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815cf3c30_0 .net/2u *"_ivl_56", 31 0, L_0000023815d10d78;  1 drivers
v0000023815cf3cd0_0 .net *"_ivl_7", 0 0, L_0000023815c32090;  1 drivers
v0000023815cf4130_0 .net *"_ivl_8", 0 0, L_0000023815cf2330;  1 drivers
v0000023815cf3190_0 .net "alu_selA", 1 0, L_0000023815cf2650;  1 drivers
v0000023815cf3d70_0 .net "alu_selB", 1 0, L_0000023815cf49f0;  1 drivers
v0000023815cf4450_0 .net "clk", 0 0, L_0000023815c30d50;  1 drivers
v0000023815cf2470_0 .var "cycles_consumed", 31 0;
v0000023815cf3f50_0 .net "exhaz", 0 0, L_0000023815c30f80;  1 drivers
v0000023815cf46d0_0 .net "exhaz2", 0 0, L_0000023815c31a70;  1 drivers
v0000023815cf2ab0_0 .net "hlt", 0 0, v0000023815ce4a50_0;  1 drivers
v0000023815cf3ff0_0 .net "idhaz", 0 0, L_0000023815c30ea0;  1 drivers
v0000023815cf41d0_0 .net "idhaz2", 0 0, L_0000023815c31290;  1 drivers
v0000023815cf2510_0 .net "if_id_write", 0 0, v0000023815ccb340_0;  1 drivers
v0000023815cf21f0_0 .net "input_clk", 0 0, v0000023815cf4810_0;  1 drivers
v0000023815cf3e10_0 .net "is_branch_and_taken", 0 0, L_0000023815cf6560;  1 drivers
v0000023815cf4090_0 .net "memhaz", 0 0, L_0000023815c311b0;  1 drivers
v0000023815cf20b0_0 .net "memhaz2", 0 0, L_0000023815c31d80;  1 drivers
v0000023815cf30f0_0 .net "pc_src", 2 0, L_0000023815ced6f0;  1 drivers
v0000023815cf3eb0_0 .net "pc_write", 0 0, v0000023815ccce20_0;  1 drivers
v0000023815cf4270_0 .net "rst", 0 0, v0000023815cf2150_0;  1 drivers
v0000023815cf3550_0 .net "store_rs2_forward", 1 0, L_0000023815cf4e50;  1 drivers
v0000023815cf44f0_0 .net "wdata_to_reg_file", 31 0, L_0000023815d7c290;  1 drivers
E_0000023815c38920/0 .event negedge, v0000023815cc8460_0;
E_0000023815c38920/1 .event posedge, v0000023815cb5560_0;
E_0000023815c38920 .event/or E_0000023815c38920/0, E_0000023815c38920/1;
L_0000023815cf2290 .cmp/eq 5, v0000023815cc5540_0, v0000023815cc2ca0_0;
L_0000023815cf2330 .cmp/eq 5, v0000023815cb4f20_0, v0000023815cc2ca0_0;
L_0000023815cf23d0 .cmp/eq 5, v0000023815ce4190_0, v0000023815cc2ca0_0;
L_0000023815cf26f0 .cmp/eq 5, v0000023815cc5540_0, v0000023815cc2d40_0;
L_0000023815cf2830 .cmp/eq 5, v0000023815cb4f20_0, v0000023815cc2d40_0;
L_0000023815cf2970 .cmp/eq 5, v0000023815ce4190_0, v0000023815cc2d40_0;
L_0000023815cef770 .concat [ 5 27 0 0], v0000023815ce7ed0_0, L_0000023815d10c58;
L_0000023815cef810 .cmp/ne 32, L_0000023815cef770, L_0000023815d10ca0;
L_0000023815d65420 .concat [ 5 27 0 0], v0000023815cc5540_0, L_0000023815d10d30;
L_0000023815d674a0 .cmp/ne 32, L_0000023815d65420, L_0000023815d10d78;
S_0000023815a0d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000023815c31840 .functor NOT 1, L_0000023815c30f80, C4<0>, C4<0>, C4<0>;
L_0000023815c31920 .functor AND 1, L_0000023815c311b0, L_0000023815c31840, C4<1>, C4<1>;
L_0000023815c31140 .functor OR 1, L_0000023815c30ea0, L_0000023815c31920, C4<0>, C4<0>;
L_0000023815c30ff0 .functor OR 1, L_0000023815c30ea0, L_0000023815c30f80, C4<0>, C4<0>;
v0000023815c5c280_0 .net *"_ivl_12", 0 0, L_0000023815c30ff0;  1 drivers
v0000023815c5c320_0 .net *"_ivl_2", 0 0, L_0000023815c31840;  1 drivers
v0000023815c5c5a0_0 .net *"_ivl_5", 0 0, L_0000023815c31920;  1 drivers
v0000023815c5bce0_0 .net *"_ivl_7", 0 0, L_0000023815c31140;  1 drivers
v0000023815c5bd80_0 .net "alu_selA", 1 0, L_0000023815cf2650;  alias, 1 drivers
v0000023815c5af20_0 .net "exhaz", 0 0, L_0000023815c30f80;  alias, 1 drivers
v0000023815c5be20_0 .net "idhaz", 0 0, L_0000023815c30ea0;  alias, 1 drivers
v0000023815c5c1e0_0 .net "memhaz", 0 0, L_0000023815c311b0;  alias, 1 drivers
L_0000023815cf2650 .concat8 [ 1 1 0 0], L_0000023815c31140, L_0000023815c30ff0;
S_0000023815a229c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000023815c31ed0 .functor NOT 1, L_0000023815c31a70, C4<0>, C4<0>, C4<0>;
L_0000023815c31f40 .functor AND 1, L_0000023815c31d80, L_0000023815c31ed0, C4<1>, C4<1>;
L_0000023815c31fb0 .functor OR 1, L_0000023815c31290, L_0000023815c31f40, C4<0>, C4<0>;
L_0000023815c32170 .functor NOT 1, v0000023815cc34c0_0, C4<0>, C4<0>, C4<0>;
L_0000023815c32020 .functor AND 1, L_0000023815c31fb0, L_0000023815c32170, C4<1>, C4<1>;
L_0000023815c32250 .functor OR 1, L_0000023815c31290, L_0000023815c31a70, C4<0>, C4<0>;
L_0000023815c323a0 .functor NOT 1, v0000023815cc34c0_0, C4<0>, C4<0>, C4<0>;
L_0000023815c32480 .functor AND 1, L_0000023815c32250, L_0000023815c323a0, C4<1>, C4<1>;
v0000023815c5c500_0 .net "EX1_is_oper2_immed", 0 0, v0000023815cc34c0_0;  alias, 1 drivers
v0000023815c5ae80_0 .net *"_ivl_11", 0 0, L_0000023815c32020;  1 drivers
v0000023815c5a8e0_0 .net *"_ivl_16", 0 0, L_0000023815c32250;  1 drivers
v0000023815c5a980_0 .net *"_ivl_17", 0 0, L_0000023815c323a0;  1 drivers
v0000023815c5aa20_0 .net *"_ivl_2", 0 0, L_0000023815c31ed0;  1 drivers
v0000023815c5aac0_0 .net *"_ivl_20", 0 0, L_0000023815c32480;  1 drivers
v0000023815c5ab60_0 .net *"_ivl_5", 0 0, L_0000023815c31f40;  1 drivers
v0000023815c5ac00_0 .net *"_ivl_7", 0 0, L_0000023815c31fb0;  1 drivers
v0000023815c5aca0_0 .net *"_ivl_8", 0 0, L_0000023815c32170;  1 drivers
v0000023815c5b1a0_0 .net "alu_selB", 1 0, L_0000023815cf49f0;  alias, 1 drivers
v0000023815c5b240_0 .net "exhaz", 0 0, L_0000023815c31a70;  alias, 1 drivers
v0000023815c5b2e0_0 .net "idhaz", 0 0, L_0000023815c31290;  alias, 1 drivers
v0000023815c5b380_0 .net "memhaz", 0 0, L_0000023815c31d80;  alias, 1 drivers
L_0000023815cf49f0 .concat8 [ 1 1 0 0], L_0000023815c32020, L_0000023815c32480;
S_0000023815a22b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000023815c324f0 .functor NOT 1, L_0000023815c31a70, C4<0>, C4<0>, C4<0>;
L_0000023815c32790 .functor AND 1, L_0000023815c31d80, L_0000023815c324f0, C4<1>, C4<1>;
L_0000023815c32560 .functor OR 1, L_0000023815c31290, L_0000023815c32790, C4<0>, C4<0>;
L_0000023815c325d0 .functor OR 1, L_0000023815c31290, L_0000023815c31a70, C4<0>, C4<0>;
v0000023815c5b420_0 .net *"_ivl_12", 0 0, L_0000023815c325d0;  1 drivers
v0000023815c5b560_0 .net *"_ivl_2", 0 0, L_0000023815c324f0;  1 drivers
v0000023815c5b740_0 .net *"_ivl_5", 0 0, L_0000023815c32790;  1 drivers
v0000023815c5b880_0 .net *"_ivl_7", 0 0, L_0000023815c32560;  1 drivers
v0000023815c5b920_0 .net "exhaz", 0 0, L_0000023815c31a70;  alias, 1 drivers
v0000023815c5b9c0_0 .net "idhaz", 0 0, L_0000023815c31290;  alias, 1 drivers
v0000023815bd7050_0 .net "memhaz", 0 0, L_0000023815c31d80;  alias, 1 drivers
v0000023815bd77d0_0 .net "store_rs2_forward", 1 0, L_0000023815cf4e50;  alias, 1 drivers
L_0000023815cf4e50 .concat8 [ 1 1 0 0], L_0000023815c32560, L_0000023815c325d0;
S_0000023815a79b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000023815bd7af0_0 .net "EX_ALU_OUT", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815bd6d30_0 .net "EX_memread", 0 0, v0000023815cc5040_0;  alias, 1 drivers
v0000023815bc05d0_0 .net "EX_memwrite", 0 0, v0000023815cc4e60_0;  alias, 1 drivers
v0000023815bc1110_0 .net "EX_opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
v0000023815cb4980_0 .net "EX_rd_ind", 4 0, v0000023815cc5540_0;  alias, 1 drivers
v0000023815cb5880_0 .net "EX_rd_indzero", 0 0, L_0000023815d674a0;  1 drivers
v0000023815cb5740_0 .net "EX_regwrite", 0 0, v0000023815cc5680_0;  alias, 1 drivers
v0000023815cb52e0_0 .net "EX_rs2_out", 31 0, v0000023815cc4140_0;  alias, 1 drivers
v0000023815cb4a20_0 .var "MEM_ALU_OUT", 31 0;
v0000023815cb57e0_0 .var "MEM_memread", 0 0;
v0000023815cb4fc0_0 .var "MEM_memwrite", 0 0;
v0000023815cb4ac0_0 .var "MEM_opcode", 11 0;
v0000023815cb4f20_0 .var "MEM_rd_ind", 4 0;
v0000023815cb5ec0_0 .var "MEM_rd_indzero", 0 0;
v0000023815cb56a0_0 .var "MEM_regwrite", 0 0;
v0000023815cb5f60_0 .var "MEM_rs2", 31 0;
v0000023815cb59c0_0 .net "clk", 0 0, L_0000023815d5c4d0;  1 drivers
v0000023815cb5560_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c38e60 .event posedge, v0000023815cb5560_0, v0000023815cb59c0_0;
S_0000023815a79cf0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000023815a61500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815a61538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815a61570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815a615a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815a615e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815a61618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815a61650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815a61688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815a616c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815a616f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815a61730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815a61768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815a617a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815a617d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815a61810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815a61848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815a61880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815a618b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815a618f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815a61928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815a61960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815a61998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815a619d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815a61a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815a61a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023815d5c310 .functor XOR 1, L_0000023815d5c2a0, v0000023815cc4f00_0, C4<0>, C4<0>;
L_0000023815d5c3f0 .functor NOT 1, L_0000023815d5c310, C4<0>, C4<0>, C4<0>;
L_0000023815d5c460 .functor OR 1, v0000023815cf2150_0, L_0000023815d5c3f0, C4<0>, C4<0>;
L_0000023815d5c540 .functor NOT 1, L_0000023815d5c460, C4<0>, C4<0>, C4<0>;
v0000023815cb7310_0 .net "ALU_OP", 3 0, v0000023815cb6d70_0;  1 drivers
v0000023815cb8a30_0 .net "BranchDecision", 0 0, L_0000023815d5c2a0;  1 drivers
v0000023815cb8990_0 .net "CF", 0 0, v0000023815cb60f0_0;  1 drivers
v0000023815cb9b10_0 .net "EX_opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
v0000023815cb9750_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  alias, 1 drivers
v0000023815cb97f0_0 .net "ZF", 0 0, L_0000023815d5ba50;  1 drivers
L_0000023815d10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023815cb8ad0_0 .net/2u *"_ivl_0", 31 0, L_0000023815d10ce8;  1 drivers
v0000023815cb9570_0 .net *"_ivl_11", 0 0, L_0000023815d5c460;  1 drivers
v0000023815cb8fd0_0 .net *"_ivl_2", 31 0, L_0000023815cf00d0;  1 drivers
v0000023815cb9390_0 .net *"_ivl_6", 0 0, L_0000023815d5c310;  1 drivers
v0000023815cb9c50_0 .net *"_ivl_8", 0 0, L_0000023815d5c3f0;  1 drivers
v0000023815cb9430_0 .net "alu_out", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815cb9f70_0 .net "alu_outw", 31 0, v0000023815cb6370_0;  1 drivers
v0000023815cb99d0_0 .net "is_beq", 0 0, v0000023815cc4be0_0;  alias, 1 drivers
v0000023815cb9890_0 .net "is_bne", 0 0, v0000023815cc5400_0;  alias, 1 drivers
v0000023815cb9d90_0 .net "is_jal", 0 0, v0000023815cc45a0_0;  alias, 1 drivers
v0000023815cb9a70_0 .net "oper1", 31 0, v0000023815cc4fa0_0;  alias, 1 drivers
v0000023815cb94d0_0 .net "oper2", 31 0, v0000023815cc48c0_0;  alias, 1 drivers
v0000023815cb9ed0_0 .net "pc", 31 0, v0000023815cc5360_0;  alias, 1 drivers
v0000023815cb9bb0_0 .net "predicted", 0 0, v0000023815cc4f00_0;  alias, 1 drivers
v0000023815cb9250_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
L_0000023815cf00d0 .arith/sum 32, v0000023815cc5360_0, L_0000023815d10ce8;
L_0000023815cf1cf0 .functor MUXZ 32, v0000023815cb6370_0, L_0000023815cf00d0, v0000023815cc45a0_0, C4<>;
S_0000023815ac0200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000023815a79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000023815d5b890 .functor AND 1, v0000023815cc4be0_0, L_0000023815d5b820, C4<1>, C4<1>;
L_0000023815d5be40 .functor NOT 1, L_0000023815d5b820, C4<0>, C4<0>, C4<0>;
L_0000023815d5c230 .functor AND 1, v0000023815cc5400_0, L_0000023815d5be40, C4<1>, C4<1>;
L_0000023815d5c2a0 .functor OR 1, L_0000023815d5b890, L_0000023815d5c230, C4<0>, C4<0>;
v0000023815cb83f0_0 .net "BranchDecision", 0 0, L_0000023815d5c2a0;  alias, 1 drivers
v0000023815cb8490_0 .net *"_ivl_2", 0 0, L_0000023815d5be40;  1 drivers
v0000023815cb6cd0_0 .net "is_beq", 0 0, v0000023815cc4be0_0;  alias, 1 drivers
v0000023815cb8710_0 .net "is_beq_taken", 0 0, L_0000023815d5b890;  1 drivers
v0000023815cb6af0_0 .net "is_bne", 0 0, v0000023815cc5400_0;  alias, 1 drivers
v0000023815cb87b0_0 .net "is_bne_taken", 0 0, L_0000023815d5c230;  1 drivers
v0000023815cb6f50_0 .net "is_eq", 0 0, L_0000023815d5b820;  1 drivers
v0000023815cb6910_0 .net "oper1", 31 0, v0000023815cc4fa0_0;  alias, 1 drivers
v0000023815cb6550_0 .net "oper2", 31 0, v0000023815cc48c0_0;  alias, 1 drivers
S_0000023815ac0390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000023815ac0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000023815d5bf20 .functor XOR 1, L_0000023815cf12f0, L_0000023815cf1430, C4<0>, C4<0>;
L_0000023815d5ab70 .functor XOR 1, L_0000023815cf1a70, L_0000023815cefdb0, C4<0>, C4<0>;
L_0000023815d5ae80 .functor XOR 1, L_0000023815cf0030, L_0000023815cf2010, C4<0>, C4<0>;
L_0000023815d5a860 .functor XOR 1, L_0000023815cf1bb0, L_0000023815cf1610, C4<0>, C4<0>;
L_0000023815d5bcf0 .functor XOR 1, L_0000023815cef8b0, L_0000023815cf0170, C4<0>, C4<0>;
L_0000023815d5b430 .functor XOR 1, L_0000023815cf0210, L_0000023815cf0350, C4<0>, C4<0>;
L_0000023815d5af60 .functor XOR 1, L_0000023815d69fc0, L_0000023815d6a420, C4<0>, C4<0>;
L_0000023815d5c0e0 .functor XOR 1, L_0000023815d6a2e0, L_0000023815d6a060, C4<0>, C4<0>;
L_0000023815d5bac0 .functor XOR 1, L_0000023815d6a4c0, L_0000023815d6a380, C4<0>, C4<0>;
L_0000023815d5b4a0 .functor XOR 1, L_0000023815d6a560, L_0000023815d6a100, C4<0>, C4<0>;
L_0000023815d5b0b0 .functor XOR 1, L_0000023815d6a600, L_0000023815d6a6a0, C4<0>, C4<0>;
L_0000023815d5b120 .functor XOR 1, L_0000023815d6a1a0, L_0000023815d6a240, C4<0>, C4<0>;
L_0000023815d5c150 .functor XOR 1, L_0000023815d63f80, L_0000023815d64ac0, C4<0>, C4<0>;
L_0000023815d5b190 .functor XOR 1, L_0000023815d63580, L_0000023815d64c00, C4<0>, C4<0>;
L_0000023815d5ac50 .functor XOR 1, L_0000023815d640c0, L_0000023815d633a0, C4<0>, C4<0>;
L_0000023815d5b200 .functor XOR 1, L_0000023815d63e40, L_0000023815d62fe0, C4<0>, C4<0>;
L_0000023815d5bf90 .functor XOR 1, L_0000023815d645c0, L_0000023815d64520, C4<0>, C4<0>;
L_0000023815d5b510 .functor XOR 1, L_0000023815d63620, L_0000023815d64840, C4<0>, C4<0>;
L_0000023815d5b5f0 .functor XOR 1, L_0000023815d64160, L_0000023815d64e80, C4<0>, C4<0>;
L_0000023815d5a940 .functor XOR 1, L_0000023815d64020, L_0000023815d63800, C4<0>, C4<0>;
L_0000023815d5acc0 .functor XOR 1, L_0000023815d639e0, L_0000023815d64d40, C4<0>, C4<0>;
L_0000023815d5a780 .functor XOR 1, L_0000023815d636c0, L_0000023815d63080, C4<0>, C4<0>;
L_0000023815d5b7b0 .functor XOR 1, L_0000023815d647a0, L_0000023815d62e00, C4<0>, C4<0>;
L_0000023815d5ae10 .functor XOR 1, L_0000023815d62b80, L_0000023815d62d60, C4<0>, C4<0>;
L_0000023815d5b270 .functor XOR 1, L_0000023815d64700, L_0000023815d648e0, C4<0>, C4<0>;
L_0000023815d5b2e0 .functor XOR 1, L_0000023815d64660, L_0000023815d627c0, C4<0>, C4<0>;
L_0000023815d5b350 .functor XOR 1, L_0000023815d64980, L_0000023815d64200, C4<0>, C4<0>;
L_0000023815d5b3c0 .functor XOR 1, L_0000023815d642a0, L_0000023815d64a20, C4<0>, C4<0>;
L_0000023815d5b660 .functor XOR 1, L_0000023815d64b60, L_0000023815d64ca0, C4<0>, C4<0>;
L_0000023815d5c1c0 .functor XOR 1, L_0000023815d64480, L_0000023815d64de0, C4<0>, C4<0>;
L_0000023815d5bdd0 .functor XOR 1, L_0000023815d62c20, L_0000023815d63bc0, C4<0>, C4<0>;
L_0000023815d5b6d0 .functor XOR 1, L_0000023815d64f20, L_0000023815d62cc0, C4<0>, C4<0>;
L_0000023815d5b820/0/0 .functor OR 1, L_0000023815d62860, L_0000023815d62ea0, L_0000023815d62900, L_0000023815d631c0;
L_0000023815d5b820/0/4 .functor OR 1, L_0000023815d629a0, L_0000023815d634e0, L_0000023815d62f40, L_0000023815d62a40;
L_0000023815d5b820/0/8 .functor OR 1, L_0000023815d63120, L_0000023815d63c60, L_0000023815d63260, L_0000023815d62ae0;
L_0000023815d5b820/0/12 .functor OR 1, L_0000023815d63300, L_0000023815d63760, L_0000023815d638a0, L_0000023815d63d00;
L_0000023815d5b820/0/16 .functor OR 1, L_0000023815d63940, L_0000023815d63a80, L_0000023815d63b20, L_0000023815d63da0;
L_0000023815d5b820/0/20 .functor OR 1, L_0000023815d63ee0, L_0000023815d64340, L_0000023815d643e0, L_0000023815d65380;
L_0000023815d5b820/0/24 .functor OR 1, L_0000023815d66c80, L_0000023815d665a0, L_0000023815d65ba0, L_0000023815d66960;
L_0000023815d5b820/0/28 .functor OR 1, L_0000023815d66280, L_0000023815d659c0, L_0000023815d652e0, L_0000023815d65060;
L_0000023815d5b820/1/0 .functor OR 1, L_0000023815d5b820/0/0, L_0000023815d5b820/0/4, L_0000023815d5b820/0/8, L_0000023815d5b820/0/12;
L_0000023815d5b820/1/4 .functor OR 1, L_0000023815d5b820/0/16, L_0000023815d5b820/0/20, L_0000023815d5b820/0/24, L_0000023815d5b820/0/28;
L_0000023815d5b820 .functor NOR 1, L_0000023815d5b820/1/0, L_0000023815d5b820/1/4, C4<0>, C4<0>;
v0000023815cb5420_0 .net *"_ivl_0", 0 0, L_0000023815d5bf20;  1 drivers
v0000023815cb4c00_0 .net *"_ivl_101", 0 0, L_0000023815d64520;  1 drivers
v0000023815cb5060_0 .net *"_ivl_102", 0 0, L_0000023815d5b510;  1 drivers
v0000023815cb5d80_0 .net *"_ivl_105", 0 0, L_0000023815d63620;  1 drivers
v0000023815cb4b60_0 .net *"_ivl_107", 0 0, L_0000023815d64840;  1 drivers
v0000023815cb5b00_0 .net *"_ivl_108", 0 0, L_0000023815d5b5f0;  1 drivers
v0000023815cb5920_0 .net *"_ivl_11", 0 0, L_0000023815cefdb0;  1 drivers
v0000023815cb5a60_0 .net *"_ivl_111", 0 0, L_0000023815d64160;  1 drivers
v0000023815cb4d40_0 .net *"_ivl_113", 0 0, L_0000023815d64e80;  1 drivers
v0000023815cb5600_0 .net *"_ivl_114", 0 0, L_0000023815d5a940;  1 drivers
v0000023815cb5100_0 .net *"_ivl_117", 0 0, L_0000023815d64020;  1 drivers
v0000023815cb5380_0 .net *"_ivl_119", 0 0, L_0000023815d63800;  1 drivers
v0000023815cb5c40_0 .net *"_ivl_12", 0 0, L_0000023815d5ae80;  1 drivers
v0000023815cb54c0_0 .net *"_ivl_120", 0 0, L_0000023815d5acc0;  1 drivers
v0000023815cb48e0_0 .net *"_ivl_123", 0 0, L_0000023815d639e0;  1 drivers
v0000023815cb4de0_0 .net *"_ivl_125", 0 0, L_0000023815d64d40;  1 drivers
v0000023815cb5ba0_0 .net *"_ivl_126", 0 0, L_0000023815d5a780;  1 drivers
v0000023815cb51a0_0 .net *"_ivl_129", 0 0, L_0000023815d636c0;  1 drivers
v0000023815cb5e20_0 .net *"_ivl_131", 0 0, L_0000023815d63080;  1 drivers
v0000023815cb5ce0_0 .net *"_ivl_132", 0 0, L_0000023815d5b7b0;  1 drivers
v0000023815cb4e80_0 .net *"_ivl_135", 0 0, L_0000023815d647a0;  1 drivers
v0000023815cb5240_0 .net *"_ivl_137", 0 0, L_0000023815d62e00;  1 drivers
v0000023815cb2400_0 .net *"_ivl_138", 0 0, L_0000023815d5ae10;  1 drivers
v0000023815cb3a80_0 .net *"_ivl_141", 0 0, L_0000023815d62b80;  1 drivers
v0000023815cb2860_0 .net *"_ivl_143", 0 0, L_0000023815d62d60;  1 drivers
v0000023815cb29a0_0 .net *"_ivl_144", 0 0, L_0000023815d5b270;  1 drivers
v0000023815cb45c0_0 .net *"_ivl_147", 0 0, L_0000023815d64700;  1 drivers
v0000023815cb39e0_0 .net *"_ivl_149", 0 0, L_0000023815d648e0;  1 drivers
v0000023815cb20e0_0 .net *"_ivl_15", 0 0, L_0000023815cf0030;  1 drivers
v0000023815cb3580_0 .net *"_ivl_150", 0 0, L_0000023815d5b2e0;  1 drivers
v0000023815cb3f80_0 .net *"_ivl_153", 0 0, L_0000023815d64660;  1 drivers
v0000023815cb34e0_0 .net *"_ivl_155", 0 0, L_0000023815d627c0;  1 drivers
v0000023815cb3ee0_0 .net *"_ivl_156", 0 0, L_0000023815d5b350;  1 drivers
v0000023815cb2ae0_0 .net *"_ivl_159", 0 0, L_0000023815d64980;  1 drivers
v0000023815cb3c60_0 .net *"_ivl_161", 0 0, L_0000023815d64200;  1 drivers
v0000023815cb3da0_0 .net *"_ivl_162", 0 0, L_0000023815d5b3c0;  1 drivers
v0000023815cb3b20_0 .net *"_ivl_165", 0 0, L_0000023815d642a0;  1 drivers
v0000023815cb2ea0_0 .net *"_ivl_167", 0 0, L_0000023815d64a20;  1 drivers
v0000023815cb24a0_0 .net *"_ivl_168", 0 0, L_0000023815d5b660;  1 drivers
v0000023815cb3120_0 .net *"_ivl_17", 0 0, L_0000023815cf2010;  1 drivers
v0000023815cb2f40_0 .net *"_ivl_171", 0 0, L_0000023815d64b60;  1 drivers
v0000023815cb47a0_0 .net *"_ivl_173", 0 0, L_0000023815d64ca0;  1 drivers
v0000023815cb2220_0 .net *"_ivl_174", 0 0, L_0000023815d5c1c0;  1 drivers
v0000023815cb2180_0 .net *"_ivl_177", 0 0, L_0000023815d64480;  1 drivers
v0000023815cb2360_0 .net *"_ivl_179", 0 0, L_0000023815d64de0;  1 drivers
v0000023815cb22c0_0 .net *"_ivl_18", 0 0, L_0000023815d5a860;  1 drivers
v0000023815cb4020_0 .net *"_ivl_180", 0 0, L_0000023815d5bdd0;  1 drivers
v0000023815cb3940_0 .net *"_ivl_183", 0 0, L_0000023815d62c20;  1 drivers
v0000023815cb4660_0 .net *"_ivl_185", 0 0, L_0000023815d63bc0;  1 drivers
v0000023815cb2900_0 .net *"_ivl_186", 0 0, L_0000023815d5b6d0;  1 drivers
v0000023815cb2540_0 .net *"_ivl_190", 0 0, L_0000023815d64f20;  1 drivers
v0000023815cb4700_0 .net *"_ivl_192", 0 0, L_0000023815d62cc0;  1 drivers
v0000023815cb3800_0 .net *"_ivl_194", 0 0, L_0000023815d62860;  1 drivers
v0000023815cb25e0_0 .net *"_ivl_196", 0 0, L_0000023815d62ea0;  1 drivers
v0000023815cb3e40_0 .net *"_ivl_198", 0 0, L_0000023815d62900;  1 drivers
v0000023815cb3bc0_0 .net *"_ivl_200", 0 0, L_0000023815d631c0;  1 drivers
v0000023815cb2fe0_0 .net *"_ivl_202", 0 0, L_0000023815d629a0;  1 drivers
v0000023815cb2680_0 .net *"_ivl_204", 0 0, L_0000023815d634e0;  1 drivers
v0000023815cb31c0_0 .net *"_ivl_206", 0 0, L_0000023815d62f40;  1 drivers
v0000023815cb3080_0 .net *"_ivl_208", 0 0, L_0000023815d62a40;  1 drivers
v0000023815cb4840_0 .net *"_ivl_21", 0 0, L_0000023815cf1bb0;  1 drivers
v0000023815cb2720_0 .net *"_ivl_210", 0 0, L_0000023815d63120;  1 drivers
v0000023815cb27c0_0 .net *"_ivl_212", 0 0, L_0000023815d63c60;  1 drivers
v0000023815cb2a40_0 .net *"_ivl_214", 0 0, L_0000023815d63260;  1 drivers
v0000023815cb2b80_0 .net *"_ivl_216", 0 0, L_0000023815d62ae0;  1 drivers
v0000023815cb40c0_0 .net *"_ivl_218", 0 0, L_0000023815d63300;  1 drivers
v0000023815cb3d00_0 .net *"_ivl_220", 0 0, L_0000023815d63760;  1 drivers
v0000023815cb2c20_0 .net *"_ivl_222", 0 0, L_0000023815d638a0;  1 drivers
v0000023815cb2cc0_0 .net *"_ivl_224", 0 0, L_0000023815d63d00;  1 drivers
v0000023815cb2d60_0 .net *"_ivl_226", 0 0, L_0000023815d63940;  1 drivers
v0000023815cb2e00_0 .net *"_ivl_228", 0 0, L_0000023815d63a80;  1 drivers
v0000023815cb38a0_0 .net *"_ivl_23", 0 0, L_0000023815cf1610;  1 drivers
v0000023815cb3260_0 .net *"_ivl_230", 0 0, L_0000023815d63b20;  1 drivers
v0000023815cb3300_0 .net *"_ivl_232", 0 0, L_0000023815d63da0;  1 drivers
v0000023815cb4160_0 .net *"_ivl_234", 0 0, L_0000023815d63ee0;  1 drivers
v0000023815cb4200_0 .net *"_ivl_236", 0 0, L_0000023815d64340;  1 drivers
v0000023815cb33a0_0 .net *"_ivl_238", 0 0, L_0000023815d643e0;  1 drivers
v0000023815cb42a0_0 .net *"_ivl_24", 0 0, L_0000023815d5bcf0;  1 drivers
v0000023815cb4480_0 .net *"_ivl_240", 0 0, L_0000023815d65380;  1 drivers
v0000023815cb3440_0 .net *"_ivl_242", 0 0, L_0000023815d66c80;  1 drivers
v0000023815cb3620_0 .net *"_ivl_244", 0 0, L_0000023815d665a0;  1 drivers
v0000023815cb36c0_0 .net *"_ivl_246", 0 0, L_0000023815d65ba0;  1 drivers
v0000023815cb4340_0 .net *"_ivl_248", 0 0, L_0000023815d66960;  1 drivers
v0000023815cb43e0_0 .net *"_ivl_250", 0 0, L_0000023815d66280;  1 drivers
v0000023815cb4520_0 .net *"_ivl_252", 0 0, L_0000023815d659c0;  1 drivers
v0000023815cb3760_0 .net *"_ivl_254", 0 0, L_0000023815d652e0;  1 drivers
v0000023815bd7d70_0 .net *"_ivl_256", 0 0, L_0000023815d65060;  1 drivers
v0000023815cb82b0_0 .net *"_ivl_27", 0 0, L_0000023815cef8b0;  1 drivers
v0000023815cb79f0_0 .net *"_ivl_29", 0 0, L_0000023815cf0170;  1 drivers
v0000023815cb7950_0 .net *"_ivl_3", 0 0, L_0000023815cf12f0;  1 drivers
v0000023815cb7d10_0 .net *"_ivl_30", 0 0, L_0000023815d5b430;  1 drivers
v0000023815cb73b0_0 .net *"_ivl_33", 0 0, L_0000023815cf0210;  1 drivers
v0000023815cb7a90_0 .net *"_ivl_35", 0 0, L_0000023815cf0350;  1 drivers
v0000023815cb8210_0 .net *"_ivl_36", 0 0, L_0000023815d5af60;  1 drivers
v0000023815cb7630_0 .net *"_ivl_39", 0 0, L_0000023815d69fc0;  1 drivers
v0000023815cb7b30_0 .net *"_ivl_41", 0 0, L_0000023815d6a420;  1 drivers
v0000023815cb65f0_0 .net *"_ivl_42", 0 0, L_0000023815d5c0e0;  1 drivers
v0000023815cb76d0_0 .net *"_ivl_45", 0 0, L_0000023815d6a2e0;  1 drivers
v0000023815cb7450_0 .net *"_ivl_47", 0 0, L_0000023815d6a060;  1 drivers
v0000023815cb6730_0 .net *"_ivl_48", 0 0, L_0000023815d5bac0;  1 drivers
v0000023815cb6b90_0 .net *"_ivl_5", 0 0, L_0000023815cf1430;  1 drivers
v0000023815cb6690_0 .net *"_ivl_51", 0 0, L_0000023815d6a4c0;  1 drivers
v0000023815cb74f0_0 .net *"_ivl_53", 0 0, L_0000023815d6a380;  1 drivers
v0000023815cb6ff0_0 .net *"_ivl_54", 0 0, L_0000023815d5b4a0;  1 drivers
v0000023815cb6eb0_0 .net *"_ivl_57", 0 0, L_0000023815d6a560;  1 drivers
v0000023815cb7270_0 .net *"_ivl_59", 0 0, L_0000023815d6a100;  1 drivers
v0000023815cb8530_0 .net *"_ivl_6", 0 0, L_0000023815d5ab70;  1 drivers
v0000023815cb6410_0 .net *"_ivl_60", 0 0, L_0000023815d5b0b0;  1 drivers
v0000023815cb6190_0 .net *"_ivl_63", 0 0, L_0000023815d6a600;  1 drivers
v0000023815cb8030_0 .net *"_ivl_65", 0 0, L_0000023815d6a6a0;  1 drivers
v0000023815cb7bd0_0 .net *"_ivl_66", 0 0, L_0000023815d5b120;  1 drivers
v0000023815cb7c70_0 .net *"_ivl_69", 0 0, L_0000023815d6a1a0;  1 drivers
v0000023815cb7590_0 .net *"_ivl_71", 0 0, L_0000023815d6a240;  1 drivers
v0000023815cb7db0_0 .net *"_ivl_72", 0 0, L_0000023815d5c150;  1 drivers
v0000023815cb7e50_0 .net *"_ivl_75", 0 0, L_0000023815d63f80;  1 drivers
v0000023815cb7ef0_0 .net *"_ivl_77", 0 0, L_0000023815d64ac0;  1 drivers
v0000023815cb7090_0 .net *"_ivl_78", 0 0, L_0000023815d5b190;  1 drivers
v0000023815cb78b0_0 .net *"_ivl_81", 0 0, L_0000023815d63580;  1 drivers
v0000023815cb7f90_0 .net *"_ivl_83", 0 0, L_0000023815d64c00;  1 drivers
v0000023815cb7770_0 .net *"_ivl_84", 0 0, L_0000023815d5ac50;  1 drivers
v0000023815cb85d0_0 .net *"_ivl_87", 0 0, L_0000023815d640c0;  1 drivers
v0000023815cb67d0_0 .net *"_ivl_89", 0 0, L_0000023815d633a0;  1 drivers
v0000023815cb80d0_0 .net *"_ivl_9", 0 0, L_0000023815cf1a70;  1 drivers
v0000023815cb6c30_0 .net *"_ivl_90", 0 0, L_0000023815d5b200;  1 drivers
v0000023815cb7130_0 .net *"_ivl_93", 0 0, L_0000023815d63e40;  1 drivers
v0000023815cb7810_0 .net *"_ivl_95", 0 0, L_0000023815d62fe0;  1 drivers
v0000023815cb64b0_0 .net *"_ivl_96", 0 0, L_0000023815d5bf90;  1 drivers
v0000023815cb8170_0 .net *"_ivl_99", 0 0, L_0000023815d645c0;  1 drivers
v0000023815cb6870_0 .net "a", 31 0, v0000023815cc4fa0_0;  alias, 1 drivers
v0000023815cb69b0_0 .net "b", 31 0, v0000023815cc48c0_0;  alias, 1 drivers
v0000023815cb8670_0 .net "out", 0 0, L_0000023815d5b820;  alias, 1 drivers
v0000023815cb8350_0 .net "temp", 31 0, L_0000023815d63440;  1 drivers
L_0000023815cf12f0 .part v0000023815cc4fa0_0, 0, 1;
L_0000023815cf1430 .part v0000023815cc48c0_0, 0, 1;
L_0000023815cf1a70 .part v0000023815cc4fa0_0, 1, 1;
L_0000023815cefdb0 .part v0000023815cc48c0_0, 1, 1;
L_0000023815cf0030 .part v0000023815cc4fa0_0, 2, 1;
L_0000023815cf2010 .part v0000023815cc48c0_0, 2, 1;
L_0000023815cf1bb0 .part v0000023815cc4fa0_0, 3, 1;
L_0000023815cf1610 .part v0000023815cc48c0_0, 3, 1;
L_0000023815cef8b0 .part v0000023815cc4fa0_0, 4, 1;
L_0000023815cf0170 .part v0000023815cc48c0_0, 4, 1;
L_0000023815cf0210 .part v0000023815cc4fa0_0, 5, 1;
L_0000023815cf0350 .part v0000023815cc48c0_0, 5, 1;
L_0000023815d69fc0 .part v0000023815cc4fa0_0, 6, 1;
L_0000023815d6a420 .part v0000023815cc48c0_0, 6, 1;
L_0000023815d6a2e0 .part v0000023815cc4fa0_0, 7, 1;
L_0000023815d6a060 .part v0000023815cc48c0_0, 7, 1;
L_0000023815d6a4c0 .part v0000023815cc4fa0_0, 8, 1;
L_0000023815d6a380 .part v0000023815cc48c0_0, 8, 1;
L_0000023815d6a560 .part v0000023815cc4fa0_0, 9, 1;
L_0000023815d6a100 .part v0000023815cc48c0_0, 9, 1;
L_0000023815d6a600 .part v0000023815cc4fa0_0, 10, 1;
L_0000023815d6a6a0 .part v0000023815cc48c0_0, 10, 1;
L_0000023815d6a1a0 .part v0000023815cc4fa0_0, 11, 1;
L_0000023815d6a240 .part v0000023815cc48c0_0, 11, 1;
L_0000023815d63f80 .part v0000023815cc4fa0_0, 12, 1;
L_0000023815d64ac0 .part v0000023815cc48c0_0, 12, 1;
L_0000023815d63580 .part v0000023815cc4fa0_0, 13, 1;
L_0000023815d64c00 .part v0000023815cc48c0_0, 13, 1;
L_0000023815d640c0 .part v0000023815cc4fa0_0, 14, 1;
L_0000023815d633a0 .part v0000023815cc48c0_0, 14, 1;
L_0000023815d63e40 .part v0000023815cc4fa0_0, 15, 1;
L_0000023815d62fe0 .part v0000023815cc48c0_0, 15, 1;
L_0000023815d645c0 .part v0000023815cc4fa0_0, 16, 1;
L_0000023815d64520 .part v0000023815cc48c0_0, 16, 1;
L_0000023815d63620 .part v0000023815cc4fa0_0, 17, 1;
L_0000023815d64840 .part v0000023815cc48c0_0, 17, 1;
L_0000023815d64160 .part v0000023815cc4fa0_0, 18, 1;
L_0000023815d64e80 .part v0000023815cc48c0_0, 18, 1;
L_0000023815d64020 .part v0000023815cc4fa0_0, 19, 1;
L_0000023815d63800 .part v0000023815cc48c0_0, 19, 1;
L_0000023815d639e0 .part v0000023815cc4fa0_0, 20, 1;
L_0000023815d64d40 .part v0000023815cc48c0_0, 20, 1;
L_0000023815d636c0 .part v0000023815cc4fa0_0, 21, 1;
L_0000023815d63080 .part v0000023815cc48c0_0, 21, 1;
L_0000023815d647a0 .part v0000023815cc4fa0_0, 22, 1;
L_0000023815d62e00 .part v0000023815cc48c0_0, 22, 1;
L_0000023815d62b80 .part v0000023815cc4fa0_0, 23, 1;
L_0000023815d62d60 .part v0000023815cc48c0_0, 23, 1;
L_0000023815d64700 .part v0000023815cc4fa0_0, 24, 1;
L_0000023815d648e0 .part v0000023815cc48c0_0, 24, 1;
L_0000023815d64660 .part v0000023815cc4fa0_0, 25, 1;
L_0000023815d627c0 .part v0000023815cc48c0_0, 25, 1;
L_0000023815d64980 .part v0000023815cc4fa0_0, 26, 1;
L_0000023815d64200 .part v0000023815cc48c0_0, 26, 1;
L_0000023815d642a0 .part v0000023815cc4fa0_0, 27, 1;
L_0000023815d64a20 .part v0000023815cc48c0_0, 27, 1;
L_0000023815d64b60 .part v0000023815cc4fa0_0, 28, 1;
L_0000023815d64ca0 .part v0000023815cc48c0_0, 28, 1;
L_0000023815d64480 .part v0000023815cc4fa0_0, 29, 1;
L_0000023815d64de0 .part v0000023815cc48c0_0, 29, 1;
L_0000023815d62c20 .part v0000023815cc4fa0_0, 30, 1;
L_0000023815d63bc0 .part v0000023815cc48c0_0, 30, 1;
LS_0000023815d63440_0_0 .concat8 [ 1 1 1 1], L_0000023815d5bf20, L_0000023815d5ab70, L_0000023815d5ae80, L_0000023815d5a860;
LS_0000023815d63440_0_4 .concat8 [ 1 1 1 1], L_0000023815d5bcf0, L_0000023815d5b430, L_0000023815d5af60, L_0000023815d5c0e0;
LS_0000023815d63440_0_8 .concat8 [ 1 1 1 1], L_0000023815d5bac0, L_0000023815d5b4a0, L_0000023815d5b0b0, L_0000023815d5b120;
LS_0000023815d63440_0_12 .concat8 [ 1 1 1 1], L_0000023815d5c150, L_0000023815d5b190, L_0000023815d5ac50, L_0000023815d5b200;
LS_0000023815d63440_0_16 .concat8 [ 1 1 1 1], L_0000023815d5bf90, L_0000023815d5b510, L_0000023815d5b5f0, L_0000023815d5a940;
LS_0000023815d63440_0_20 .concat8 [ 1 1 1 1], L_0000023815d5acc0, L_0000023815d5a780, L_0000023815d5b7b0, L_0000023815d5ae10;
LS_0000023815d63440_0_24 .concat8 [ 1 1 1 1], L_0000023815d5b270, L_0000023815d5b2e0, L_0000023815d5b350, L_0000023815d5b3c0;
LS_0000023815d63440_0_28 .concat8 [ 1 1 1 1], L_0000023815d5b660, L_0000023815d5c1c0, L_0000023815d5bdd0, L_0000023815d5b6d0;
LS_0000023815d63440_1_0 .concat8 [ 4 4 4 4], LS_0000023815d63440_0_0, LS_0000023815d63440_0_4, LS_0000023815d63440_0_8, LS_0000023815d63440_0_12;
LS_0000023815d63440_1_4 .concat8 [ 4 4 4 4], LS_0000023815d63440_0_16, LS_0000023815d63440_0_20, LS_0000023815d63440_0_24, LS_0000023815d63440_0_28;
L_0000023815d63440 .concat8 [ 16 16 0 0], LS_0000023815d63440_1_0, LS_0000023815d63440_1_4;
L_0000023815d64f20 .part v0000023815cc4fa0_0, 31, 1;
L_0000023815d62cc0 .part v0000023815cc48c0_0, 31, 1;
L_0000023815d62860 .part L_0000023815d63440, 0, 1;
L_0000023815d62ea0 .part L_0000023815d63440, 1, 1;
L_0000023815d62900 .part L_0000023815d63440, 2, 1;
L_0000023815d631c0 .part L_0000023815d63440, 3, 1;
L_0000023815d629a0 .part L_0000023815d63440, 4, 1;
L_0000023815d634e0 .part L_0000023815d63440, 5, 1;
L_0000023815d62f40 .part L_0000023815d63440, 6, 1;
L_0000023815d62a40 .part L_0000023815d63440, 7, 1;
L_0000023815d63120 .part L_0000023815d63440, 8, 1;
L_0000023815d63c60 .part L_0000023815d63440, 9, 1;
L_0000023815d63260 .part L_0000023815d63440, 10, 1;
L_0000023815d62ae0 .part L_0000023815d63440, 11, 1;
L_0000023815d63300 .part L_0000023815d63440, 12, 1;
L_0000023815d63760 .part L_0000023815d63440, 13, 1;
L_0000023815d638a0 .part L_0000023815d63440, 14, 1;
L_0000023815d63d00 .part L_0000023815d63440, 15, 1;
L_0000023815d63940 .part L_0000023815d63440, 16, 1;
L_0000023815d63a80 .part L_0000023815d63440, 17, 1;
L_0000023815d63b20 .part L_0000023815d63440, 18, 1;
L_0000023815d63da0 .part L_0000023815d63440, 19, 1;
L_0000023815d63ee0 .part L_0000023815d63440, 20, 1;
L_0000023815d64340 .part L_0000023815d63440, 21, 1;
L_0000023815d643e0 .part L_0000023815d63440, 22, 1;
L_0000023815d65380 .part L_0000023815d63440, 23, 1;
L_0000023815d66c80 .part L_0000023815d63440, 24, 1;
L_0000023815d665a0 .part L_0000023815d63440, 25, 1;
L_0000023815d65ba0 .part L_0000023815d63440, 26, 1;
L_0000023815d66960 .part L_0000023815d63440, 27, 1;
L_0000023815d66280 .part L_0000023815d63440, 28, 1;
L_0000023815d659c0 .part L_0000023815d63440, 29, 1;
L_0000023815d652e0 .part L_0000023815d63440, 30, 1;
L_0000023815d65060 .part L_0000023815d63440, 31, 1;
S_0000023815a782c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000023815a79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000023815c396e0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000023815d5ba50 .functor NOT 1, L_0000023815cf0e90, C4<0>, C4<0>, C4<0>;
v0000023815cb8850_0 .net "A", 31 0, v0000023815cc4fa0_0;  alias, 1 drivers
v0000023815cb71d0_0 .net "ALUOP", 3 0, v0000023815cb6d70_0;  alias, 1 drivers
v0000023815cb6a50_0 .net "B", 31 0, v0000023815cc48c0_0;  alias, 1 drivers
v0000023815cb60f0_0 .var "CF", 0 0;
v0000023815cb6230_0 .net "ZF", 0 0, L_0000023815d5ba50;  alias, 1 drivers
v0000023815cb62d0_0 .net *"_ivl_1", 0 0, L_0000023815cf0e90;  1 drivers
v0000023815cb6370_0 .var "res", 31 0;
E_0000023815c39560 .event anyedge, v0000023815cb71d0_0, v0000023815cb6870_0, v0000023815cb69b0_0, v0000023815cb60f0_0;
L_0000023815cf0e90 .reduce/or v0000023815cb6370_0;
S_0000023815a78450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000023815a79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000023815c6cea0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815c6ced8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815c6cf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815c6cf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815c6cf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815c6cfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815c6cff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815c6d028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815c6d060 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815c6d098 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815c6d0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815c6d108 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815c6d140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815c6d178 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815c6d1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815c6d1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815c6d220 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815c6d258 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815c6d290 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815c6d2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815c6d300 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815c6d338 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815c6d370 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815c6d3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815c6d3e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815cb6d70_0 .var "ALU_OP", 3 0;
v0000023815cb6e10_0 .net "opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
E_0000023815c38ba0 .event anyedge, v0000023815bc1110_0;
S_0000023815abd960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000023815cc1c60_0 .net "EX1_forward_to_B", 31 0, v0000023815cc2ac0_0;  alias, 1 drivers
v0000023815cc3240_0 .net "EX_PFC", 31 0, v0000023815cc3100_0;  alias, 1 drivers
v0000023815cc2fc0_0 .net "EX_PFC_to_IF", 31 0, L_0000023815cf0c10;  alias, 1 drivers
v0000023815cc2660_0 .net "alu_selA", 1 0, L_0000023815cf2650;  alias, 1 drivers
v0000023815cc3420_0 .net "alu_selB", 1 0, L_0000023815cf49f0;  alias, 1 drivers
v0000023815cc4000_0 .net "ex_haz", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815cc1a80_0 .net "id_haz", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815cc32e0_0 .net "is_jr", 0 0, v0000023815cc2840_0;  alias, 1 drivers
v0000023815cc3ba0_0 .net "mem_haz", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815cc40a0_0 .net "oper1", 31 0, L_0000023815cf5680;  alias, 1 drivers
v0000023815cc37e0_0 .net "oper2", 31 0, L_0000023815d5bc80;  alias, 1 drivers
v0000023815cc3380_0 .net "pc", 31 0, v0000023815cc2700_0;  alias, 1 drivers
v0000023815cc2480_0 .net "rs1", 31 0, v0000023815cc3c40_0;  alias, 1 drivers
v0000023815cc2980_0 .net "rs2_in", 31 0, v0000023815cc3740_0;  alias, 1 drivers
v0000023815cc2520_0 .net "rs2_out", 31 0, L_0000023815d5b580;  alias, 1 drivers
v0000023815cc3880_0 .net "store_rs2_forward", 1 0, L_0000023815cf4e50;  alias, 1 drivers
L_0000023815cf0c10 .functor MUXZ 32, v0000023815cc3100_0, L_0000023815cf5680, v0000023815cc2840_0, C4<>;
S_0000023815abdaf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000023815abd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023815c38be0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023815cf5b50 .functor NOT 1, L_0000023815cef950, C4<0>, C4<0>, C4<0>;
L_0000023815cf6250 .functor NOT 1, L_0000023815cefe50, C4<0>, C4<0>, C4<0>;
L_0000023815cf5a70 .functor NOT 1, L_0000023815cf14d0, C4<0>, C4<0>, C4<0>;
L_0000023815cf5ae0 .functor NOT 1, L_0000023815cf1570, C4<0>, C4<0>, C4<0>;
L_0000023815cf6cd0 .functor AND 32, L_0000023815cf6100, v0000023815cc3c40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf6800 .functor AND 32, L_0000023815cf5990, L_0000023815d7c290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf5760 .functor OR 32, L_0000023815cf6cd0, L_0000023815cf6800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815cf5840 .functor AND 32, L_0000023815cf6f70, v0000023815cb4a20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf5610 .functor OR 32, L_0000023815cf5760, L_0000023815cf5840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815cf62c0 .functor AND 32, L_0000023815cf6720, L_0000023815cf1cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf5680 .functor OR 32, L_0000023815cf5610, L_0000023815cf62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815cb8f30_0 .net *"_ivl_1", 0 0, L_0000023815cef950;  1 drivers
v0000023815cb9070_0 .net *"_ivl_13", 0 0, L_0000023815cf14d0;  1 drivers
v0000023815cb9110_0 .net *"_ivl_14", 0 0, L_0000023815cf5a70;  1 drivers
v0000023815cb91b0_0 .net *"_ivl_19", 0 0, L_0000023815cf1110;  1 drivers
v0000023815cb92f0_0 .net *"_ivl_2", 0 0, L_0000023815cf5b50;  1 drivers
v0000023815cbcdc0_0 .net *"_ivl_23", 0 0, L_0000023815cf05d0;  1 drivers
v0000023815cbc0a0_0 .net *"_ivl_27", 0 0, L_0000023815cf1570;  1 drivers
v0000023815cbd360_0 .net *"_ivl_28", 0 0, L_0000023815cf5ae0;  1 drivers
v0000023815cbd180_0 .net *"_ivl_33", 0 0, L_0000023815cf0490;  1 drivers
v0000023815cbd5e0_0 .net *"_ivl_37", 0 0, L_0000023815cefa90;  1 drivers
v0000023815cbd220_0 .net *"_ivl_40", 31 0, L_0000023815cf6cd0;  1 drivers
v0000023815cbc6e0_0 .net *"_ivl_42", 31 0, L_0000023815cf6800;  1 drivers
v0000023815cbbc40_0 .net *"_ivl_44", 31 0, L_0000023815cf5760;  1 drivers
v0000023815cbc960_0 .net *"_ivl_46", 31 0, L_0000023815cf5840;  1 drivers
v0000023815cbc780_0 .net *"_ivl_48", 31 0, L_0000023815cf5610;  1 drivers
v0000023815cbdfe0_0 .net *"_ivl_50", 31 0, L_0000023815cf62c0;  1 drivers
v0000023815cbba60_0 .net *"_ivl_7", 0 0, L_0000023815cefe50;  1 drivers
v0000023815cbdb80_0 .net *"_ivl_8", 0 0, L_0000023815cf6250;  1 drivers
v0000023815cbe080_0 .net "ina", 31 0, v0000023815cc3c40_0;  alias, 1 drivers
v0000023815cbd7c0_0 .net "inb", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815cbd2c0_0 .net "inc", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815cbc460_0 .net "ind", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815cbca00_0 .net "out", 31 0, L_0000023815cf5680;  alias, 1 drivers
v0000023815cbc500_0 .net "s0", 31 0, L_0000023815cf6100;  1 drivers
v0000023815cbd860_0 .net "s1", 31 0, L_0000023815cf5990;  1 drivers
v0000023815cbcaa0_0 .net "s2", 31 0, L_0000023815cf6f70;  1 drivers
v0000023815cbdcc0_0 .net "s3", 31 0, L_0000023815cf6720;  1 drivers
v0000023815cbc820_0 .net "sel", 1 0, L_0000023815cf2650;  alias, 1 drivers
L_0000023815cef950 .part L_0000023815cf2650, 1, 1;
LS_0000023815cefbd0_0_0 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_4 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_8 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_12 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_16 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_20 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_24 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_0_28 .concat [ 1 1 1 1], L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50, L_0000023815cf5b50;
LS_0000023815cefbd0_1_0 .concat [ 4 4 4 4], LS_0000023815cefbd0_0_0, LS_0000023815cefbd0_0_4, LS_0000023815cefbd0_0_8, LS_0000023815cefbd0_0_12;
LS_0000023815cefbd0_1_4 .concat [ 4 4 4 4], LS_0000023815cefbd0_0_16, LS_0000023815cefbd0_0_20, LS_0000023815cefbd0_0_24, LS_0000023815cefbd0_0_28;
L_0000023815cefbd0 .concat [ 16 16 0 0], LS_0000023815cefbd0_1_0, LS_0000023815cefbd0_1_4;
L_0000023815cefe50 .part L_0000023815cf2650, 0, 1;
LS_0000023815cf0710_0_0 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_4 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_8 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_12 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_16 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_20 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_24 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_0_28 .concat [ 1 1 1 1], L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250, L_0000023815cf6250;
LS_0000023815cf0710_1_0 .concat [ 4 4 4 4], LS_0000023815cf0710_0_0, LS_0000023815cf0710_0_4, LS_0000023815cf0710_0_8, LS_0000023815cf0710_0_12;
LS_0000023815cf0710_1_4 .concat [ 4 4 4 4], LS_0000023815cf0710_0_16, LS_0000023815cf0710_0_20, LS_0000023815cf0710_0_24, LS_0000023815cf0710_0_28;
L_0000023815cf0710 .concat [ 16 16 0 0], LS_0000023815cf0710_1_0, LS_0000023815cf0710_1_4;
L_0000023815cf14d0 .part L_0000023815cf2650, 1, 1;
LS_0000023815cf1d90_0_0 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_4 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_8 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_12 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_16 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_20 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_24 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_0_28 .concat [ 1 1 1 1], L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70, L_0000023815cf5a70;
LS_0000023815cf1d90_1_0 .concat [ 4 4 4 4], LS_0000023815cf1d90_0_0, LS_0000023815cf1d90_0_4, LS_0000023815cf1d90_0_8, LS_0000023815cf1d90_0_12;
LS_0000023815cf1d90_1_4 .concat [ 4 4 4 4], LS_0000023815cf1d90_0_16, LS_0000023815cf1d90_0_20, LS_0000023815cf1d90_0_24, LS_0000023815cf1d90_0_28;
L_0000023815cf1d90 .concat [ 16 16 0 0], LS_0000023815cf1d90_1_0, LS_0000023815cf1d90_1_4;
L_0000023815cf1110 .part L_0000023815cf2650, 0, 1;
LS_0000023815cf16b0_0_0 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_4 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_8 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_12 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_16 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_20 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_24 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_0_28 .concat [ 1 1 1 1], L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110, L_0000023815cf1110;
LS_0000023815cf16b0_1_0 .concat [ 4 4 4 4], LS_0000023815cf16b0_0_0, LS_0000023815cf16b0_0_4, LS_0000023815cf16b0_0_8, LS_0000023815cf16b0_0_12;
LS_0000023815cf16b0_1_4 .concat [ 4 4 4 4], LS_0000023815cf16b0_0_16, LS_0000023815cf16b0_0_20, LS_0000023815cf16b0_0_24, LS_0000023815cf16b0_0_28;
L_0000023815cf16b0 .concat [ 16 16 0 0], LS_0000023815cf16b0_1_0, LS_0000023815cf16b0_1_4;
L_0000023815cf05d0 .part L_0000023815cf2650, 1, 1;
LS_0000023815cef9f0_0_0 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_4 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_8 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_12 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_16 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_20 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_24 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_0_28 .concat [ 1 1 1 1], L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0, L_0000023815cf05d0;
LS_0000023815cef9f0_1_0 .concat [ 4 4 4 4], LS_0000023815cef9f0_0_0, LS_0000023815cef9f0_0_4, LS_0000023815cef9f0_0_8, LS_0000023815cef9f0_0_12;
LS_0000023815cef9f0_1_4 .concat [ 4 4 4 4], LS_0000023815cef9f0_0_16, LS_0000023815cef9f0_0_20, LS_0000023815cef9f0_0_24, LS_0000023815cef9f0_0_28;
L_0000023815cef9f0 .concat [ 16 16 0 0], LS_0000023815cef9f0_1_0, LS_0000023815cef9f0_1_4;
L_0000023815cf1570 .part L_0000023815cf2650, 0, 1;
LS_0000023815cf1e30_0_0 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_4 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_8 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_12 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_16 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_20 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_24 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_0_28 .concat [ 1 1 1 1], L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0, L_0000023815cf5ae0;
LS_0000023815cf1e30_1_0 .concat [ 4 4 4 4], LS_0000023815cf1e30_0_0, LS_0000023815cf1e30_0_4, LS_0000023815cf1e30_0_8, LS_0000023815cf1e30_0_12;
LS_0000023815cf1e30_1_4 .concat [ 4 4 4 4], LS_0000023815cf1e30_0_16, LS_0000023815cf1e30_0_20, LS_0000023815cf1e30_0_24, LS_0000023815cf1e30_0_28;
L_0000023815cf1e30 .concat [ 16 16 0 0], LS_0000023815cf1e30_1_0, LS_0000023815cf1e30_1_4;
L_0000023815cf0490 .part L_0000023815cf2650, 1, 1;
LS_0000023815cf0f30_0_0 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_4 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_8 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_12 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_16 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_20 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_24 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_0_28 .concat [ 1 1 1 1], L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490, L_0000023815cf0490;
LS_0000023815cf0f30_1_0 .concat [ 4 4 4 4], LS_0000023815cf0f30_0_0, LS_0000023815cf0f30_0_4, LS_0000023815cf0f30_0_8, LS_0000023815cf0f30_0_12;
LS_0000023815cf0f30_1_4 .concat [ 4 4 4 4], LS_0000023815cf0f30_0_16, LS_0000023815cf0f30_0_20, LS_0000023815cf0f30_0_24, LS_0000023815cf0f30_0_28;
L_0000023815cf0f30 .concat [ 16 16 0 0], LS_0000023815cf0f30_1_0, LS_0000023815cf0f30_1_4;
L_0000023815cefa90 .part L_0000023815cf2650, 0, 1;
LS_0000023815cf17f0_0_0 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_4 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_8 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_12 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_16 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_20 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_24 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_0_28 .concat [ 1 1 1 1], L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90, L_0000023815cefa90;
LS_0000023815cf17f0_1_0 .concat [ 4 4 4 4], LS_0000023815cf17f0_0_0, LS_0000023815cf17f0_0_4, LS_0000023815cf17f0_0_8, LS_0000023815cf17f0_0_12;
LS_0000023815cf17f0_1_4 .concat [ 4 4 4 4], LS_0000023815cf17f0_0_16, LS_0000023815cf17f0_0_20, LS_0000023815cf17f0_0_24, LS_0000023815cf17f0_0_28;
L_0000023815cf17f0 .concat [ 16 16 0 0], LS_0000023815cf17f0_1_0, LS_0000023815cf17f0_1_4;
S_0000023815ab0a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023815abdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf6100 .functor AND 32, L_0000023815cefbd0, L_0000023815cf0710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cb88f0_0 .net "in1", 31 0, L_0000023815cefbd0;  1 drivers
v0000023815cb96b0_0 .net "in2", 31 0, L_0000023815cf0710;  1 drivers
v0000023815cb9930_0 .net "out", 31 0, L_0000023815cf6100;  alias, 1 drivers
S_0000023815ab0b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023815abdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf5990 .functor AND 32, L_0000023815cf1d90, L_0000023815cf16b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cb9610_0 .net "in1", 31 0, L_0000023815cf1d90;  1 drivers
v0000023815cb9cf0_0 .net "in2", 31 0, L_0000023815cf16b0;  1 drivers
v0000023815cb8cb0_0 .net "out", 31 0, L_0000023815cf5990;  alias, 1 drivers
S_0000023815a5c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023815abdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf6f70 .functor AND 32, L_0000023815cef9f0, L_0000023815cf1e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cb8b70_0 .net "in1", 31 0, L_0000023815cef9f0;  1 drivers
v0000023815cb9e30_0 .net "in2", 31 0, L_0000023815cf1e30;  1 drivers
v0000023815cb8c10_0 .net "out", 31 0, L_0000023815cf6f70;  alias, 1 drivers
S_0000023815cbaa90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023815abdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf6720 .functor AND 32, L_0000023815cf0f30, L_0000023815cf17f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cb8d50_0 .net "in1", 31 0, L_0000023815cf0f30;  1 drivers
v0000023815cb8df0_0 .net "in2", 31 0, L_0000023815cf17f0;  1 drivers
v0000023815cb8e90_0 .net "out", 31 0, L_0000023815cf6720;  alias, 1 drivers
S_0000023815cbac20 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000023815abd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023815c38ca0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023815cf6950 .functor NOT 1, L_0000023815cf0cb0, C4<0>, C4<0>, C4<0>;
L_0000023815cf69c0 .functor NOT 1, L_0000023815cf07b0, C4<0>, C4<0>, C4<0>;
L_0000023815cf5530 .functor NOT 1, L_0000023815cf11b0, C4<0>, C4<0>, C4<0>;
L_0000023815d5ad30 .functor NOT 1, L_0000023815cf03f0, C4<0>, C4<0>, C4<0>;
L_0000023815d5b040 .functor AND 32, L_0000023815cf6870, v0000023815cc2ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5b9e0 .functor AND 32, L_0000023815cf6fe0, L_0000023815d7c290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5aa20 .functor OR 32, L_0000023815d5b040, L_0000023815d5b9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815d5a9b0 .functor AND 32, L_0000023815c31e60, v0000023815cb4a20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5bc10 .functor OR 32, L_0000023815d5aa20, L_0000023815d5a9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815d5b970 .functor AND 32, L_0000023815d5bb30, L_0000023815cf1cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5bc80 .functor OR 32, L_0000023815d5bc10, L_0000023815d5b970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815cbdd60_0 .net *"_ivl_1", 0 0, L_0000023815cf0cb0;  1 drivers
v0000023815cbb9c0_0 .net *"_ivl_13", 0 0, L_0000023815cf11b0;  1 drivers
v0000023815cbc640_0 .net *"_ivl_14", 0 0, L_0000023815cf5530;  1 drivers
v0000023815cbd900_0 .net *"_ivl_19", 0 0, L_0000023815cf1930;  1 drivers
v0000023815cbcfa0_0 .net *"_ivl_2", 0 0, L_0000023815cf6950;  1 drivers
v0000023815cbd9a0_0 .net *"_ivl_23", 0 0, L_0000023815cefef0;  1 drivers
v0000023815cbbb00_0 .net *"_ivl_27", 0 0, L_0000023815cf03f0;  1 drivers
v0000023815cbde00_0 .net *"_ivl_28", 0 0, L_0000023815d5ad30;  1 drivers
v0000023815cbd4a0_0 .net *"_ivl_33", 0 0, L_0000023815ceff90;  1 drivers
v0000023815cbbd80_0 .net *"_ivl_37", 0 0, L_0000023815cefc70;  1 drivers
v0000023815cbc320_0 .net *"_ivl_40", 31 0, L_0000023815d5b040;  1 drivers
v0000023815cbbe20_0 .net *"_ivl_42", 31 0, L_0000023815d5b9e0;  1 drivers
v0000023815cbd0e0_0 .net *"_ivl_44", 31 0, L_0000023815d5aa20;  1 drivers
v0000023815cbd680_0 .net *"_ivl_46", 31 0, L_0000023815d5a9b0;  1 drivers
v0000023815cbd040_0 .net *"_ivl_48", 31 0, L_0000023815d5bc10;  1 drivers
v0000023815cbdea0_0 .net *"_ivl_50", 31 0, L_0000023815d5b970;  1 drivers
v0000023815cbda40_0 .net *"_ivl_7", 0 0, L_0000023815cf07b0;  1 drivers
v0000023815cbdf40_0 .net *"_ivl_8", 0 0, L_0000023815cf69c0;  1 drivers
v0000023815cbbba0_0 .net "ina", 31 0, v0000023815cc2ac0_0;  alias, 1 drivers
v0000023815cbbf60_0 .net "inb", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815cbc000_0 .net "inc", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815cbcbe0_0 .net "ind", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815cbc140_0 .net "out", 31 0, L_0000023815d5bc80;  alias, 1 drivers
v0000023815cbc1e0_0 .net "s0", 31 0, L_0000023815cf6870;  1 drivers
v0000023815cbc280_0 .net "s1", 31 0, L_0000023815cf6fe0;  1 drivers
v0000023815cbc3c0_0 .net "s2", 31 0, L_0000023815c31e60;  1 drivers
v0000023815cbcb40_0 .net "s3", 31 0, L_0000023815d5bb30;  1 drivers
v0000023815cbc8c0_0 .net "sel", 1 0, L_0000023815cf49f0;  alias, 1 drivers
L_0000023815cf0cb0 .part L_0000023815cf49f0, 1, 1;
LS_0000023815cf1070_0_0 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_4 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_8 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_12 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_16 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_20 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_24 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_0_28 .concat [ 1 1 1 1], L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950, L_0000023815cf6950;
LS_0000023815cf1070_1_0 .concat [ 4 4 4 4], LS_0000023815cf1070_0_0, LS_0000023815cf1070_0_4, LS_0000023815cf1070_0_8, LS_0000023815cf1070_0_12;
LS_0000023815cf1070_1_4 .concat [ 4 4 4 4], LS_0000023815cf1070_0_16, LS_0000023815cf1070_0_20, LS_0000023815cf1070_0_24, LS_0000023815cf1070_0_28;
L_0000023815cf1070 .concat [ 16 16 0 0], LS_0000023815cf1070_1_0, LS_0000023815cf1070_1_4;
L_0000023815cf07b0 .part L_0000023815cf49f0, 0, 1;
LS_0000023815cf0530_0_0 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_4 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_8 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_12 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_16 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_20 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_24 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_0_28 .concat [ 1 1 1 1], L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0, L_0000023815cf69c0;
LS_0000023815cf0530_1_0 .concat [ 4 4 4 4], LS_0000023815cf0530_0_0, LS_0000023815cf0530_0_4, LS_0000023815cf0530_0_8, LS_0000023815cf0530_0_12;
LS_0000023815cf0530_1_4 .concat [ 4 4 4 4], LS_0000023815cf0530_0_16, LS_0000023815cf0530_0_20, LS_0000023815cf0530_0_24, LS_0000023815cf0530_0_28;
L_0000023815cf0530 .concat [ 16 16 0 0], LS_0000023815cf0530_1_0, LS_0000023815cf0530_1_4;
L_0000023815cf11b0 .part L_0000023815cf49f0, 1, 1;
LS_0000023815cf0d50_0_0 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_4 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_8 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_12 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_16 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_20 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_24 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_0_28 .concat [ 1 1 1 1], L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530, L_0000023815cf5530;
LS_0000023815cf0d50_1_0 .concat [ 4 4 4 4], LS_0000023815cf0d50_0_0, LS_0000023815cf0d50_0_4, LS_0000023815cf0d50_0_8, LS_0000023815cf0d50_0_12;
LS_0000023815cf0d50_1_4 .concat [ 4 4 4 4], LS_0000023815cf0d50_0_16, LS_0000023815cf0d50_0_20, LS_0000023815cf0d50_0_24, LS_0000023815cf0d50_0_28;
L_0000023815cf0d50 .concat [ 16 16 0 0], LS_0000023815cf0d50_1_0, LS_0000023815cf0d50_1_4;
L_0000023815cf1930 .part L_0000023815cf49f0, 0, 1;
LS_0000023815cf19d0_0_0 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_4 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_8 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_12 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_16 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_20 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_24 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_0_28 .concat [ 1 1 1 1], L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930, L_0000023815cf1930;
LS_0000023815cf19d0_1_0 .concat [ 4 4 4 4], LS_0000023815cf19d0_0_0, LS_0000023815cf19d0_0_4, LS_0000023815cf19d0_0_8, LS_0000023815cf19d0_0_12;
LS_0000023815cf19d0_1_4 .concat [ 4 4 4 4], LS_0000023815cf19d0_0_16, LS_0000023815cf19d0_0_20, LS_0000023815cf19d0_0_24, LS_0000023815cf19d0_0_28;
L_0000023815cf19d0 .concat [ 16 16 0 0], LS_0000023815cf19d0_1_0, LS_0000023815cf19d0_1_4;
L_0000023815cefef0 .part L_0000023815cf49f0, 1, 1;
LS_0000023815cf1750_0_0 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_4 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_8 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_12 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_16 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_20 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_24 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_0_28 .concat [ 1 1 1 1], L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0, L_0000023815cefef0;
LS_0000023815cf1750_1_0 .concat [ 4 4 4 4], LS_0000023815cf1750_0_0, LS_0000023815cf1750_0_4, LS_0000023815cf1750_0_8, LS_0000023815cf1750_0_12;
LS_0000023815cf1750_1_4 .concat [ 4 4 4 4], LS_0000023815cf1750_0_16, LS_0000023815cf1750_0_20, LS_0000023815cf1750_0_24, LS_0000023815cf1750_0_28;
L_0000023815cf1750 .concat [ 16 16 0 0], LS_0000023815cf1750_1_0, LS_0000023815cf1750_1_4;
L_0000023815cf03f0 .part L_0000023815cf49f0, 0, 1;
LS_0000023815cf1c50_0_0 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_4 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_8 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_12 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_16 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_20 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_24 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_0_28 .concat [ 1 1 1 1], L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30, L_0000023815d5ad30;
LS_0000023815cf1c50_1_0 .concat [ 4 4 4 4], LS_0000023815cf1c50_0_0, LS_0000023815cf1c50_0_4, LS_0000023815cf1c50_0_8, LS_0000023815cf1c50_0_12;
LS_0000023815cf1c50_1_4 .concat [ 4 4 4 4], LS_0000023815cf1c50_0_16, LS_0000023815cf1c50_0_20, LS_0000023815cf1c50_0_24, LS_0000023815cf1c50_0_28;
L_0000023815cf1c50 .concat [ 16 16 0 0], LS_0000023815cf1c50_1_0, LS_0000023815cf1c50_1_4;
L_0000023815ceff90 .part L_0000023815cf49f0, 1, 1;
LS_0000023815cefb30_0_0 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_4 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_8 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_12 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_16 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_20 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_24 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_0_28 .concat [ 1 1 1 1], L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90, L_0000023815ceff90;
LS_0000023815cefb30_1_0 .concat [ 4 4 4 4], LS_0000023815cefb30_0_0, LS_0000023815cefb30_0_4, LS_0000023815cefb30_0_8, LS_0000023815cefb30_0_12;
LS_0000023815cefb30_1_4 .concat [ 4 4 4 4], LS_0000023815cefb30_0_16, LS_0000023815cefb30_0_20, LS_0000023815cefb30_0_24, LS_0000023815cefb30_0_28;
L_0000023815cefb30 .concat [ 16 16 0 0], LS_0000023815cefb30_1_0, LS_0000023815cefb30_1_4;
L_0000023815cefc70 .part L_0000023815cf49f0, 0, 1;
LS_0000023815cf02b0_0_0 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_4 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_8 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_12 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_16 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_20 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_24 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_0_28 .concat [ 1 1 1 1], L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70, L_0000023815cefc70;
LS_0000023815cf02b0_1_0 .concat [ 4 4 4 4], LS_0000023815cf02b0_0_0, LS_0000023815cf02b0_0_4, LS_0000023815cf02b0_0_8, LS_0000023815cf02b0_0_12;
LS_0000023815cf02b0_1_4 .concat [ 4 4 4 4], LS_0000023815cf02b0_0_16, LS_0000023815cf02b0_0_20, LS_0000023815cf02b0_0_24, LS_0000023815cf02b0_0_28;
L_0000023815cf02b0 .concat [ 16 16 0 0], LS_0000023815cf02b0_1_0, LS_0000023815cf02b0_1_4;
S_0000023815cbb3f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023815cbac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf6870 .functor AND 32, L_0000023815cf1070, L_0000023815cf0530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbcf00_0 .net "in1", 31 0, L_0000023815cf1070;  1 drivers
v0000023815cbd720_0 .net "in2", 31 0, L_0000023815cf0530;  1 drivers
v0000023815cbd540_0 .net "out", 31 0, L_0000023815cf6870;  alias, 1 drivers
S_0000023815cbaf40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023815cbac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815cf6fe0 .functor AND 32, L_0000023815cf0d50, L_0000023815cf19d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbdae0_0 .net "in1", 31 0, L_0000023815cf0d50;  1 drivers
v0000023815cbbce0_0 .net "in2", 31 0, L_0000023815cf19d0;  1 drivers
v0000023815cbd400_0 .net "out", 31 0, L_0000023815cf6fe0;  alias, 1 drivers
S_0000023815cbb260 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023815cbac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815c31e60 .functor AND 32, L_0000023815cf1750, L_0000023815cf1c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbce60_0 .net "in1", 31 0, L_0000023815cf1750;  1 drivers
v0000023815cbc5a0_0 .net "in2", 31 0, L_0000023815cf1c50;  1 drivers
v0000023815cbb920_0 .net "out", 31 0, L_0000023815c31e60;  alias, 1 drivers
S_0000023815cbadb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023815cbac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815d5bb30 .functor AND 32, L_0000023815cefb30, L_0000023815cf02b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbdc20_0 .net "in1", 31 0, L_0000023815cefb30;  1 drivers
v0000023815cbcc80_0 .net "in2", 31 0, L_0000023815cf02b0;  1 drivers
v0000023815cbbec0_0 .net "out", 31 0, L_0000023815d5bb30;  alias, 1 drivers
S_0000023815cba900 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000023815abd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023815c39160 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023815d5a8d0 .functor NOT 1, L_0000023815cf1890, C4<0>, C4<0>, C4<0>;
L_0000023815d5beb0 .functor NOT 1, L_0000023815cf0670, C4<0>, C4<0>, C4<0>;
L_0000023815d5bba0 .functor NOT 1, L_0000023815cf1f70, C4<0>, C4<0>, C4<0>;
L_0000023815d5aef0 .functor NOT 1, L_0000023815cf0990, C4<0>, C4<0>, C4<0>;
L_0000023815d5b740 .functor AND 32, L_0000023815d5c000, v0000023815cc3740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5c070 .functor AND 32, L_0000023815d5afd0, L_0000023815d7c290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5a7f0 .functor OR 32, L_0000023815d5b740, L_0000023815d5c070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815d5ada0 .functor AND 32, L_0000023815d5aa90, v0000023815cb4a20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5ab00 .functor OR 32, L_0000023815d5a7f0, L_0000023815d5ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815d5abe0 .functor AND 32, L_0000023815d5b900, L_0000023815cf1cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5b580 .functor OR 32, L_0000023815d5ab00, L_0000023815d5abe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815cbf160_0 .net *"_ivl_1", 0 0, L_0000023815cf1890;  1 drivers
v0000023815cbf2a0_0 .net *"_ivl_13", 0 0, L_0000023815cf1f70;  1 drivers
v0000023815cbe620_0 .net *"_ivl_14", 0 0, L_0000023815d5bba0;  1 drivers
v0000023815cbe3a0_0 .net *"_ivl_19", 0 0, L_0000023815cf0df0;  1 drivers
v0000023815cbea80_0 .net *"_ivl_2", 0 0, L_0000023815d5a8d0;  1 drivers
v0000023815cbf340_0 .net *"_ivl_23", 0 0, L_0000023815cefd10;  1 drivers
v0000023815cbf3e0_0 .net *"_ivl_27", 0 0, L_0000023815cf0990;  1 drivers
v0000023815cbf480_0 .net *"_ivl_28", 0 0, L_0000023815d5aef0;  1 drivers
v0000023815cbf660_0 .net *"_ivl_33", 0 0, L_0000023815cf1b10;  1 drivers
v0000023815cbeb20_0 .net *"_ivl_37", 0 0, L_0000023815cf0b70;  1 drivers
v0000023815cbe580_0 .net *"_ivl_40", 31 0, L_0000023815d5b740;  1 drivers
v0000023815cbf700_0 .net *"_ivl_42", 31 0, L_0000023815d5c070;  1 drivers
v0000023815cbebc0_0 .net *"_ivl_44", 31 0, L_0000023815d5a7f0;  1 drivers
v0000023815cbee40_0 .net *"_ivl_46", 31 0, L_0000023815d5ada0;  1 drivers
v0000023815cbf7a0_0 .net *"_ivl_48", 31 0, L_0000023815d5ab00;  1 drivers
v0000023815cbe6c0_0 .net *"_ivl_50", 31 0, L_0000023815d5abe0;  1 drivers
v0000023815cbe120_0 .net *"_ivl_7", 0 0, L_0000023815cf0670;  1 drivers
v0000023815cbe1c0_0 .net *"_ivl_8", 0 0, L_0000023815d5beb0;  1 drivers
v0000023815cbe760_0 .net "ina", 31 0, v0000023815cc3740_0;  alias, 1 drivers
v0000023815cbe260_0 .net "inb", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815cbe800_0 .net "inc", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815cbed00_0 .net "ind", 31 0, L_0000023815cf1cf0;  alias, 1 drivers
v0000023815cbec60_0 .net "out", 31 0, L_0000023815d5b580;  alias, 1 drivers
v0000023815cbe940_0 .net "s0", 31 0, L_0000023815d5c000;  1 drivers
v0000023815cbe9e0_0 .net "s1", 31 0, L_0000023815d5afd0;  1 drivers
v0000023815cbeda0_0 .net "s2", 31 0, L_0000023815d5aa90;  1 drivers
v0000023815cc27a0_0 .net "s3", 31 0, L_0000023815d5b900;  1 drivers
v0000023815cc28e0_0 .net "sel", 1 0, L_0000023815cf4e50;  alias, 1 drivers
L_0000023815cf1890 .part L_0000023815cf4e50, 1, 1;
LS_0000023815cf1ed0_0_0 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_4 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_8 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_12 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_16 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_20 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_24 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_0_28 .concat [ 1 1 1 1], L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0, L_0000023815d5a8d0;
LS_0000023815cf1ed0_1_0 .concat [ 4 4 4 4], LS_0000023815cf1ed0_0_0, LS_0000023815cf1ed0_0_4, LS_0000023815cf1ed0_0_8, LS_0000023815cf1ed0_0_12;
LS_0000023815cf1ed0_1_4 .concat [ 4 4 4 4], LS_0000023815cf1ed0_0_16, LS_0000023815cf1ed0_0_20, LS_0000023815cf1ed0_0_24, LS_0000023815cf1ed0_0_28;
L_0000023815cf1ed0 .concat [ 16 16 0 0], LS_0000023815cf1ed0_1_0, LS_0000023815cf1ed0_1_4;
L_0000023815cf0670 .part L_0000023815cf4e50, 0, 1;
LS_0000023815cf0fd0_0_0 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_4 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_8 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_12 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_16 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_20 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_24 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_0_28 .concat [ 1 1 1 1], L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0, L_0000023815d5beb0;
LS_0000023815cf0fd0_1_0 .concat [ 4 4 4 4], LS_0000023815cf0fd0_0_0, LS_0000023815cf0fd0_0_4, LS_0000023815cf0fd0_0_8, LS_0000023815cf0fd0_0_12;
LS_0000023815cf0fd0_1_4 .concat [ 4 4 4 4], LS_0000023815cf0fd0_0_16, LS_0000023815cf0fd0_0_20, LS_0000023815cf0fd0_0_24, LS_0000023815cf0fd0_0_28;
L_0000023815cf0fd0 .concat [ 16 16 0 0], LS_0000023815cf0fd0_1_0, LS_0000023815cf0fd0_1_4;
L_0000023815cf1f70 .part L_0000023815cf4e50, 1, 1;
LS_0000023815cf1390_0_0 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_4 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_8 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_12 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_16 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_20 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_24 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_0_28 .concat [ 1 1 1 1], L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0, L_0000023815d5bba0;
LS_0000023815cf1390_1_0 .concat [ 4 4 4 4], LS_0000023815cf1390_0_0, LS_0000023815cf1390_0_4, LS_0000023815cf1390_0_8, LS_0000023815cf1390_0_12;
LS_0000023815cf1390_1_4 .concat [ 4 4 4 4], LS_0000023815cf1390_0_16, LS_0000023815cf1390_0_20, LS_0000023815cf1390_0_24, LS_0000023815cf1390_0_28;
L_0000023815cf1390 .concat [ 16 16 0 0], LS_0000023815cf1390_1_0, LS_0000023815cf1390_1_4;
L_0000023815cf0df0 .part L_0000023815cf4e50, 0, 1;
LS_0000023815cf0850_0_0 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_4 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_8 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_12 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_16 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_20 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_24 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_0_28 .concat [ 1 1 1 1], L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0, L_0000023815cf0df0;
LS_0000023815cf0850_1_0 .concat [ 4 4 4 4], LS_0000023815cf0850_0_0, LS_0000023815cf0850_0_4, LS_0000023815cf0850_0_8, LS_0000023815cf0850_0_12;
LS_0000023815cf0850_1_4 .concat [ 4 4 4 4], LS_0000023815cf0850_0_16, LS_0000023815cf0850_0_20, LS_0000023815cf0850_0_24, LS_0000023815cf0850_0_28;
L_0000023815cf0850 .concat [ 16 16 0 0], LS_0000023815cf0850_1_0, LS_0000023815cf0850_1_4;
L_0000023815cefd10 .part L_0000023815cf4e50, 1, 1;
LS_0000023815cf08f0_0_0 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_4 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_8 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_12 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_16 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_20 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_24 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_0_28 .concat [ 1 1 1 1], L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10, L_0000023815cefd10;
LS_0000023815cf08f0_1_0 .concat [ 4 4 4 4], LS_0000023815cf08f0_0_0, LS_0000023815cf08f0_0_4, LS_0000023815cf08f0_0_8, LS_0000023815cf08f0_0_12;
LS_0000023815cf08f0_1_4 .concat [ 4 4 4 4], LS_0000023815cf08f0_0_16, LS_0000023815cf08f0_0_20, LS_0000023815cf08f0_0_24, LS_0000023815cf08f0_0_28;
L_0000023815cf08f0 .concat [ 16 16 0 0], LS_0000023815cf08f0_1_0, LS_0000023815cf08f0_1_4;
L_0000023815cf0990 .part L_0000023815cf4e50, 0, 1;
LS_0000023815cf0a30_0_0 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_4 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_8 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_12 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_16 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_20 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_24 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_0_28 .concat [ 1 1 1 1], L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0, L_0000023815d5aef0;
LS_0000023815cf0a30_1_0 .concat [ 4 4 4 4], LS_0000023815cf0a30_0_0, LS_0000023815cf0a30_0_4, LS_0000023815cf0a30_0_8, LS_0000023815cf0a30_0_12;
LS_0000023815cf0a30_1_4 .concat [ 4 4 4 4], LS_0000023815cf0a30_0_16, LS_0000023815cf0a30_0_20, LS_0000023815cf0a30_0_24, LS_0000023815cf0a30_0_28;
L_0000023815cf0a30 .concat [ 16 16 0 0], LS_0000023815cf0a30_1_0, LS_0000023815cf0a30_1_4;
L_0000023815cf1b10 .part L_0000023815cf4e50, 1, 1;
LS_0000023815cf0ad0_0_0 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_4 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_8 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_12 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_16 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_20 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_24 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_0_28 .concat [ 1 1 1 1], L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10, L_0000023815cf1b10;
LS_0000023815cf0ad0_1_0 .concat [ 4 4 4 4], LS_0000023815cf0ad0_0_0, LS_0000023815cf0ad0_0_4, LS_0000023815cf0ad0_0_8, LS_0000023815cf0ad0_0_12;
LS_0000023815cf0ad0_1_4 .concat [ 4 4 4 4], LS_0000023815cf0ad0_0_16, LS_0000023815cf0ad0_0_20, LS_0000023815cf0ad0_0_24, LS_0000023815cf0ad0_0_28;
L_0000023815cf0ad0 .concat [ 16 16 0 0], LS_0000023815cf0ad0_1_0, LS_0000023815cf0ad0_1_4;
L_0000023815cf0b70 .part L_0000023815cf4e50, 0, 1;
LS_0000023815cf1250_0_0 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_4 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_8 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_12 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_16 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_20 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_24 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_0_28 .concat [ 1 1 1 1], L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70, L_0000023815cf0b70;
LS_0000023815cf1250_1_0 .concat [ 4 4 4 4], LS_0000023815cf1250_0_0, LS_0000023815cf1250_0_4, LS_0000023815cf1250_0_8, LS_0000023815cf1250_0_12;
LS_0000023815cf1250_1_4 .concat [ 4 4 4 4], LS_0000023815cf1250_0_16, LS_0000023815cf1250_0_20, LS_0000023815cf1250_0_24, LS_0000023815cf1250_0_28;
L_0000023815cf1250 .concat [ 16 16 0 0], LS_0000023815cf1250_1_0, LS_0000023815cf1250_1_4;
S_0000023815cbb0d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023815cba900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815d5c000 .functor AND 32, L_0000023815cf1ed0, L_0000023815cf0fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbcd20_0 .net "in1", 31 0, L_0000023815cf1ed0;  1 drivers
v0000023815cbf020_0 .net "in2", 31 0, L_0000023815cf0fd0;  1 drivers
v0000023815cbe300_0 .net "out", 31 0, L_0000023815d5c000;  alias, 1 drivers
S_0000023815cbb580 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023815cba900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815d5afd0 .functor AND 32, L_0000023815cf1390, L_0000023815cf0850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbf200_0 .net "in1", 31 0, L_0000023815cf1390;  1 drivers
v0000023815cbf5c0_0 .net "in2", 31 0, L_0000023815cf0850;  1 drivers
v0000023815cbe440_0 .net "out", 31 0, L_0000023815d5afd0;  alias, 1 drivers
S_0000023815cbb710 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023815cba900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815d5aa90 .functor AND 32, L_0000023815cf08f0, L_0000023815cf0a30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbf520_0 .net "in1", 31 0, L_0000023815cf08f0;  1 drivers
v0000023815cbef80_0 .net "in2", 31 0, L_0000023815cf0a30;  1 drivers
v0000023815cbe8a0_0 .net "out", 31 0, L_0000023815d5aa90;  alias, 1 drivers
S_0000023815cbfc40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023815cba900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023815d5b900 .functor AND 32, L_0000023815cf0ad0, L_0000023815cf1250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023815cbf0c0_0 .net "in1", 31 0, L_0000023815cf0ad0;  1 drivers
v0000023815cbeee0_0 .net "in2", 31 0, L_0000023815cf1250;  1 drivers
v0000023815cbe4e0_0 .net "out", 31 0, L_0000023815d5b900;  alias, 1 drivers
S_0000023815cbfdd0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000023815cc58f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cc5928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cc5960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cc5998 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cc59d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cc5a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cc5a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cc5a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cc5ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cc5ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cc5b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cc5b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cc5b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cc5bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cc5c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cc5c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cc5c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cc5ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cc5ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cc5d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cc5d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cc5d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cc5dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cc5df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cc5e30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815cc2700_0 .var "EX1_PC", 31 0;
v0000023815cc3100_0 .var "EX1_PFC", 31 0;
v0000023815cc2ac0_0 .var "EX1_forward_to_B", 31 0;
v0000023815cc2340_0 .var "EX1_is_beq", 0 0;
v0000023815cc1d00_0 .var "EX1_is_bne", 0 0;
v0000023815cc19e0_0 .var "EX1_is_jal", 0 0;
v0000023815cc2840_0 .var "EX1_is_jr", 0 0;
v0000023815cc34c0_0 .var "EX1_is_oper2_immed", 0 0;
v0000023815cc3560_0 .var "EX1_memread", 0 0;
v0000023815cc3600_0 .var "EX1_memwrite", 0 0;
v0000023815cc1bc0_0 .var "EX1_opcode", 11 0;
v0000023815cc2f20_0 .var "EX1_predicted", 0 0;
v0000023815cc25c0_0 .var "EX1_rd_ind", 4 0;
v0000023815cc1da0_0 .var "EX1_rd_indzero", 0 0;
v0000023815cc36a0_0 .var "EX1_regwrite", 0 0;
v0000023815cc3c40_0 .var "EX1_rs1", 31 0;
v0000023815cc2ca0_0 .var "EX1_rs1_ind", 4 0;
v0000023815cc3740_0 .var "EX1_rs2", 31 0;
v0000023815cc2d40_0 .var "EX1_rs2_ind", 4 0;
v0000023815cc3d80_0 .net "FLUSH", 0 0, v0000023815ccab20_0;  alias, 1 drivers
v0000023815cc2a20_0 .net "ID_PC", 31 0, v0000023815ccfc60_0;  alias, 1 drivers
v0000023815cc2b60_0 .net "ID_PFC_to_EX", 31 0, L_0000023815cedf10;  alias, 1 drivers
v0000023815cc2de0_0 .net "ID_forward_to_B", 31 0, L_0000023815cee730;  alias, 1 drivers
v0000023815cc2c00_0 .net "ID_is_beq", 0 0, L_0000023815cee870;  alias, 1 drivers
v0000023815cc1b20_0 .net "ID_is_bne", 0 0, L_0000023815cee910;  alias, 1 drivers
v0000023815cc2e80_0 .net "ID_is_jal", 0 0, L_0000023815ceeaf0;  alias, 1 drivers
v0000023815cc3ce0_0 .net "ID_is_jr", 0 0, L_0000023815ceea50;  alias, 1 drivers
v0000023815cc22a0_0 .net "ID_is_oper2_immed", 0 0, L_0000023815cf6090;  alias, 1 drivers
v0000023815cc3920_0 .net "ID_memread", 0 0, L_0000023815cef3b0;  alias, 1 drivers
v0000023815cc31a0_0 .net "ID_memwrite", 0 0, L_0000023815cef4f0;  alias, 1 drivers
v0000023815cc3060_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
v0000023815cc39c0_0 .net "ID_predicted", 0 0, v0000023815cca3a0_0;  alias, 1 drivers
v0000023815cc3e20_0 .net "ID_rd_ind", 4 0, v0000023815ce7ed0_0;  alias, 1 drivers
v0000023815cc1940_0 .net "ID_rd_indzero", 0 0, L_0000023815cef810;  1 drivers
v0000023815cc3ec0_0 .net "ID_regwrite", 0 0, L_0000023815cef270;  alias, 1 drivers
v0000023815cc3a60_0 .net "ID_rs1", 31 0, v0000023815ccee00_0;  alias, 1 drivers
v0000023815cc1e40_0 .net "ID_rs1_ind", 4 0, v0000023815ce9cd0_0;  alias, 1 drivers
v0000023815cc3b00_0 .net "ID_rs2", 31 0, v0000023815ccde60_0;  alias, 1 drivers
v0000023815cc3f60_0 .net "ID_rs2_ind", 4 0, v0000023815ce81f0_0;  alias, 1 drivers
v0000023815cc1ee0_0 .net "clk", 0 0, L_0000023815cf6e20;  1 drivers
v0000023815cc1f80_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c393e0 .event posedge, v0000023815cb5560_0, v0000023815cc1ee0_0;
S_0000023815cc13b0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000023815cc5e70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cc5ea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cc5ee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cc5f18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cc5f50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cc5f88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cc5fc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cc5ff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cc6030 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cc6068 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cc60a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cc60d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cc6110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cc6148 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cc6180 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cc61b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cc61f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cc6228 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cc6260 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cc6298 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cc62d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cc6308 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cc6340 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cc6378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cc63b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815cc2020_0 .net "EX1_ALU_OPER1", 31 0, L_0000023815cf5680;  alias, 1 drivers
v0000023815cc20c0_0 .net "EX1_ALU_OPER2", 31 0, L_0000023815d5bc80;  alias, 1 drivers
v0000023815cc2160_0 .net "EX1_PC", 31 0, v0000023815cc2700_0;  alias, 1 drivers
v0000023815cc2200_0 .net "EX1_PFC_to_IF", 31 0, L_0000023815cf0c10;  alias, 1 drivers
v0000023815cc23e0_0 .net "EX1_forward_to_B", 31 0, v0000023815cc2ac0_0;  alias, 1 drivers
v0000023815cc4320_0 .net "EX1_is_beq", 0 0, v0000023815cc2340_0;  alias, 1 drivers
v0000023815cc5220_0 .net "EX1_is_bne", 0 0, v0000023815cc1d00_0;  alias, 1 drivers
v0000023815cc54a0_0 .net "EX1_is_jal", 0 0, v0000023815cc19e0_0;  alias, 1 drivers
v0000023815cc5720_0 .net "EX1_is_jr", 0 0, v0000023815cc2840_0;  alias, 1 drivers
v0000023815cc4c80_0 .net "EX1_is_oper2_immed", 0 0, v0000023815cc34c0_0;  alias, 1 drivers
v0000023815cc5180_0 .net "EX1_memread", 0 0, v0000023815cc3560_0;  alias, 1 drivers
v0000023815cc52c0_0 .net "EX1_memwrite", 0 0, v0000023815cc3600_0;  alias, 1 drivers
v0000023815cc50e0_0 .net "EX1_opcode", 11 0, v0000023815cc1bc0_0;  alias, 1 drivers
v0000023815cc41e0_0 .net "EX1_predicted", 0 0, v0000023815cc2f20_0;  alias, 1 drivers
v0000023815cc4280_0 .net "EX1_rd_ind", 4 0, v0000023815cc25c0_0;  alias, 1 drivers
v0000023815cc4960_0 .net "EX1_rd_indzero", 0 0, v0000023815cc1da0_0;  alias, 1 drivers
v0000023815cc4d20_0 .net "EX1_regwrite", 0 0, v0000023815cc36a0_0;  alias, 1 drivers
v0000023815cc4a00_0 .net "EX1_rs1", 31 0, v0000023815cc3c40_0;  alias, 1 drivers
v0000023815cc43c0_0 .net "EX1_rs1_ind", 4 0, v0000023815cc2ca0_0;  alias, 1 drivers
v0000023815cc4aa0_0 .net "EX1_rs2_ind", 4 0, v0000023815cc2d40_0;  alias, 1 drivers
v0000023815cc4640_0 .net "EX1_rs2_out", 31 0, L_0000023815d5b580;  alias, 1 drivers
v0000023815cc4fa0_0 .var "EX2_ALU_OPER1", 31 0;
v0000023815cc48c0_0 .var "EX2_ALU_OPER2", 31 0;
v0000023815cc5360_0 .var "EX2_PC", 31 0;
v0000023815cc4460_0 .var "EX2_PFC_to_IF", 31 0;
v0000023815cc4500_0 .var "EX2_forward_to_B", 31 0;
v0000023815cc4be0_0 .var "EX2_is_beq", 0 0;
v0000023815cc5400_0 .var "EX2_is_bne", 0 0;
v0000023815cc45a0_0 .var "EX2_is_jal", 0 0;
v0000023815cc4b40_0 .var "EX2_is_jr", 0 0;
v0000023815cc4dc0_0 .var "EX2_is_oper2_immed", 0 0;
v0000023815cc5040_0 .var "EX2_memread", 0 0;
v0000023815cc4e60_0 .var "EX2_memwrite", 0 0;
v0000023815cc46e0_0 .var "EX2_opcode", 11 0;
v0000023815cc4f00_0 .var "EX2_predicted", 0 0;
v0000023815cc5540_0 .var "EX2_rd_ind", 4 0;
v0000023815cc55e0_0 .var "EX2_rd_indzero", 0 0;
v0000023815cc5680_0 .var "EX2_regwrite", 0 0;
v0000023815cc4780_0 .var "EX2_rs1", 31 0;
v0000023815cc4820_0 .var "EX2_rs1_ind", 4 0;
v0000023815cc57c0_0 .var "EX2_rs2_ind", 4 0;
v0000023815cc4140_0 .var "EX2_rs2_out", 31 0;
v0000023815cc8aa0_0 .net "FLUSH", 0 0, v0000023815cc8640_0;  alias, 1 drivers
v0000023815cc88c0_0 .net "clk", 0 0, L_0000023815d5bd60;  1 drivers
v0000023815cc9860_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c39920 .event posedge, v0000023815cb5560_0, v0000023815cc88c0_0;
S_0000023815cc1540 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000023815cd0410 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd0448 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cd0480 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cd04b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cd04f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cd0528 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cd0560 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cd0598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cd05d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cd0608 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cd0640 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cd0678 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cd06b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cd06e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cd0720 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cd0758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cd0790 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cd07c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cd0800 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cd0838 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cd0870 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cd08a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cd08e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cd0918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cd0950 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023815cf61e0 .functor OR 1, L_0000023815cee870, L_0000023815cee910, C4<0>, C4<0>;
L_0000023815cf6560 .functor AND 1, L_0000023815cf61e0, L_0000023815cf6db0, C4<1>, C4<1>;
L_0000023815cf57d0 .functor OR 1, L_0000023815cee870, L_0000023815cee910, C4<0>, C4<0>;
L_0000023815cf5e60 .functor AND 1, L_0000023815cf57d0, L_0000023815cf6db0, C4<1>, C4<1>;
L_0000023815cf6e90 .functor OR 1, L_0000023815cee870, L_0000023815cee910, C4<0>, C4<0>;
L_0000023815cf5ed0 .functor AND 1, L_0000023815cf6e90, v0000023815cca3a0_0, C4<1>, C4<1>;
v0000023815ccf3a0_0 .net "EX1_memread", 0 0, v0000023815cc3560_0;  alias, 1 drivers
v0000023815ccf260_0 .net "EX1_opcode", 11 0, v0000023815cc1bc0_0;  alias, 1 drivers
v0000023815cce540_0 .net "EX1_rd_ind", 4 0, v0000023815cc25c0_0;  alias, 1 drivers
v0000023815cceb80_0 .net "EX1_rd_indzero", 0 0, v0000023815cc1da0_0;  alias, 1 drivers
v0000023815ccdbe0_0 .net "EX2_memread", 0 0, v0000023815cc5040_0;  alias, 1 drivers
v0000023815ccf4e0_0 .net "EX2_opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
v0000023815ccf300_0 .net "EX2_rd_ind", 4 0, v0000023815cc5540_0;  alias, 1 drivers
v0000023815ccf9e0_0 .net "EX2_rd_indzero", 0 0, v0000023815cc55e0_0;  alias, 1 drivers
v0000023815ccd460_0 .net "ID_EX1_flush", 0 0, v0000023815ccab20_0;  alias, 1 drivers
v0000023815cced60_0 .net "ID_EX2_flush", 0 0, v0000023815cc8640_0;  alias, 1 drivers
v0000023815cce400_0 .net "ID_is_beq", 0 0, L_0000023815cee870;  alias, 1 drivers
v0000023815ccdc80_0 .net "ID_is_bne", 0 0, L_0000023815cee910;  alias, 1 drivers
v0000023815cceae0_0 .net "ID_is_j", 0 0, L_0000023815ceeb90;  alias, 1 drivers
v0000023815ccec20_0 .net "ID_is_jal", 0 0, L_0000023815ceeaf0;  alias, 1 drivers
v0000023815ccf580_0 .net "ID_is_jr", 0 0, L_0000023815ceea50;  alias, 1 drivers
v0000023815ccdb40_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
v0000023815ccf120_0 .net "ID_rs1_ind", 4 0, v0000023815ce9cd0_0;  alias, 1 drivers
v0000023815ccdf00_0 .net "ID_rs2_ind", 4 0, v0000023815ce81f0_0;  alias, 1 drivers
v0000023815ccf800_0 .net "IF_ID_flush", 0 0, v0000023815ccc920_0;  alias, 1 drivers
v0000023815ccf440_0 .net "IF_ID_write", 0 0, v0000023815ccb340_0;  alias, 1 drivers
v0000023815ccf620_0 .net "PC_src", 2 0, L_0000023815ced6f0;  alias, 1 drivers
v0000023815ccea40_0 .net "PFC_to_EX", 31 0, L_0000023815cedf10;  alias, 1 drivers
v0000023815ccefe0_0 .net "PFC_to_IF", 31 0, L_0000023815ced8d0;  alias, 1 drivers
v0000023815ccd5a0_0 .net "WB_rd_ind", 4 0, v0000023815ce4190_0;  alias, 1 drivers
v0000023815ccd500_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  alias, 1 drivers
v0000023815ccecc0_0 .net *"_ivl_11", 0 0, L_0000023815cf5e60;  1 drivers
v0000023815ccf080_0 .net *"_ivl_13", 10 0, L_0000023815cedbf0;  1 drivers
v0000023815cce5e0_0 .net *"_ivl_15", 10 0, L_0000023815cedb50;  1 drivers
v0000023815cceea0_0 .net *"_ivl_16", 10 0, L_0000023815ced290;  1 drivers
v0000023815ccd960_0 .net *"_ivl_19", 10 0, L_0000023815ceda10;  1 drivers
v0000023815ccf1c0_0 .net *"_ivl_20", 10 0, L_0000023815cee9b0;  1 drivers
v0000023815cce720_0 .net *"_ivl_25", 0 0, L_0000023815cf6e90;  1 drivers
v0000023815ccdd20_0 .net *"_ivl_27", 0 0, L_0000023815cf5ed0;  1 drivers
v0000023815ccddc0_0 .net *"_ivl_29", 10 0, L_0000023815ced830;  1 drivers
v0000023815ccf940_0 .net *"_ivl_3", 0 0, L_0000023815cf61e0;  1 drivers
L_0000023815d101f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000023815ccda00_0 .net/2u *"_ivl_30", 10 0, L_0000023815d101f0;  1 drivers
v0000023815cce7c0_0 .net *"_ivl_32", 10 0, L_0000023815ced330;  1 drivers
v0000023815cce680_0 .net *"_ivl_35", 10 0, L_0000023815cef090;  1 drivers
v0000023815cce220_0 .net *"_ivl_37", 10 0, L_0000023815cee190;  1 drivers
v0000023815cce860_0 .net *"_ivl_38", 10 0, L_0000023815ced510;  1 drivers
v0000023815ccf8a0_0 .net *"_ivl_40", 10 0, L_0000023815ced5b0;  1 drivers
L_0000023815d10238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccd820_0 .net/2s *"_ivl_45", 20 0, L_0000023815d10238;  1 drivers
L_0000023815d10280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccd640_0 .net/2s *"_ivl_50", 20 0, L_0000023815d10280;  1 drivers
v0000023815ccf760_0 .net *"_ivl_9", 0 0, L_0000023815cf57d0;  1 drivers
v0000023815ccfa80_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ccfbc0_0 .net "forward_to_B", 31 0, L_0000023815cee730;  alias, 1 drivers
v0000023815ccd6e0_0 .net "imm", 31 0, v0000023815ccd3c0_0;  1 drivers
v0000023815ccd8c0_0 .net "inst", 31 0, v0000023815cd02a0_0;  alias, 1 drivers
v0000023815ccdaa0_0 .net "is_branch_and_taken", 0 0, L_0000023815cf6560;  alias, 1 drivers
v0000023815cce040_0 .net "is_oper2_immed", 0 0, L_0000023815cf6090;  alias, 1 drivers
v0000023815ccdfa0_0 .net "mem_read", 0 0, L_0000023815cef3b0;  alias, 1 drivers
v0000023815cce0e0_0 .net "mem_write", 0 0, L_0000023815cef4f0;  alias, 1 drivers
v0000023815cd0020_0 .net "pc", 31 0, v0000023815ccfc60_0;  alias, 1 drivers
v0000023815cd00c0_0 .net "pc_write", 0 0, v0000023815ccce20_0;  alias, 1 drivers
v0000023815ccfda0_0 .net "predicted", 0 0, L_0000023815cf6db0;  1 drivers
v0000023815cd0340_0 .net "predicted_to_EX", 0 0, v0000023815cca3a0_0;  alias, 1 drivers
v0000023815ccfd00_0 .net "reg_write", 0 0, L_0000023815cef270;  alias, 1 drivers
v0000023815ccfe40_0 .net "reg_write_from_wb", 0 0, v0000023815ce4910_0;  alias, 1 drivers
v0000023815ccfee0_0 .net "rs1", 31 0, v0000023815ccee00_0;  alias, 1 drivers
v0000023815ccff80_0 .net "rs2", 31 0, v0000023815ccde60_0;  alias, 1 drivers
v0000023815cd0160_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
v0000023815cd0200_0 .net "wr_reg_data", 31 0, L_0000023815d7c290;  alias, 1 drivers
L_0000023815cee730 .functor MUXZ 32, v0000023815ccde60_0, v0000023815ccd3c0_0, L_0000023815cf6090, C4<>;
L_0000023815cedbf0 .part v0000023815ccfc60_0, 0, 11;
L_0000023815cedb50 .part v0000023815cd02a0_0, 0, 11;
L_0000023815ced290 .arith/sum 11, L_0000023815cedbf0, L_0000023815cedb50;
L_0000023815ceda10 .part v0000023815cd02a0_0, 0, 11;
L_0000023815cee9b0 .functor MUXZ 11, L_0000023815ceda10, L_0000023815ced290, L_0000023815cf5e60, C4<>;
L_0000023815ced830 .part v0000023815ccfc60_0, 0, 11;
L_0000023815ced330 .arith/sum 11, L_0000023815ced830, L_0000023815d101f0;
L_0000023815cef090 .part v0000023815ccfc60_0, 0, 11;
L_0000023815cee190 .part v0000023815cd02a0_0, 0, 11;
L_0000023815ced510 .arith/sum 11, L_0000023815cef090, L_0000023815cee190;
L_0000023815ced5b0 .functor MUXZ 11, L_0000023815ced510, L_0000023815ced330, L_0000023815cf5ed0, C4<>;
L_0000023815ced8d0 .concat8 [ 11 21 0 0], L_0000023815cee9b0, L_0000023815d10238;
L_0000023815cedf10 .concat8 [ 11 21 0 0], L_0000023815ced5b0, L_0000023815d10280;
S_0000023815cc0a50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000023815cc1540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000023815cd0990 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd09c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cd0a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cd0a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cd0a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cd0aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cd0ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cd0b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cd0b50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cd0b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cd0bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cd0bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cd0c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cd0c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cd0ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cd0cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cd0d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cd0d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cd0d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cd0db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cd0df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cd0e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cd0e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cd0e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cd0ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023815cf5df0 .functor OR 1, L_0000023815cf6db0, L_0000023815ceeff0, C4<0>, C4<0>;
L_0000023815cf65d0 .functor OR 1, L_0000023815cf5df0, L_0000023815ceddd0, C4<0>, C4<0>;
v0000023815cc8780_0 .net "EX1_opcode", 11 0, v0000023815cc1bc0_0;  alias, 1 drivers
v0000023815cca6c0_0 .net "EX2_opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
v0000023815cc8500_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
v0000023815cc9400_0 .net "PC_src", 2 0, L_0000023815ced6f0;  alias, 1 drivers
v0000023815cc9220_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  alias, 1 drivers
L_0000023815d103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023815cc90e0_0 .net/2u *"_ivl_0", 2 0, L_0000023815d103e8;  1 drivers
v0000023815cc8fa0_0 .net *"_ivl_10", 0 0, L_0000023815cef1d0;  1 drivers
L_0000023815d10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000023815cc9180_0 .net/2u *"_ivl_12", 2 0, L_0000023815d10508;  1 drivers
L_0000023815d10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023815cca4e0_0 .net/2u *"_ivl_14", 11 0, L_0000023815d10550;  1 drivers
v0000023815cc9720_0 .net *"_ivl_16", 0 0, L_0000023815ceeff0;  1 drivers
v0000023815cc9360_0 .net *"_ivl_19", 0 0, L_0000023815cf5df0;  1 drivers
L_0000023815d10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000023815cc8820_0 .net/2u *"_ivl_2", 11 0, L_0000023815d10430;  1 drivers
L_0000023815d10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023815cc9f40_0 .net/2u *"_ivl_20", 11 0, L_0000023815d10598;  1 drivers
v0000023815cc8d20_0 .net *"_ivl_22", 0 0, L_0000023815ceddd0;  1 drivers
v0000023815cc92c0_0 .net *"_ivl_25", 0 0, L_0000023815cf65d0;  1 drivers
L_0000023815d105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000023815cca1c0_0 .net/2u *"_ivl_26", 2 0, L_0000023815d105e0;  1 drivers
L_0000023815d10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023815cc8960_0 .net/2u *"_ivl_28", 2 0, L_0000023815d10628;  1 drivers
v0000023815cca760_0 .net *"_ivl_30", 2 0, L_0000023815cedfb0;  1 drivers
v0000023815cc9fe0_0 .net *"_ivl_32", 2 0, L_0000023815cef630;  1 drivers
v0000023815cc8dc0_0 .net *"_ivl_34", 2 0, L_0000023815ced650;  1 drivers
v0000023815cc9b80_0 .net *"_ivl_4", 0 0, L_0000023815cef6d0;  1 drivers
L_0000023815d10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023815cc94a0_0 .net/2u *"_ivl_6", 2 0, L_0000023815d10478;  1 drivers
L_0000023815d104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023815cc9ae0_0 .net/2u *"_ivl_8", 11 0, L_0000023815d104c0;  1 drivers
v0000023815cca080_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815cca120_0 .net "predicted", 0 0, L_0000023815cf6db0;  alias, 1 drivers
v0000023815cc8e60_0 .net "predicted_to_EX", 0 0, v0000023815cca3a0_0;  alias, 1 drivers
v0000023815cca300_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
v0000023815cc9c20_0 .net "state", 1 0, v0000023815cc9d60_0;  1 drivers
L_0000023815cef6d0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10430;
L_0000023815cef1d0 .cmp/eq 12, v0000023815cc1bc0_0, L_0000023815d104c0;
L_0000023815ceeff0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10550;
L_0000023815ceddd0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10598;
L_0000023815cedfb0 .functor MUXZ 3, L_0000023815d10628, L_0000023815d105e0, L_0000023815cf65d0, C4<>;
L_0000023815cef630 .functor MUXZ 3, L_0000023815cedfb0, L_0000023815d10508, L_0000023815cef1d0, C4<>;
L_0000023815ced650 .functor MUXZ 3, L_0000023815cef630, L_0000023815d10478, L_0000023815cef6d0, C4<>;
L_0000023815ced6f0 .functor MUXZ 3, L_0000023815ced650, L_0000023815d103e8, L_0000023815d5c540, C4<>;
S_0000023815cc00f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000023815cc0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000023815cd0f10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd0f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cd0f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cd0fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cd0ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cd1028 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cd1060 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cd1098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cd10d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cd1108 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cd1140 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cd1178 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cd11b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cd11e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cd1220 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cd1258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cd1290 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cd12c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cd1300 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cd1338 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cd1370 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cd13a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cd13e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cd1418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cd1450 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023815cf6b10 .functor OR 1, L_0000023815ced0b0, L_0000023815cee2d0, C4<0>, C4<0>;
L_0000023815cf54c0 .functor OR 1, L_0000023815cee0f0, L_0000023815ceef50, C4<0>, C4<0>;
L_0000023815cf6c60 .functor AND 1, L_0000023815cf6b10, L_0000023815cf54c0, C4<1>, C4<1>;
L_0000023815cf6410 .functor NOT 1, L_0000023815cf6c60, C4<0>, C4<0>, C4<0>;
L_0000023815cf68e0 .functor OR 1, v0000023815cf2150_0, L_0000023815cf6410, C4<0>, C4<0>;
L_0000023815cf6db0 .functor NOT 1, L_0000023815cf68e0, C4<0>, C4<0>, C4<0>;
v0000023815cc9e00_0 .net "EX_opcode", 11 0, v0000023815cc46e0_0;  alias, 1 drivers
v0000023815cc99a0_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
v0000023815cc9040_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  alias, 1 drivers
L_0000023815d102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023815cc9cc0_0 .net/2u *"_ivl_0", 11 0, L_0000023815d102c8;  1 drivers
L_0000023815d10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023815cc8f00_0 .net/2u *"_ivl_10", 1 0, L_0000023815d10358;  1 drivers
v0000023815cc8c80_0 .net *"_ivl_12", 0 0, L_0000023815cee0f0;  1 drivers
L_0000023815d103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000023815cc8b40_0 .net/2u *"_ivl_14", 1 0, L_0000023815d103a0;  1 drivers
v0000023815cca940_0 .net *"_ivl_16", 0 0, L_0000023815ceef50;  1 drivers
v0000023815cc8a00_0 .net *"_ivl_19", 0 0, L_0000023815cf54c0;  1 drivers
v0000023815cc97c0_0 .net *"_ivl_2", 0 0, L_0000023815ced0b0;  1 drivers
v0000023815cc95e0_0 .net *"_ivl_21", 0 0, L_0000023815cf6c60;  1 drivers
v0000023815cc8be0_0 .net *"_ivl_22", 0 0, L_0000023815cf6410;  1 drivers
v0000023815cca260_0 .net *"_ivl_25", 0 0, L_0000023815cf68e0;  1 drivers
L_0000023815d10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023815cc9680_0 .net/2u *"_ivl_4", 11 0, L_0000023815d10310;  1 drivers
v0000023815cca8a0_0 .net *"_ivl_6", 0 0, L_0000023815cee2d0;  1 drivers
v0000023815ccaa80_0 .net *"_ivl_9", 0 0, L_0000023815cf6b10;  1 drivers
v0000023815cc8460_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815cca440_0 .net "predicted", 0 0, L_0000023815cf6db0;  alias, 1 drivers
v0000023815cca3a0_0 .var "predicted_to_EX", 0 0;
v0000023815cc9ea0_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
v0000023815cc9d60_0 .var "state", 1 0;
E_0000023815c3a760 .event posedge, v0000023815cc8460_0, v0000023815cb5560_0;
L_0000023815ced0b0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d102c8;
L_0000023815cee2d0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10310;
L_0000023815cee0f0 .cmp/eq 2, v0000023815cc9d60_0, L_0000023815d10358;
L_0000023815ceef50 .cmp/eq 2, v0000023815cc9d60_0, L_0000023815d103a0;
S_0000023815cc0410 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000023815cc1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000023815cd94a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd94d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cd9510 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cd9548 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cd9580 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cd95b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cd95f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cd9628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cd9660 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cd9698 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cd96d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cd9708 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cd9740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cd9778 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cd97b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cd97e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cd9820 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cd9858 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cd9890 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cd98c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cd9900 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cd9938 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cd9970 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cd99a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cd99e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815cca580_0 .net "EX1_memread", 0 0, v0000023815cc3560_0;  alias, 1 drivers
v0000023815cc9540_0 .net "EX1_rd_ind", 4 0, v0000023815cc25c0_0;  alias, 1 drivers
v0000023815cca620_0 .net "EX1_rd_indzero", 0 0, v0000023815cc1da0_0;  alias, 1 drivers
v0000023815cca800_0 .net "EX2_memread", 0 0, v0000023815cc5040_0;  alias, 1 drivers
v0000023815cca9e0_0 .net "EX2_rd_ind", 4 0, v0000023815cc5540_0;  alias, 1 drivers
v0000023815cc85a0_0 .net "EX2_rd_indzero", 0 0, v0000023815cc55e0_0;  alias, 1 drivers
v0000023815ccab20_0 .var "ID_EX1_flush", 0 0;
v0000023815cc8640_0 .var "ID_EX2_flush", 0 0;
v0000023815ccabc0_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
v0000023815cc86e0_0 .net "ID_rs1_ind", 4 0, v0000023815ce9cd0_0;  alias, 1 drivers
v0000023815cc9900_0 .net "ID_rs2_ind", 4 0, v0000023815ce81f0_0;  alias, 1 drivers
v0000023815ccb340_0 .var "IF_ID_Write", 0 0;
v0000023815ccc920_0 .var "IF_ID_flush", 0 0;
v0000023815ccce20_0 .var "PC_Write", 0 0;
v0000023815cccf60_0 .net "Wrong_prediction", 0 0, L_0000023815d5c540;  alias, 1 drivers
E_0000023815c3a560/0 .event anyedge, v0000023815cb9750_0, v0000023815cc3560_0, v0000023815cc1da0_0, v0000023815cc1e40_0;
E_0000023815c3a560/1 .event anyedge, v0000023815cc25c0_0, v0000023815cc3f60_0, v0000023815bd6d30_0, v0000023815cc55e0_0;
E_0000023815c3a560/2 .event anyedge, v0000023815cb4980_0, v0000023815cc3060_0;
E_0000023815c3a560 .event/or E_0000023815c3a560/0, E_0000023815c3a560/1, E_0000023815c3a560/2;
S_0000023815cbf920 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000023815cc1540;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000023815cd9a20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd9a58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cd9a90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cd9ac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cd9b00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cd9b38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cd9b70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cd9ba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cd9be0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cd9c18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cd9c50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cd9c88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cd9cc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cd9cf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cd9d30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cd9d68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cd9da0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cd9dd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cd9e10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cd9e48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cd9e80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cd9eb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cd9ef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cd9f28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cd9f60 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023815cf5920 .functor OR 1, L_0000023815cef590, L_0000023815cee410, C4<0>, C4<0>;
L_0000023815cf6bf0 .functor OR 1, L_0000023815cf5920, L_0000023815cee7d0, C4<0>, C4<0>;
L_0000023815cf5f40 .functor OR 1, L_0000023815cf6bf0, L_0000023815cee370, C4<0>, C4<0>;
L_0000023815cf5fb0 .functor OR 1, L_0000023815cf5f40, L_0000023815ced970, C4<0>, C4<0>;
L_0000023815cf6020 .functor OR 1, L_0000023815cf5fb0, L_0000023815cedab0, C4<0>, C4<0>;
L_0000023815cf56f0 .functor OR 1, L_0000023815cf6020, L_0000023815cee4b0, C4<0>, C4<0>;
L_0000023815cf6f00 .functor OR 1, L_0000023815cf56f0, L_0000023815cee550, C4<0>, C4<0>;
L_0000023815cf6090 .functor OR 1, L_0000023815cf6f00, L_0000023815cee5f0, C4<0>, C4<0>;
L_0000023815cf6330 .functor OR 1, L_0000023815ceec30, L_0000023815ceecd0, C4<0>, C4<0>;
L_0000023815cf6a30 .functor OR 1, L_0000023815cf6330, L_0000023815ceed70, C4<0>, C4<0>;
L_0000023815cf5a00 .functor OR 1, L_0000023815cf6a30, L_0000023815ceeeb0, C4<0>, C4<0>;
L_0000023815cf6640 .functor OR 1, L_0000023815cf5a00, L_0000023815cef310, C4<0>, C4<0>;
v0000023815ccc6a0_0 .net "ID_opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
L_0000023815d10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc600_0 .net/2u *"_ivl_0", 11 0, L_0000023815d10670;  1 drivers
L_0000023815d10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc1a0_0 .net/2u *"_ivl_10", 11 0, L_0000023815d10700;  1 drivers
L_0000023815d10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb840_0 .net/2u *"_ivl_102", 11 0, L_0000023815d10bc8;  1 drivers
L_0000023815d10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccbf20_0 .net/2u *"_ivl_106", 11 0, L_0000023815d10c10;  1 drivers
v0000023815ccaf80_0 .net *"_ivl_12", 0 0, L_0000023815cee7d0;  1 drivers
v0000023815ccc2e0_0 .net *"_ivl_15", 0 0, L_0000023815cf6bf0;  1 drivers
L_0000023815d10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb520_0 .net/2u *"_ivl_16", 11 0, L_0000023815d10748;  1 drivers
v0000023815ccb0c0_0 .net *"_ivl_18", 0 0, L_0000023815cee370;  1 drivers
v0000023815ccb7a0_0 .net *"_ivl_2", 0 0, L_0000023815cef590;  1 drivers
v0000023815ccb5c0_0 .net *"_ivl_21", 0 0, L_0000023815cf5f40;  1 drivers
L_0000023815d10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb8e0_0 .net/2u *"_ivl_22", 11 0, L_0000023815d10790;  1 drivers
v0000023815ccb980_0 .net *"_ivl_24", 0 0, L_0000023815ced970;  1 drivers
v0000023815ccba20_0 .net *"_ivl_27", 0 0, L_0000023815cf5fb0;  1 drivers
L_0000023815d107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb700_0 .net/2u *"_ivl_28", 11 0, L_0000023815d107d8;  1 drivers
v0000023815ccbca0_0 .net *"_ivl_30", 0 0, L_0000023815cedab0;  1 drivers
v0000023815ccbde0_0 .net *"_ivl_33", 0 0, L_0000023815cf6020;  1 drivers
L_0000023815d10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccd000_0 .net/2u *"_ivl_34", 11 0, L_0000023815d10820;  1 drivers
v0000023815ccd0a0_0 .net *"_ivl_36", 0 0, L_0000023815cee4b0;  1 drivers
v0000023815ccc560_0 .net *"_ivl_39", 0 0, L_0000023815cf56f0;  1 drivers
L_0000023815d106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb3e0_0 .net/2u *"_ivl_4", 11 0, L_0000023815d106b8;  1 drivers
L_0000023815d10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000023815ccb660_0 .net/2u *"_ivl_40", 11 0, L_0000023815d10868;  1 drivers
v0000023815ccd140_0 .net *"_ivl_42", 0 0, L_0000023815cee550;  1 drivers
v0000023815ccc9c0_0 .net *"_ivl_45", 0 0, L_0000023815cf6f00;  1 drivers
L_0000023815d108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb160_0 .net/2u *"_ivl_46", 11 0, L_0000023815d108b0;  1 drivers
v0000023815ccbe80_0 .net *"_ivl_48", 0 0, L_0000023815cee5f0;  1 drivers
L_0000023815d108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023815cccba0_0 .net/2u *"_ivl_52", 11 0, L_0000023815d108f8;  1 drivers
L_0000023815d10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccaee0_0 .net/2u *"_ivl_56", 11 0, L_0000023815d10940;  1 drivers
v0000023815ccbac0_0 .net *"_ivl_6", 0 0, L_0000023815cee410;  1 drivers
L_0000023815d10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc740_0 .net/2u *"_ivl_60", 11 0, L_0000023815d10988;  1 drivers
L_0000023815d109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc7e0_0 .net/2u *"_ivl_64", 11 0, L_0000023815d109d0;  1 drivers
L_0000023815d10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc4c0_0 .net/2u *"_ivl_68", 11 0, L_0000023815d10a18;  1 drivers
L_0000023815d10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb020_0 .net/2u *"_ivl_72", 11 0, L_0000023815d10a60;  1 drivers
v0000023815ccc240_0 .net *"_ivl_74", 0 0, L_0000023815ceec30;  1 drivers
L_0000023815d10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccc100_0 .net/2u *"_ivl_76", 11 0, L_0000023815d10aa8;  1 drivers
v0000023815ccc380_0 .net *"_ivl_78", 0 0, L_0000023815ceecd0;  1 drivers
v0000023815ccb200_0 .net *"_ivl_81", 0 0, L_0000023815cf6330;  1 drivers
L_0000023815d10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccbb60_0 .net/2u *"_ivl_82", 11 0, L_0000023815d10af0;  1 drivers
v0000023815ccc880_0 .net *"_ivl_84", 0 0, L_0000023815ceed70;  1 drivers
v0000023815ccbc00_0 .net *"_ivl_87", 0 0, L_0000023815cf6a30;  1 drivers
L_0000023815d10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023815cccce0_0 .net/2u *"_ivl_88", 11 0, L_0000023815d10b38;  1 drivers
v0000023815ccb2a0_0 .net *"_ivl_9", 0 0, L_0000023815cf5920;  1 drivers
v0000023815ccc060_0 .net *"_ivl_90", 0 0, L_0000023815ceeeb0;  1 drivers
v0000023815cccec0_0 .net *"_ivl_93", 0 0, L_0000023815cf5a00;  1 drivers
L_0000023815d10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023815ccb480_0 .net/2u *"_ivl_94", 11 0, L_0000023815d10b80;  1 drivers
v0000023815ccbd40_0 .net *"_ivl_96", 0 0, L_0000023815cef310;  1 drivers
v0000023815ccca60_0 .net *"_ivl_99", 0 0, L_0000023815cf6640;  1 drivers
v0000023815ccc420_0 .net "is_beq", 0 0, L_0000023815cee870;  alias, 1 drivers
v0000023815ccbfc0_0 .net "is_bne", 0 0, L_0000023815cee910;  alias, 1 drivers
v0000023815cccb00_0 .net "is_j", 0 0, L_0000023815ceeb90;  alias, 1 drivers
v0000023815cccc40_0 .net "is_jal", 0 0, L_0000023815ceeaf0;  alias, 1 drivers
v0000023815cccd80_0 .net "is_jr", 0 0, L_0000023815ceea50;  alias, 1 drivers
v0000023815ccd1e0_0 .net "is_oper2_immed", 0 0, L_0000023815cf6090;  alias, 1 drivers
v0000023815ccd280_0 .net "memread", 0 0, L_0000023815cef3b0;  alias, 1 drivers
v0000023815ccada0_0 .net "memwrite", 0 0, L_0000023815cef4f0;  alias, 1 drivers
v0000023815ccd320_0 .net "regwrite", 0 0, L_0000023815cef270;  alias, 1 drivers
L_0000023815cef590 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10670;
L_0000023815cee410 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d106b8;
L_0000023815cee7d0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10700;
L_0000023815cee370 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10748;
L_0000023815ced970 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10790;
L_0000023815cedab0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d107d8;
L_0000023815cee4b0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10820;
L_0000023815cee550 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10868;
L_0000023815cee5f0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d108b0;
L_0000023815cee870 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d108f8;
L_0000023815cee910 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10940;
L_0000023815ceea50 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10988;
L_0000023815ceeaf0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d109d0;
L_0000023815ceeb90 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10a18;
L_0000023815ceec30 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10a60;
L_0000023815ceecd0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10aa8;
L_0000023815ceed70 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10af0;
L_0000023815ceeeb0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10b38;
L_0000023815cef310 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10b80;
L_0000023815cef270 .reduce/nor L_0000023815cf6640;
L_0000023815cef3b0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10bc8;
L_0000023815cef4f0 .cmp/eq 12, v0000023815ce9910_0, L_0000023815d10c10;
S_0000023815cbff60 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000023815cc1540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000023815cd9fa0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cd9fd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cda010 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cda048 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cda080 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cda0b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cda0f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cda128 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cda160 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cda198 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cda1d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cda208 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cda240 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cda278 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cda2b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cda2e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cda320 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cda358 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cda390 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cda3c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cda400 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cda438 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cda470 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cda4a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cda4e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815ccd3c0_0 .var "Immed", 31 0;
v0000023815ccac60_0 .net "Inst", 31 0, v0000023815cd02a0_0;  alias, 1 drivers
v0000023815ccad00_0 .net "opcode", 11 0, v0000023815ce9910_0;  alias, 1 drivers
E_0000023815c3a020 .event anyedge, v0000023815cc3060_0, v0000023815ccac60_0;
S_0000023815cc1090 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000023815cc1540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000023815ccee00_0 .var "Read_data1", 31 0;
v0000023815ccde60_0 .var "Read_data2", 31 0;
v0000023815cce4a0_0 .net "Read_reg1", 4 0, v0000023815ce9cd0_0;  alias, 1 drivers
v0000023815cce9a0_0 .net "Read_reg2", 4 0, v0000023815ce81f0_0;  alias, 1 drivers
v0000023815ccf6c0_0 .net "Write_data", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815ccd780_0 .net "Write_en", 0 0, v0000023815ce4910_0;  alias, 1 drivers
v0000023815cce180_0 .net "Write_reg", 4 0, v0000023815ce4190_0;  alias, 1 drivers
v0000023815ccef40_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815cce360_0 .var/i "i", 31 0;
v0000023815cce900 .array "reg_file", 0 31, 31 0;
v0000023815ccfb20_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c3a060 .event posedge, v0000023815cc8460_0;
S_0000023815cc0730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000023815cc1090;
 .timescale 0 0;
v0000023815cce2c0_0 .var/i "i", 31 0;
S_0000023815cc0be0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000023815cda520 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cda558 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cda590 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cda5c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cda600 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cda638 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cda670 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cda6a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cda6e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815cda718 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cda750 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cda788 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cda7c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cda7f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cda830 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cda868 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cda8a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cda8d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cda910 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cda948 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cda980 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cda9b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cda9f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cdaa28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815cdaa60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815cd02a0_0 .var "ID_INST", 31 0;
v0000023815ccfc60_0 .var "ID_PC", 31 0;
v0000023815ce9910_0 .var "ID_opcode", 11 0;
v0000023815ce7ed0_0 .var "ID_rd_ind", 4 0;
v0000023815ce9cd0_0 .var "ID_rs1_ind", 4 0;
v0000023815ce81f0_0 .var "ID_rs2_ind", 4 0;
v0000023815ce7f70_0 .net "IF_FLUSH", 0 0, v0000023815ccc920_0;  alias, 1 drivers
v0000023815ce9550_0 .net "IF_INST", 31 0, L_0000023815cf55a0;  alias, 1 drivers
v0000023815ce85b0_0 .net "IF_PC", 31 0, v0000023815ce9a50_0;  alias, 1 drivers
v0000023815ce92d0_0 .net "clk", 0 0, L_0000023815cf6b80;  1 drivers
v0000023815ce8970_0 .net "if_id_Write", 0 0, v0000023815ccb340_0;  alias, 1 drivers
v0000023815ce9730_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c3a0a0 .event posedge, v0000023815cb5560_0, v0000023815ce92d0_0;
S_0000023815cc0d70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000023815ce4af0_0 .net "EX1_PFC", 31 0, L_0000023815cf0c10;  alias, 1 drivers
v0000023815ce45f0_0 .net "EX2_PFC", 31 0, v0000023815cc4460_0;  alias, 1 drivers
v0000023815ce3c90_0 .net "ID_PFC", 31 0, L_0000023815ced8d0;  alias, 1 drivers
v0000023815ce3dd0_0 .net "PC_src", 2 0, L_0000023815ced6f0;  alias, 1 drivers
v0000023815ce40f0_0 .net "PC_write", 0 0, v0000023815ccce20_0;  alias, 1 drivers
L_0000023815d10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023815ce36f0_0 .net/2u *"_ivl_0", 31 0, L_0000023815d10088;  1 drivers
v0000023815ce2ed0_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ce3e70_0 .net "inst", 31 0, L_0000023815cf55a0;  alias, 1 drivers
v0000023815ce4050_0 .net "inst_mem_in", 31 0, v0000023815ce9a50_0;  alias, 1 drivers
v0000023815ce2bb0_0 .net "pc_reg_in", 31 0, L_0000023815cf5d80;  1 drivers
v0000023815ce5270_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
L_0000023815cee050 .arith/sum 32, v0000023815ce9a50_0, L_0000023815d10088;
S_0000023815cc0f00 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000023815cc0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000023815cf55a0 .functor BUFZ 32, L_0000023815cef450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815ce8a10_0 .net "Data_Out", 31 0, L_0000023815cf55a0;  alias, 1 drivers
v0000023815ce94b0 .array "InstMem", 2047 0, 31 0;
v0000023815ce95f0_0 .net *"_ivl_0", 31 0, L_0000023815cef450;  1 drivers
v0000023815ce9690_0 .net *"_ivl_3", 10 0, L_0000023815ced1f0;  1 drivers
v0000023815ce9d70_0 .net *"_ivl_4", 12 0, L_0000023815ced470;  1 drivers
L_0000023815d101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023815ce8fb0_0 .net *"_ivl_7", 1 0, L_0000023815d101a8;  1 drivers
v0000023815ce9230_0 .net "addr", 31 0, v0000023815ce9a50_0;  alias, 1 drivers
v0000023815ce8290_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ce8b50_0 .var/i "i", 31 0;
L_0000023815cef450 .array/port v0000023815ce94b0, L_0000023815ced470;
L_0000023815ced1f0 .part v0000023815ce9a50_0, 0, 11;
L_0000023815ced470 .concat [ 11 2 0 0], L_0000023815ced1f0, L_0000023815d101a8;
S_0000023815cc1220 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000023815cc0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000023815c3a120 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000023815ce8c90_0 .net "DataIn", 31 0, L_0000023815cf5d80;  alias, 1 drivers
v0000023815ce9a50_0 .var "DataOut", 31 0;
v0000023815ce8650_0 .net "PC_Write", 0 0, v0000023815ccce20_0;  alias, 1 drivers
v0000023815ce8bf0_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ce9370_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
S_0000023815cc08c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000023815cc0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000023815c3a7a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000023815c32720 .functor NOT 1, L_0000023815cf4ef0, C4<0>, C4<0>, C4<0>;
L_0000023815c32640 .functor NOT 1, L_0000023815cf4950, C4<0>, C4<0>, C4<0>;
L_0000023815c326b0 .functor AND 1, L_0000023815c32720, L_0000023815c32640, C4<1>, C4<1>;
L_0000023815bcec60 .functor NOT 1, L_0000023815cf48b0, C4<0>, C4<0>, C4<0>;
L_0000023815bce5d0 .functor AND 1, L_0000023815c326b0, L_0000023815bcec60, C4<1>, C4<1>;
L_0000023815bced40 .functor AND 32, L_0000023815cf4f90, L_0000023815cee050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815bcf050 .functor NOT 1, L_0000023815cf4a90, C4<0>, C4<0>, C4<0>;
L_0000023815cf72f0 .functor NOT 1, L_0000023815cf4b30, C4<0>, C4<0>, C4<0>;
L_0000023815cf73d0 .functor AND 1, L_0000023815bcf050, L_0000023815cf72f0, C4<1>, C4<1>;
L_0000023815cf71a0 .functor AND 1, L_0000023815cf73d0, L_0000023815cf4bd0, C4<1>, C4<1>;
L_0000023815cf70c0 .functor AND 32, L_0000023815cf4c70, L_0000023815ced8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf7130 .functor OR 32, L_0000023815bced40, L_0000023815cf70c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815cf7280 .functor NOT 1, L_0000023815cf4d10, C4<0>, C4<0>, C4<0>;
L_0000023815cf7210 .functor AND 1, L_0000023815cf7280, L_0000023815cf4db0, C4<1>, C4<1>;
L_0000023815cf7360 .functor NOT 1, L_0000023815cee690, C4<0>, C4<0>, C4<0>;
L_0000023815cf5c30 .functor AND 1, L_0000023815cf7210, L_0000023815cf7360, C4<1>, C4<1>;
L_0000023815cf64f0 .functor AND 32, L_0000023815ced790, v0000023815ce9a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf58b0 .functor OR 32, L_0000023815cf7130, L_0000023815cf64f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815cf5bc0 .functor NOT 1, L_0000023815ceee10, C4<0>, C4<0>, C4<0>;
L_0000023815cf6aa0 .functor AND 1, L_0000023815cf5bc0, L_0000023815ced150, C4<1>, C4<1>;
L_0000023815cf63a0 .functor AND 1, L_0000023815cf6aa0, L_0000023815cef130, C4<1>, C4<1>;
L_0000023815cf6480 .functor AND 32, L_0000023815ced3d0, L_0000023815cf0c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf7050 .functor OR 32, L_0000023815cf58b0, L_0000023815cf6480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023815cf5ca0 .functor NOT 1, L_0000023815cedc90, C4<0>, C4<0>, C4<0>;
L_0000023815cf5d10 .functor AND 1, L_0000023815cede70, L_0000023815cf5ca0, C4<1>, C4<1>;
L_0000023815cf6d40 .functor NOT 1, L_0000023815cee230, C4<0>, C4<0>, C4<0>;
L_0000023815cf66b0 .functor AND 1, L_0000023815cf5d10, L_0000023815cf6d40, C4<1>, C4<1>;
L_0000023815cf6790 .functor AND 32, L_0000023815cedd30, v0000023815cc4460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815cf5d80 .functor OR 32, L_0000023815cf7050, L_0000023815cf6790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815ce8dd0_0 .net *"_ivl_1", 0 0, L_0000023815cf4ef0;  1 drivers
v0000023815ce9050_0 .net *"_ivl_11", 0 0, L_0000023815cf48b0;  1 drivers
v0000023815ce9b90_0 .net *"_ivl_12", 0 0, L_0000023815bcec60;  1 drivers
v0000023815ce97d0_0 .net *"_ivl_14", 0 0, L_0000023815bce5d0;  1 drivers
v0000023815ce8010_0 .net *"_ivl_16", 31 0, L_0000023815cf4f90;  1 drivers
v0000023815ce7cf0_0 .net *"_ivl_18", 31 0, L_0000023815bced40;  1 drivers
v0000023815ce8510_0 .net *"_ivl_2", 0 0, L_0000023815c32720;  1 drivers
v0000023815ce99b0_0 .net *"_ivl_21", 0 0, L_0000023815cf4a90;  1 drivers
v0000023815ce80b0_0 .net *"_ivl_22", 0 0, L_0000023815bcf050;  1 drivers
v0000023815ce9410_0 .net *"_ivl_25", 0 0, L_0000023815cf4b30;  1 drivers
v0000023815ce8330_0 .net *"_ivl_26", 0 0, L_0000023815cf72f0;  1 drivers
v0000023815ce8150_0 .net *"_ivl_28", 0 0, L_0000023815cf73d0;  1 drivers
v0000023815ce86f0_0 .net *"_ivl_31", 0 0, L_0000023815cf4bd0;  1 drivers
v0000023815ce7e30_0 .net *"_ivl_32", 0 0, L_0000023815cf71a0;  1 drivers
v0000023815ce9870_0 .net *"_ivl_34", 31 0, L_0000023815cf4c70;  1 drivers
v0000023815ce9af0_0 .net *"_ivl_36", 31 0, L_0000023815cf70c0;  1 drivers
v0000023815ce90f0_0 .net *"_ivl_38", 31 0, L_0000023815cf7130;  1 drivers
v0000023815ce8e70_0 .net *"_ivl_41", 0 0, L_0000023815cf4d10;  1 drivers
v0000023815ce8470_0 .net *"_ivl_42", 0 0, L_0000023815cf7280;  1 drivers
v0000023815ce7c50_0 .net *"_ivl_45", 0 0, L_0000023815cf4db0;  1 drivers
v0000023815ce8790_0 .net *"_ivl_46", 0 0, L_0000023815cf7210;  1 drivers
v0000023815ce9c30_0 .net *"_ivl_49", 0 0, L_0000023815cee690;  1 drivers
v0000023815ce8830_0 .net *"_ivl_5", 0 0, L_0000023815cf4950;  1 drivers
v0000023815ce83d0_0 .net *"_ivl_50", 0 0, L_0000023815cf7360;  1 drivers
v0000023815ce88d0_0 .net *"_ivl_52", 0 0, L_0000023815cf5c30;  1 drivers
v0000023815ce9ff0_0 .net *"_ivl_54", 31 0, L_0000023815ced790;  1 drivers
v0000023815ce9190_0 .net *"_ivl_56", 31 0, L_0000023815cf64f0;  1 drivers
v0000023815ce8ab0_0 .net *"_ivl_58", 31 0, L_0000023815cf58b0;  1 drivers
v0000023815ce8f10_0 .net *"_ivl_6", 0 0, L_0000023815c32640;  1 drivers
v0000023815ce9e10_0 .net *"_ivl_61", 0 0, L_0000023815ceee10;  1 drivers
v0000023815ce9eb0_0 .net *"_ivl_62", 0 0, L_0000023815cf5bc0;  1 drivers
v0000023815ce9f50_0 .net *"_ivl_65", 0 0, L_0000023815ced150;  1 drivers
v0000023815ce7b10_0 .net *"_ivl_66", 0 0, L_0000023815cf6aa0;  1 drivers
v0000023815cea090_0 .net *"_ivl_69", 0 0, L_0000023815cef130;  1 drivers
v0000023815cea130_0 .net *"_ivl_70", 0 0, L_0000023815cf63a0;  1 drivers
v0000023815cea1d0_0 .net *"_ivl_72", 31 0, L_0000023815ced3d0;  1 drivers
v0000023815cea270_0 .net *"_ivl_74", 31 0, L_0000023815cf6480;  1 drivers
v0000023815ce7bb0_0 .net *"_ivl_76", 31 0, L_0000023815cf7050;  1 drivers
v0000023815ce7d90_0 .net *"_ivl_79", 0 0, L_0000023815cede70;  1 drivers
v0000023815cea310_0 .net *"_ivl_8", 0 0, L_0000023815c326b0;  1 drivers
v0000023815cea590_0 .net *"_ivl_81", 0 0, L_0000023815cedc90;  1 drivers
v0000023815cea450_0 .net *"_ivl_82", 0 0, L_0000023815cf5ca0;  1 drivers
v0000023815cea4f0_0 .net *"_ivl_84", 0 0, L_0000023815cf5d10;  1 drivers
v0000023815cea630_0 .net *"_ivl_87", 0 0, L_0000023815cee230;  1 drivers
v0000023815cea6d0_0 .net *"_ivl_88", 0 0, L_0000023815cf6d40;  1 drivers
v0000023815cea3b0_0 .net *"_ivl_90", 0 0, L_0000023815cf66b0;  1 drivers
v0000023815cea810_0 .net *"_ivl_92", 31 0, L_0000023815cedd30;  1 drivers
v0000023815cea950_0 .net *"_ivl_94", 31 0, L_0000023815cf6790;  1 drivers
v0000023815cea770_0 .net "ina", 31 0, L_0000023815cee050;  1 drivers
v0000023815cea8b0_0 .net "inb", 31 0, L_0000023815ced8d0;  alias, 1 drivers
v0000023815cea9f0_0 .net "inc", 31 0, v0000023815ce9a50_0;  alias, 1 drivers
v0000023815ce2e30_0 .net "ind", 31 0, L_0000023815cf0c10;  alias, 1 drivers
v0000023815ce44b0_0 .net "ine", 31 0, v0000023815cc4460_0;  alias, 1 drivers
L_0000023815d100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ce3290_0 .net "inf", 31 0, L_0000023815d100d0;  1 drivers
L_0000023815d10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ce33d0_0 .net "ing", 31 0, L_0000023815d10118;  1 drivers
L_0000023815d10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023815ce4ff0_0 .net "inh", 31 0, L_0000023815d10160;  1 drivers
v0000023815ce51d0_0 .net "out", 31 0, L_0000023815cf5d80;  alias, 1 drivers
v0000023815ce42d0_0 .net "sel", 2 0, L_0000023815ced6f0;  alias, 1 drivers
L_0000023815cf4ef0 .part L_0000023815ced6f0, 2, 1;
L_0000023815cf4950 .part L_0000023815ced6f0, 1, 1;
L_0000023815cf48b0 .part L_0000023815ced6f0, 0, 1;
LS_0000023815cf4f90_0_0 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_4 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_8 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_12 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_16 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_20 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_24 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_0_28 .concat [ 1 1 1 1], L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0, L_0000023815bce5d0;
LS_0000023815cf4f90_1_0 .concat [ 4 4 4 4], LS_0000023815cf4f90_0_0, LS_0000023815cf4f90_0_4, LS_0000023815cf4f90_0_8, LS_0000023815cf4f90_0_12;
LS_0000023815cf4f90_1_4 .concat [ 4 4 4 4], LS_0000023815cf4f90_0_16, LS_0000023815cf4f90_0_20, LS_0000023815cf4f90_0_24, LS_0000023815cf4f90_0_28;
L_0000023815cf4f90 .concat [ 16 16 0 0], LS_0000023815cf4f90_1_0, LS_0000023815cf4f90_1_4;
L_0000023815cf4a90 .part L_0000023815ced6f0, 2, 1;
L_0000023815cf4b30 .part L_0000023815ced6f0, 1, 1;
L_0000023815cf4bd0 .part L_0000023815ced6f0, 0, 1;
LS_0000023815cf4c70_0_0 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_4 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_8 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_12 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_16 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_20 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_24 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_0_28 .concat [ 1 1 1 1], L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0, L_0000023815cf71a0;
LS_0000023815cf4c70_1_0 .concat [ 4 4 4 4], LS_0000023815cf4c70_0_0, LS_0000023815cf4c70_0_4, LS_0000023815cf4c70_0_8, LS_0000023815cf4c70_0_12;
LS_0000023815cf4c70_1_4 .concat [ 4 4 4 4], LS_0000023815cf4c70_0_16, LS_0000023815cf4c70_0_20, LS_0000023815cf4c70_0_24, LS_0000023815cf4c70_0_28;
L_0000023815cf4c70 .concat [ 16 16 0 0], LS_0000023815cf4c70_1_0, LS_0000023815cf4c70_1_4;
L_0000023815cf4d10 .part L_0000023815ced6f0, 2, 1;
L_0000023815cf4db0 .part L_0000023815ced6f0, 1, 1;
L_0000023815cee690 .part L_0000023815ced6f0, 0, 1;
LS_0000023815ced790_0_0 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_4 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_8 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_12 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_16 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_20 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_24 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_0_28 .concat [ 1 1 1 1], L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30, L_0000023815cf5c30;
LS_0000023815ced790_1_0 .concat [ 4 4 4 4], LS_0000023815ced790_0_0, LS_0000023815ced790_0_4, LS_0000023815ced790_0_8, LS_0000023815ced790_0_12;
LS_0000023815ced790_1_4 .concat [ 4 4 4 4], LS_0000023815ced790_0_16, LS_0000023815ced790_0_20, LS_0000023815ced790_0_24, LS_0000023815ced790_0_28;
L_0000023815ced790 .concat [ 16 16 0 0], LS_0000023815ced790_1_0, LS_0000023815ced790_1_4;
L_0000023815ceee10 .part L_0000023815ced6f0, 2, 1;
L_0000023815ced150 .part L_0000023815ced6f0, 1, 1;
L_0000023815cef130 .part L_0000023815ced6f0, 0, 1;
LS_0000023815ced3d0_0_0 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_4 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_8 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_12 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_16 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_20 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_24 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_0_28 .concat [ 1 1 1 1], L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0, L_0000023815cf63a0;
LS_0000023815ced3d0_1_0 .concat [ 4 4 4 4], LS_0000023815ced3d0_0_0, LS_0000023815ced3d0_0_4, LS_0000023815ced3d0_0_8, LS_0000023815ced3d0_0_12;
LS_0000023815ced3d0_1_4 .concat [ 4 4 4 4], LS_0000023815ced3d0_0_16, LS_0000023815ced3d0_0_20, LS_0000023815ced3d0_0_24, LS_0000023815ced3d0_0_28;
L_0000023815ced3d0 .concat [ 16 16 0 0], LS_0000023815ced3d0_1_0, LS_0000023815ced3d0_1_4;
L_0000023815cede70 .part L_0000023815ced6f0, 2, 1;
L_0000023815cedc90 .part L_0000023815ced6f0, 1, 1;
L_0000023815cee230 .part L_0000023815ced6f0, 0, 1;
LS_0000023815cedd30_0_0 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_4 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_8 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_12 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_16 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_20 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_24 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_0_28 .concat [ 1 1 1 1], L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0, L_0000023815cf66b0;
LS_0000023815cedd30_1_0 .concat [ 4 4 4 4], LS_0000023815cedd30_0_0, LS_0000023815cedd30_0_4, LS_0000023815cedd30_0_8, LS_0000023815cedd30_0_12;
LS_0000023815cedd30_1_4 .concat [ 4 4 4 4], LS_0000023815cedd30_0_16, LS_0000023815cedd30_0_20, LS_0000023815cedd30_0_24, LS_0000023815cedd30_0_28;
L_0000023815cedd30 .concat [ 16 16 0 0], LS_0000023815cedd30_1_0, LS_0000023815cedd30_1_4;
S_0000023815cc0280 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000023815ce3f10_0 .net "Write_Data", 31 0, v0000023815cb5f60_0;  alias, 1 drivers
v0000023815ce4230_0 .net "addr", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815ce4690_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ce3bf0_0 .net "mem_out", 31 0, v0000023815ce4550_0;  alias, 1 drivers
v0000023815ce3010_0 .net "mem_read", 0 0, v0000023815cb57e0_0;  alias, 1 drivers
v0000023815ce4cd0_0 .net "mem_write", 0 0, v0000023815cb4fc0_0;  alias, 1 drivers
S_0000023815cc05a0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000023815cc0280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000023815ce3d30 .array "DataMem", 2047 0, 31 0;
v0000023815ce4e10_0 .net "Data_In", 31 0, v0000023815cb5f60_0;  alias, 1 drivers
v0000023815ce4550_0 .var "Data_Out", 31 0;
v0000023815ce3830_0 .net "Write_en", 0 0, v0000023815cb4fc0_0;  alias, 1 drivers
v0000023815ce3470_0 .net "addr", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815ce5090_0 .net "clk", 0 0, L_0000023815c30d50;  alias, 1 drivers
v0000023815ce2f70_0 .var/i "i", 31 0;
S_0000023815cc16d0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000023815cecad0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023815cecb08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023815cecb40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023815cecb78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023815cecbb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023815cecbe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023815cecc20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023815cecc58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023815cecc90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023815ceccc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023815cecd00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023815cecd38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023815cecd70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023815cecda8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023815cecde0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023815cece18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023815cece50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023815cece88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023815cecec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023815cecef8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023815cecf30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023815cecf68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023815cecfa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023815cecfd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023815ced010 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023815ce3510_0 .net "MEM_ALU_OUT", 31 0, v0000023815cb4a20_0;  alias, 1 drivers
v0000023815ce4410_0 .net "MEM_Data_mem_out", 31 0, v0000023815ce4550_0;  alias, 1 drivers
v0000023815ce4730_0 .net "MEM_memread", 0 0, v0000023815cb57e0_0;  alias, 1 drivers
v0000023815ce35b0_0 .net "MEM_opcode", 11 0, v0000023815cb4ac0_0;  alias, 1 drivers
v0000023815ce30b0_0 .net "MEM_rd_ind", 4 0, v0000023815cb4f20_0;  alias, 1 drivers
v0000023815ce47d0_0 .net "MEM_rd_indzero", 0 0, v0000023815cb5ec0_0;  alias, 1 drivers
v0000023815ce4d70_0 .net "MEM_regwrite", 0 0, v0000023815cb56a0_0;  alias, 1 drivers
v0000023815ce4870_0 .var "WB_ALU_OUT", 31 0;
v0000023815ce3330_0 .var "WB_Data_mem_out", 31 0;
v0000023815ce3650_0 .var "WB_memread", 0 0;
v0000023815ce4190_0 .var "WB_rd_ind", 4 0;
v0000023815ce4370_0 .var "WB_rd_indzero", 0 0;
v0000023815ce4910_0 .var "WB_regwrite", 0 0;
v0000023815ce49b0_0 .net "clk", 0 0, L_0000023815d5c380;  1 drivers
v0000023815ce4a50_0 .var "hlt", 0 0;
v0000023815ce4b90_0 .net "rst", 0 0, v0000023815cf2150_0;  alias, 1 drivers
E_0000023815c39960 .event posedge, v0000023815cb5560_0, v0000023815ce49b0_0;
S_0000023815cbfab0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000023815a0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000023815d5c5b0 .functor AND 32, v0000023815ce3330_0, L_0000023815d66640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d5c620 .functor NOT 1, v0000023815ce3650_0, C4<0>, C4<0>, C4<0>;
L_0000023815d5c690 .functor AND 32, v0000023815ce4870_0, L_0000023815d660a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023815d7c290 .functor OR 32, L_0000023815d5c5b0, L_0000023815d5c690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023815ce3150_0 .net "Write_Data_RegFile", 31 0, L_0000023815d7c290;  alias, 1 drivers
v0000023815ce2c50_0 .net *"_ivl_0", 31 0, L_0000023815d66640;  1 drivers
v0000023815ce4c30_0 .net *"_ivl_2", 31 0, L_0000023815d5c5b0;  1 drivers
v0000023815ce3fb0_0 .net *"_ivl_4", 0 0, L_0000023815d5c620;  1 drivers
v0000023815ce2d90_0 .net *"_ivl_6", 31 0, L_0000023815d660a0;  1 drivers
v0000023815ce4eb0_0 .net *"_ivl_8", 31 0, L_0000023815d5c690;  1 drivers
v0000023815ce4f50_0 .net "alu_out", 31 0, v0000023815ce4870_0;  alias, 1 drivers
v0000023815ce3790_0 .net "mem_out", 31 0, v0000023815ce3330_0;  alias, 1 drivers
v0000023815ce31f0_0 .net "mem_read", 0 0, v0000023815ce3650_0;  alias, 1 drivers
LS_0000023815d66640_0_0 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_4 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_8 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_12 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_16 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_20 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_24 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_0_28 .concat [ 1 1 1 1], v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0, v0000023815ce3650_0;
LS_0000023815d66640_1_0 .concat [ 4 4 4 4], LS_0000023815d66640_0_0, LS_0000023815d66640_0_4, LS_0000023815d66640_0_8, LS_0000023815d66640_0_12;
LS_0000023815d66640_1_4 .concat [ 4 4 4 4], LS_0000023815d66640_0_16, LS_0000023815d66640_0_20, LS_0000023815d66640_0_24, LS_0000023815d66640_0_28;
L_0000023815d66640 .concat [ 16 16 0 0], LS_0000023815d66640_1_0, LS_0000023815d66640_1_4;
LS_0000023815d660a0_0_0 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_4 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_8 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_12 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_16 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_20 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_24 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_0_28 .concat [ 1 1 1 1], L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620, L_0000023815d5c620;
LS_0000023815d660a0_1_0 .concat [ 4 4 4 4], LS_0000023815d660a0_0_0, LS_0000023815d660a0_0_4, LS_0000023815d660a0_0_8, LS_0000023815d660a0_0_12;
LS_0000023815d660a0_1_4 .concat [ 4 4 4 4], LS_0000023815d660a0_0_16, LS_0000023815d660a0_0_20, LS_0000023815d660a0_0_24, LS_0000023815d660a0_0_28;
L_0000023815d660a0 .concat [ 16 16 0 0], LS_0000023815d660a0_1_0, LS_0000023815d660a0_1_4;
    .scope S_0000023815cc1220;
T_0 ;
    %wait E_0000023815c3a760;
    %load/vec4 v0000023815ce9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023815ce9a50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023815ce8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023815ce8c90_0;
    %assign/vec4 v0000023815ce9a50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023815cc0f00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815ce8b50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023815ce8b50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023815ce8b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %load/vec4 v0000023815ce8b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023815ce8b50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce94b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000023815cc0be0;
T_2 ;
    %wait E_0000023815c3a0a0;
    %load/vec4 v0000023815ce9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000023815ccfc60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cd02a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce7ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce81f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce9cd0_0, 0;
    %assign/vec4 v0000023815ce9910_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023815ce8970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000023815ce7f70_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000023815ccfc60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cd02a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce7ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce81f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce9cd0_0, 0;
    %assign/vec4 v0000023815ce9910_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000023815ce8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000023815ce9550_0;
    %assign/vec4 v0000023815cd02a0_0, 0;
    %load/vec4 v0000023815ce85b0_0;
    %assign/vec4 v0000023815ccfc60_0, 0;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000023815ce81f0_0, 0;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023815ce9910_0, 4, 5;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023815ce9910_0, 4, 5;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000023815ce9550_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000023815ce9cd0_0, 0;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000023815ce7ed0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000023815ce7ed0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000023815ce9550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000023815ce7ed0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023815cc1090;
T_3 ;
    %wait E_0000023815c3a760;
    %load/vec4 v0000023815ccfb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815cce360_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023815cce360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023815cce360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815cce900, 0, 4;
    %load/vec4 v0000023815cce360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023815cce360_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023815cce180_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000023815ccd780_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000023815ccf6c0_0;
    %load/vec4 v0000023815cce180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815cce900, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815cce900, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023815cc1090;
T_4 ;
    %wait E_0000023815c3a060;
    %load/vec4 v0000023815cce180_0;
    %load/vec4 v0000023815cce4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000023815cce180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000023815ccd780_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023815ccf6c0_0;
    %assign/vec4 v0000023815ccee00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023815cce4a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023815cce900, 4;
    %assign/vec4 v0000023815ccee00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023815cc1090;
T_5 ;
    %wait E_0000023815c3a060;
    %load/vec4 v0000023815cce180_0;
    %load/vec4 v0000023815cce9a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000023815cce180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000023815ccd780_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000023815ccf6c0_0;
    %assign/vec4 v0000023815ccde60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023815cce9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023815cce900, 4;
    %assign/vec4 v0000023815ccde60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023815cc1090;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000023815cc0730;
    %jmp t_0;
    .scope S_0000023815cc0730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815cce2c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023815cce2c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000023815cce2c0_0;
    %ix/getv/s 4, v0000023815cce2c0_0;
    %load/vec4a v0000023815cce900, 4;
    %ix/getv/s 4, v0000023815cce2c0_0;
    %load/vec4a v0000023815cce900, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023815cce2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023815cce2c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000023815cc1090;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000023815cbff60;
T_7 ;
    %wait E_0000023815c3a020;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815ccd3c0_0, 0, 32;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023815ccac60_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023815ccd3c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023815ccac60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023815ccd3c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815ccad00_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000023815ccac60_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000023815ccac60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023815ccd3c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023815cc00f0;
T_8 ;
    %wait E_0000023815c3a760;
    %load/vec4 v0000023815cc9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023815cc9e00_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023815cc9e00_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000023815cc9d60_0;
    %load/vec4 v0000023815cc9040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023815cc9d60_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023815cc00f0;
T_9 ;
    %wait E_0000023815c3a760;
    %load/vec4 v0000023815cc9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cca3a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023815cca440_0;
    %assign/vec4 v0000023815cca3a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023815cc0410;
T_10 ;
    %wait E_0000023815c3a560;
    %load/vec4 v0000023815cccf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccb340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccc920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccab20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815cc8640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023815cca580_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000023815cca620_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000023815cc86e0_0;
    %load/vec4 v0000023815cc9540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000023815cc9900_0;
    %load/vec4 v0000023815cc9540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000023815cca800_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000023815cc85a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000023815cc86e0_0;
    %load/vec4 v0000023815cca9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000023815cc9900_0;
    %load/vec4 v0000023815cca9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccb340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccc920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cc8640_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023815ccabc0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccb340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccc920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cc8640_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023815ccb340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccc920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815ccab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cc8640_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023815cbfdd0;
T_11 ;
    %wait E_0000023815c393e0;
    %load/vec4 v0000023815cc1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000023815cc1da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc2ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc19e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc1d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc34c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc3600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc3560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc36a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc2700_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc25c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc2d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc2ca0_0, 0;
    %assign/vec4 v0000023815cc1bc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023815cc3d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000023815cc3060_0;
    %assign/vec4 v0000023815cc1bc0_0, 0;
    %load/vec4 v0000023815cc1e40_0;
    %assign/vec4 v0000023815cc2ca0_0, 0;
    %load/vec4 v0000023815cc3f60_0;
    %assign/vec4 v0000023815cc2d40_0, 0;
    %load/vec4 v0000023815cc3e20_0;
    %assign/vec4 v0000023815cc25c0_0, 0;
    %load/vec4 v0000023815cc2a20_0;
    %assign/vec4 v0000023815cc2700_0, 0;
    %load/vec4 v0000023815cc3a60_0;
    %assign/vec4 v0000023815cc3c40_0, 0;
    %load/vec4 v0000023815cc3b00_0;
    %assign/vec4 v0000023815cc3740_0, 0;
    %load/vec4 v0000023815cc3ec0_0;
    %assign/vec4 v0000023815cc36a0_0, 0;
    %load/vec4 v0000023815cc3920_0;
    %assign/vec4 v0000023815cc3560_0, 0;
    %load/vec4 v0000023815cc31a0_0;
    %assign/vec4 v0000023815cc3600_0, 0;
    %load/vec4 v0000023815cc2b60_0;
    %assign/vec4 v0000023815cc3100_0, 0;
    %load/vec4 v0000023815cc39c0_0;
    %assign/vec4 v0000023815cc2f20_0, 0;
    %load/vec4 v0000023815cc22a0_0;
    %assign/vec4 v0000023815cc34c0_0, 0;
    %load/vec4 v0000023815cc2c00_0;
    %assign/vec4 v0000023815cc2340_0, 0;
    %load/vec4 v0000023815cc1b20_0;
    %assign/vec4 v0000023815cc1d00_0, 0;
    %load/vec4 v0000023815cc3ce0_0;
    %assign/vec4 v0000023815cc2840_0, 0;
    %load/vec4 v0000023815cc2e80_0;
    %assign/vec4 v0000023815cc19e0_0, 0;
    %load/vec4 v0000023815cc2de0_0;
    %assign/vec4 v0000023815cc2ac0_0, 0;
    %load/vec4 v0000023815cc1940_0;
    %assign/vec4 v0000023815cc1da0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000023815cc1da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc2ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc19e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc1d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc34c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc2f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc3600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc3560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc36a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc3c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc2700_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc25c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc2d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc2ca0_0, 0;
    %assign/vec4 v0000023815cc1bc0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023815cc13b0;
T_12 ;
    %wait E_0000023815c39920;
    %load/vec4 v0000023815cc9860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023815cc55e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5680_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc5360_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc5540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc57c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc4820_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023815cc46e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc48c0_0, 0;
    %assign/vec4 v0000023815cc4fa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023815cc8aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000023815cc2020_0;
    %assign/vec4 v0000023815cc4fa0_0, 0;
    %load/vec4 v0000023815cc20c0_0;
    %assign/vec4 v0000023815cc48c0_0, 0;
    %load/vec4 v0000023815cc50e0_0;
    %assign/vec4 v0000023815cc46e0_0, 0;
    %load/vec4 v0000023815cc43c0_0;
    %assign/vec4 v0000023815cc4820_0, 0;
    %load/vec4 v0000023815cc4aa0_0;
    %assign/vec4 v0000023815cc57c0_0, 0;
    %load/vec4 v0000023815cc4280_0;
    %assign/vec4 v0000023815cc5540_0, 0;
    %load/vec4 v0000023815cc2160_0;
    %assign/vec4 v0000023815cc5360_0, 0;
    %load/vec4 v0000023815cc4a00_0;
    %assign/vec4 v0000023815cc4780_0, 0;
    %load/vec4 v0000023815cc4640_0;
    %assign/vec4 v0000023815cc4140_0, 0;
    %load/vec4 v0000023815cc4d20_0;
    %assign/vec4 v0000023815cc5680_0, 0;
    %load/vec4 v0000023815cc5180_0;
    %assign/vec4 v0000023815cc5040_0, 0;
    %load/vec4 v0000023815cc52c0_0;
    %assign/vec4 v0000023815cc4e60_0, 0;
    %load/vec4 v0000023815cc41e0_0;
    %assign/vec4 v0000023815cc4f00_0, 0;
    %load/vec4 v0000023815cc4c80_0;
    %assign/vec4 v0000023815cc4dc0_0, 0;
    %load/vec4 v0000023815cc4320_0;
    %assign/vec4 v0000023815cc4be0_0, 0;
    %load/vec4 v0000023815cc5220_0;
    %assign/vec4 v0000023815cc5400_0, 0;
    %load/vec4 v0000023815cc5720_0;
    %assign/vec4 v0000023815cc4b40_0, 0;
    %load/vec4 v0000023815cc54a0_0;
    %assign/vec4 v0000023815cc45a0_0, 0;
    %load/vec4 v0000023815cc23e0_0;
    %assign/vec4 v0000023815cc4500_0, 0;
    %load/vec4 v0000023815cc2200_0;
    %assign/vec4 v0000023815cc4460_0, 0;
    %load/vec4 v0000023815cc4960_0;
    %assign/vec4 v0000023815cc55e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023815cc55e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc45a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc4e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cc5680_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc4780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc5360_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc5540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc57c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cc4820_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023815cc46e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cc48c0_0, 0;
    %assign/vec4 v0000023815cc4fa0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023815a78450;
T_13 ;
    %wait E_0000023815c38ba0;
    %load/vec4 v0000023815cb6e10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023815cb6d70_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023815a782c0;
T_14 ;
    %wait E_0000023815c39560;
    %load/vec4 v0000023815cb71d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000023815cb8850_0;
    %pad/u 33;
    %load/vec4 v0000023815cb6a50_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000023815cb6370_0, 0;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000023815cb6a50_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000023815cb60f0_0;
    %load/vec4 v0000023815cb6a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023815cb8850_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000023815cb6a50_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000023815cb6a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %load/vec4 v0000023815cb8850_0;
    %ix/getv 4, v0000023815cb6a50_0;
    %shiftl 4;
    %assign/vec4 v0000023815cb6370_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000023815cb6a50_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000023815cb60f0_0;
    %load/vec4 v0000023815cb6a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023815cb8850_0;
    %load/vec4 v0000023815cb6a50_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000023815cb6a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %load/vec4 v0000023815cb8850_0;
    %ix/getv 4, v0000023815cb6a50_0;
    %shiftr 4;
    %assign/vec4 v0000023815cb6370_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %load/vec4 v0000023815cb8850_0;
    %load/vec4 v0000023815cb6a50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000023815cb6370_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023815cb60f0_0, 0;
    %load/vec4 v0000023815cb6a50_0;
    %load/vec4 v0000023815cb8850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000023815cb6370_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023815a79b60;
T_15 ;
    %wait E_0000023815c38e60;
    %load/vec4 v0000023815cb5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000023815cb5ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cb56a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cb4fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815cb57e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023815cb4ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815cb4f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815cb5f60_0, 0;
    %assign/vec4 v0000023815cb4a20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023815bd7af0_0;
    %assign/vec4 v0000023815cb4a20_0, 0;
    %load/vec4 v0000023815cb52e0_0;
    %assign/vec4 v0000023815cb5f60_0, 0;
    %load/vec4 v0000023815cb4980_0;
    %assign/vec4 v0000023815cb4f20_0, 0;
    %load/vec4 v0000023815bc1110_0;
    %assign/vec4 v0000023815cb4ac0_0, 0;
    %load/vec4 v0000023815bd6d30_0;
    %assign/vec4 v0000023815cb57e0_0, 0;
    %load/vec4 v0000023815bc05d0_0;
    %assign/vec4 v0000023815cb4fc0_0, 0;
    %load/vec4 v0000023815cb5740_0;
    %assign/vec4 v0000023815cb56a0_0, 0;
    %load/vec4 v0000023815cb5880_0;
    %assign/vec4 v0000023815cb5ec0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023815cc05a0;
T_16 ;
    %wait E_0000023815c3a060;
    %load/vec4 v0000023815ce3830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023815ce4e10_0;
    %load/vec4 v0000023815ce3470_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023815cc05a0;
T_17 ;
    %wait E_0000023815c3a060;
    %load/vec4 v0000023815ce3470_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000023815ce3d30, 4;
    %assign/vec4 v0000023815ce4550_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023815cc05a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815ce2f70_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000023815ce2f70_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023815ce2f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %load/vec4 v0000023815ce2f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023815ce2f70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023815ce3d30, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000023815cc05a0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023815ce2f70_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000023815ce2f70_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000023815ce2f70_0;
    %load/vec4a v0000023815ce3d30, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000023815ce2f70_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023815ce2f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023815ce2f70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000023815cc16d0;
T_20 ;
    %wait E_0000023815c39960;
    %load/vec4 v0000023815ce4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000023815ce4370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815ce4a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815ce4910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023815ce3650_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023815ce4190_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023815ce3330_0, 0;
    %assign/vec4 v0000023815ce4870_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000023815ce3510_0;
    %assign/vec4 v0000023815ce4870_0, 0;
    %load/vec4 v0000023815ce4410_0;
    %assign/vec4 v0000023815ce3330_0, 0;
    %load/vec4 v0000023815ce4730_0;
    %assign/vec4 v0000023815ce3650_0, 0;
    %load/vec4 v0000023815ce30b0_0;
    %assign/vec4 v0000023815ce4190_0, 0;
    %load/vec4 v0000023815ce4d70_0;
    %assign/vec4 v0000023815ce4910_0, 0;
    %load/vec4 v0000023815ce47d0_0;
    %assign/vec4 v0000023815ce4370_0, 0;
    %load/vec4 v0000023815ce35b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000023815ce4a50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000023815a0d800;
T_21 ;
    %wait E_0000023815c38920;
    %load/vec4 v0000023815cf4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023815cf2470_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000023815cf2470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023815cf2470_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023815a8a010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023815cf4810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023815cf2150_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000023815a8a010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000023815cf4810_0;
    %inv;
    %assign/vec4 v0000023815cf4810_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023815a8a010;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023815cf2150_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023815cf2150_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000023815cf4630_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
