
synpwrap -msg -prj "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_synplify.tcl" -log "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.0.99.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.srf
#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ALEV7

# Thu Oct 12 07:17:03 2017

#Implementation: PSaturn_MachXO2_DOGM132_Top

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v" (library work)
@I:"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_defs.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v" (library work)
@I::"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\mcrom.v" (library work)
Verilog syntax check successful!
File C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v changed - recompiling
Selecting top level module PSaturn_MachXO2_DOGM132
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1793:7:1793:10|Synthesizing module OSCH in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":8:7:8:21|Synthesizing module display_dogm132 in library work.

@W: CG532 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":205:0:205:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":233:0:233:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":90:0:90:5|Found RAM lcdrame, depth=1024, width=8
@N: CL134 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":90:0:90:5|Found RAM lcdramo, depth=1024, width=8
@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":413:7:413:23|Synthesizing module saturn_predecoder in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":17:7:17:27|Synthesizing module saturn_bus_controller in library work.

@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":26:24:26:33|Removing wire bus_data_o, as there is no assignment to it.
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1291:7:1291:11|Synthesizing module DP8KC in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1120:7:1120:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1124:7:1124:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\mcrom.v":8:7:8:11|Synthesizing module mcrom in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":1467:7:1467:22|Synthesizing module saturn_microcode in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":791:7:791:32|Synthesizing module saturn_trace_field_decoder in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":810:7:810:22|Synthesizing module saturn_trace_dis in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":705:7:705:26|Synthesizing module saturn_field_decoder in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":12:7:12:30|Synthesizing module saturn_decoder_sequencer in library work.

@N: CG793 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":446:28:446:35|Ignoring system task $display
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":49:25:49:30|Removing wire addr_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":58:25:58:33|Removing wire load_pc_o, as there is no assignment to it.
@W: CG133 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":152:4:152:14|Object trace_start is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":189:17:189:19|Removing instance dis because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":763:7:763:19|Synthesizing module saturn_addbcd in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":584:7:584:21|Synthesizing module saturn_addbcd64 in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":786:7:786:19|Synthesizing module saturn_subbcd in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":674:7:674:21|Synthesizing module saturn_subbcd64 in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":808:7:808:20|Synthesizing module saturn_compare in library work.

@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":8:7:8:17|Synthesizing module saturn_alru in library work.

@N: CG793 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":383:12:383:19|Ignoring system task $display
@W: CG532 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":542:0:542:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":380:0:380:5|Pruning unused register HS[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":11:7:11:17|Synthesizing module saturn_core in library work.

@W: CS263 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":114:41:114:59|Port-width mismatch for port data_data_in. The port definition is 76 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":170:12:170:15|Input CONFIG_in on instance alru is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":170:12:170:15|Input addr_in on instance alru is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":170:12:170:15|Input dp_sel_in on instance alru is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":15:24:15:32|Removing wire irq_ack_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":16:24:16:31|Removing wire irq_en_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":25:24:25:30|Removing wire oport_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":36:12:36:19|Removing wire bus_addr, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":37:5:37:12|Removing wire bus_rd_n, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":38:5:38:12|Removing wire bus_we_n, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":39:12:39:28|Removing wire bus_data_from_mem, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":40:12:40:26|Removing wire bus_data_to_mem, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":52:11:52:19|Removing wire data_size, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":87:13:87:18|Removing wire bus_IN, as there is no assignment to it.
@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":144:7:144:15|Synthesizing module async_rom in library work.

@W: CG532 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":156:0:156:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":155:8:155:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":9:7:9:29|Synthesizing module PSaturn_MachXO2_DOGM132 in library work.

@W: CG781 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":119:12:119:15|Input irq_in on instance core is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":119:12:119:15|Input iport_in on instance core is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":15:24:15:27|Removing wire oe_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":16:24:16:27|Removing wire we_o, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":31:39:31:51|Removing wire data_from_ram, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":31:54:31:68|Removing wire data_from_ram2k, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":32:11:32:23|Removing wire data_from_ti1, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":32:26:32:38|Removing wire data_from_ti2, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":32:41:32:53|Removing wire data_from_ti3, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:9:33:14|Removing wire we_ti1, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:17:33:22|Removing wire we_ti2, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:25:33:30|Removing wire we_ti3, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:33:33:38|Removing wire oe_ti1, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:41:33:46|Removing wire oe_ti2, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":33:49:33:54|Removing wire oe_ti3, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":35:11:35:18|Removing wire lcd_addr, as there is no assignment to it.
@W: CG360 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":36:12:36:22|Removing wire data_to_lcd, as there is no assignment to it.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":15:24:15:27|*Output oe_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":16:24:16:27|*Output we_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":147:24:147:30|Input port bits 19 to 15 of addr_in[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":147:24:147:30|Input port bits 1 to 0 of addr_in[19:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\PSaturn_MachXO2_DOGM132.v":145:24:145:29|Input clk_in is unused.
@W: CL156 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":52:11:52:19|*Input data_size[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":87:13:87:18|*Input bus_IN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":15:24:15:32|*Output irq_ack_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":16:24:16:31|*Output irq_en_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":25:24:25:30|*Output oport_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":14:24:14:29|Input irq_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":23:24:23:33|Input mem_ack_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_core.v":26:24:26:31|Input iport_in is unused.
@W: CL246 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":18:24:18:33|Input port bits 5 to 3 of op2_reg_in[5:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":11:24:11:34|Input showregs_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":36:24:36:42|Input write_sticky_bit_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_alru.v":55:24:55:32|Input dp_sel_in is unused.
@N: CL201 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":421:0:421:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0111
   1000
   1001
   1010
@W: CL249 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":421:0:421:5|Initial value is not supported on state machine state
@N: CL189 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":421:0:421:5|Register bit irq_ack is always 0.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":49:25:49:30|*Output addr_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":58:25:58:33|*Output load_pc_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":15:25:15:30|Input irq_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":16:25:16:32|Input irqen_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":27:25:27:57|Input ibus_pre_fetched_opcode_length_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":815:21:815:23|Input op4 is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":816:21:816:23|Input op5 is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_decoder_sequencer.v":817:22:817:26|Input pc_in is unused.
@N: CL201 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":156:0:156:5|Trying to extract state machine for register bus_state.
@W: CL157 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":26:24:26:33|*Output bus_data_o has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":28:24:28:34|Inout bus_data_io is unused
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":34:24:34:40|Input ibus_fetch_ack_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":43:24:43:35|Input data_size_in is unused.
@N: CL159 :"C:\02_Elektronik\041_1LF2\10_Public\05_PSaturn\saturn_bus_ctrl.v":44:24:44:35|Input data_data_in is unused.
@N: CL189 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":90:0:90:5|Register bit lcd_page[2] is always 0.
@W: CL260 :"C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\02_Components\dogm132.v":90:0:90:5|Pruning register bit 2 of lcd_page[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 242MB peak: 405MB)

Process took 0h:00m:32s realtime, 0h:00m:32s cputime

Process completed successfully.
# Thu Oct 12 07:17:36 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 12 07:17:37 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:33s realtime, 0h:00m:32s cputime

Process completed successfully.
# Thu Oct 12 07:17:37 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\synwork\PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 12 07:17:38 2017

###########################################################]
# Thu Oct 12 07:17:38 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_scck.rpt 
Printing clock  summary report in "C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 116MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 116MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 123MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: FX469 :|Net un1[15] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[14] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[13] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[12] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[11] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[10] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[9] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[8] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_1 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_1 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_2 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_2 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_3 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_3 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_4 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_4 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_5 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_5 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_6 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_6 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_7 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_7 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_8 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_8 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_9 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_9 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_10 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_10 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":249:0:249:5|Removing sequential instance data_o[63:0] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[0] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[1] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[2] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[3] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[4] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[5] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[6] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[7] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[8] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[9] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[10] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Removing sequential instance OUTR[11] (in view: work.saturn_alru(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance write_sticky_bit (in view: work.saturn_decoder_sequencer(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance ibus_fetch_ack (in view: work.saturn_decoder_sequencer(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":156:0:156:5|Removing sequential instance bus_rd (in view: work.saturn_bus_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist PSaturn_MachXO2_DOGM132

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 153MB)



Clock Summary
*****************

Start                                             Requested     Requested     Clock        Clock                   Clock
Clock                                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     1497 
========================================================================================================================

@W: MT529 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Found inferred clock PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock which controls 1497 sequential elements including disp_ctrl.disp_sck. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

Encoding state machine state[8:0] (in view: work.saturn_decoder_sequencer(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0111 -> 000100000
   1000 -> 001000000
   1001 -> 010000000
   1010 -> 100000000
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[5] (in view: work.saturn_decoder_sequencer(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[4] (in view: work.saturn_decoder_sequencer(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[3] (in view: work.saturn_decoder_sequencer(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 67MB peak: 156MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 12 07:17:40 2017

###########################################################]
# Thu Oct 12 07:17:40 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)

@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_1 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_1 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_2 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_2 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_3 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_3 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_4 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_4 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_5 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_5 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_6 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_6 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_7 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_7 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_8 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_8 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_9 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_9 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.
@N: MO111 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":26:24:26:33|Tristate driver bus_data_o_10 (in view: work.saturn_bus_controller(verilog)) on net bus_data_o_10 (in view: work.saturn_bus_controller(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":149:8:149:11|ROM right_mask[14:1] (in view: work.saturn_alru(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":127:8:127:11|ROM left_mask[14:1] (in view: work.saturn_alru(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":149:8:149:11|ROM right_mask[14:1] (in view: work.saturn_alru(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":149:8:149:11|Found ROM .delname. (in view: work.saturn_alru(verilog)) with 16 words by 14 bits.
@W: FA239 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":127:8:127:11|ROM left_mask[14:1] (in view: work.saturn_alru(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":127:8:127:11|Found ROM .delname. (in view: work.saturn_alru(verilog)) with 16 words by 14 bits.
@N: FX493 |Applying initial value "00000000" on instance disp_ctrl.out_data[7:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance core.bus_ctrl.pre_fetched_opcode_addr[19:0].
@N: FX493 |Applying initial value "0000" on instance core.bus_ctrl.bus_state[3:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance core.bus_ctrl.saved_bus_addr[19:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000000000000000000000000000000000000000" on instance core.bus_ctrl.pre_fetched_opcode[83:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" on instance core.bus_ctrl.pre_fetch_buffer[95:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000000000000000000000" on instance core.bus_ctrl.read_data[63:0].
@N: FX493 |Applying initial value "00000" on instance core.bus_ctrl.pre_fetched_opcode_length[4:0].
@N: FX493 |Applying initial value "0000" on instance core.alru.P[3:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance core.alru.D1[19:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance core.alru.D0[19:0].
@N: FX493 |Applying initial value "0000000000000000" on instance core.alru.ST[15:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000000000000000000000" on instance core.alru.latched_src_reg[63:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000000000000000000000" on instance core.alru.latched_op2_reg[63:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 169MB)

@N: MO231 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Found counter in view:work.display_dogm132(verilog) instance state[5:0] 
Encoding state machine state[8:0] (in view: work.saturn_decoder_sequencer(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0111 -> 000100000
   1000 -> 001000000
   1001 -> 010000000
   1010 -> 100000000
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[5] (in view: work.saturn_decoder_sequencer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[4] (in view: work.saturn_decoder_sequencer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_decoder_sequencer.v":421:0:421:5|Removing sequential instance op2_reg_o[3] (in view: work.saturn_decoder_sequencer(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 171MB)


Finished factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 221MB peak: 221MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 204MB peak: 222MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 210MB peak: 256MB)

@N: FA113 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":779:27:779:73|Pipelining module a_plus_b_plus_c[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":249:0:249:5|Pushed in register latched_src_reg[63:0].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":249:0:249:5|Pushed in register latched_op2_reg[63:0].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_bus_ctrl.v":156:0:156:5|Pushed in register read_data[63:0].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register R\\\[2\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register R\\\[1\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register R\\\[4\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register ABCD\\\[0\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register R\\\[0\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register R\\\[3\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register ABCD\\\[1\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register ABCD\\\[2\\\].
@N: MF169 :"c:\02_elektronik\041_1lf2\10_public\05_psaturn\saturn_alru.v":380:0:380:5|Pushed in register ABCD\\\[3\\\].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 218MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 218MB peak: 256MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 216MB peak: 256MB)

@N: FX211 |Packed ROM rom.data_o_1_0[15:0] (13 input, 16 output) to Block SelectRAM 
@N: FO126 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Generating RAM disp_ctrl.lcdramo[7:0]
@N: FO126 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Generating RAM disp_ctrl.lcdrame[7:0]
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_0 because it is equivalent to instance disp_ctrl.lcdramo_ram. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_8 because it is equivalent to instance disp_ctrl.lcdramo_ram_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_12 because it is equivalent to instance disp_ctrl.lcdramo_ram_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_16 because it is equivalent to instance disp_ctrl.lcdramo_ram_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_18 because it is equivalent to instance disp_ctrl.lcdramo_ram_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_24 because it is equivalent to instance disp_ctrl.lcdramo_ram_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_110 because it is equivalent to instance disp_ctrl.lcdramo_ram_105. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_122 because it is equivalent to instance disp_ctrl.lcdramo_ram_117. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_134 because it is equivalent to instance disp_ctrl.lcdramo_ram_129. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\02_elektronik\041_1lf2\10_public\06_implementations\02_components\dogm132.v":90:0:90:5|Removing black box instance disp_ctrl.lcdramo_ram_146 because it is equivalent to instance disp_ctrl.lcdramo_ram_141. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 214MB peak: 256MB)


Finished technology mapping (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 270MB peak: 303MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:53s		   370.62ns		5959 /      1537

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 270MB peak: 303MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 270MB peak: 303MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1588 clock pin(s) of sequential element(s)
0 instances converted, 1588 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCH_inst           OSCH                   1588       div_cnt[2]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:58s; Memory used current: 220MB peak: 303MB)

Writing Analyst data base C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\synwork\PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:59s; Memory used current: 268MB peak: 303MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\02_Elektronik\041_1LF2\10_Public\06_Implementations\03_PSaturn_MachXO2_DOGM132\PSaturn_MachXO2_DOGM132_Top\PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:00s; Memory used current: 275MB peak: 303MB)


Start final timing analysis (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 268MB peak: 303MB)

@W: MT420 |Found inferred clock PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:nclk_o"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 12 07:18:41 2017
#


Top view:               PSaturn_MachXO2_DOGM132
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 378.261

                                                  Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------
PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     2.1 MHz       9.8 MHz       480.769       102.508       378.261     inferred     Inferred_clkgroup_0
System                                            1.0 MHz       NA            1000.000      NA            NA          system       system_clkgroup    
======================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock  PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock  |  480.769     378.261  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                     Arrival            
Instance                         Reference                                         Type        Pin     Net                    Time        Slack  
                                 Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------
core.dec_seq.op1_reg_o[5]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3JX     Q       seq_op1_reg[5]         1.324       378.261
core.dec_seq.op1_reg_o[3]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3IX     Q       seq_op1_reg[3]         1.314       378.271
core.dec_seq.op1_reg_o[4]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3IX     Q       seq_op1_reg[4]         1.314       378.271
core.dec_seq.op1_reg_o[0]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3JX     Q       seq_op1_reg[0]         1.614       378.361
core.dec_seq.op1_reg_o[1]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3IX     Q       seq_op1_reg[1]         1.617       378.676
core.dec_seq.right_mask_o[1]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3AX     Q       seq_field_right[1]     1.421       378.701
core.dec_seq.right_mask_o[2]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1P3AX     Q       seq_field_right[2]     1.371       378.750
core.alru.R\[0\][0]              PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     Q       R\[0\][0]              1.044       378.931
core.alru.R\[1\][0]              PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     Q       R\[1\][0]              1.044       378.931
core.alru.R\[2\][0]              PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     Q       R\[2\][0]              1.044       378.931
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                    Required            
Instance                    Reference                                         Type        Pin     Net                   Time         Slack  
                            Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------
core.alru.f_carry           PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       f_carry_2             480.858      378.261
core.alru.ABCD\[0\][63]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       ABCD\[0\]_165[63]     480.664      378.454
core.alru.R\[0\][63]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       R\[0\]_165[63]        480.664      378.454
core.alru.R\[1\][63]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       R\[1\]_165[63]        480.664      378.454
core.alru.R\[2\][63]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       R\[2\]_165[63]        480.664      378.454
core.alru.R\[3\][63]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       R\[3\]_165[63]        480.664      378.454
core.alru.R\[4\][63]        PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       R\[4\]_165[63]        480.664      378.454
core.alru.ABCD\[1\][63]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       ABCD\[1\]_165[63]     480.858      378.480
core.alru.ABCD\[2\][63]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       ABCD\[2\]_165[63]     480.858      378.480
core.alru.ABCD\[3\][63]     PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock     FD1S3AX     D       ABCD\[3\]_165[63]     480.858      378.480
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.858

    - Propagation time:                      102.597
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     378.261

    Number of logic level(s):                91
    Starting point:                          core.dec_seq.op1_reg_o[5] / Q
    Ending point:                            core.alru.f_carry / D
    The start point is clocked by            PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            PSaturn_MachXO2_DOGM132|nclk_o_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin                Arrival     No. of    
Name                                      Type         Name     Dir     Delay      Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
core.dec_seq.op1_reg_o[5]                 FD1P3JX      Q        Out     1.324      1.324       -         
seq_op1_reg[5]                            Net          -        -       -          -           34        
core.alru.src_reg67                       ORCALUT4     C        In      0.000      1.324       -         
core.alru.src_reg67                       ORCALUT4     Z        Out     1.313      2.637       -         
src_reg67                                 Net          -        -       -          -           16        
core.alru.src_reg_1_sqmuxa                ORCALUT4     A        In      0.000      2.637       -         
core.alru.src_reg_1_sqmuxa                ORCALUT4     Z        Out     1.325      3.961       -         
src_reg_1_sqmuxa                          Net          -        -       -          -           20        
core.alru.src_reg_1_0_iv_5[0]             ORCALUT4     C        In      0.000      3.961       -         
core.alru.src_reg_1_0_iv_5[0]             ORCALUT4     Z        Out     1.017      4.978       -         
src_reg_1_0_iv_5[0]                       Net          -        -       -          -           1         
core.alru.src_reg_1_0_iv_7[0]             ORCALUT4     C        In      0.000      4.978       -         
core.alru.src_reg_1_0_iv_7[0]             ORCALUT4     Z        Out     1.017      5.995       -         
src_reg_1_0_iv_7[0]                       Net          -        -       -          -           1         
core.alru.src_reg_1_0_iv[0]               ORCALUT4     C        In      0.000      5.995       -         
core.alru.src_reg_1_0_iv[0]               ORCALUT4     Z        Out     0.449      6.444       -         
src_reg_1[0]                              Net          -        -       -          -           2         
core.alru.sub64.s0.sub_cry_0_0            CCU2D        B1       In      0.000      6.444       -         
core.alru.sub64.s0.sub_cry_0_0            CCU2D        COUT     Out     1.545      7.988       -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s0.sub_cry_1_0            CCU2D        CIN      In      0.000      7.988       -         
core.alru.sub64.s0.sub_cry_1_0            CCU2D        S0       Out     1.725      9.713       -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.un1_c0_0_o2               ORCALUT4     A        In      0.000      9.713       -         
core.alru.sub64.un1_c0_0_o2               ORCALUT4     Z        Out     1.017      10.730      -         
N_9070                                    Net          -        -       -          -           1         
core.alru.sub64.un1_c0_0_o3               ORCALUT4     A        In      0.000      10.730      -         
core.alru.sub64.un1_c0_0_o3               ORCALUT4     Z        Out     1.089      11.819      -         
c0                                        Net          -        -       -          -           2         
core.alru.sub64.s1.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      11.819      -         
core.alru.sub64.s1.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      12.836      -         
un1_c0_i                                  Net          -        -       -          -           1         
core.alru.sub64.s1.sub_cry_0_0            CCU2D        B0       In      0.000      12.836      -         
core.alru.sub64.s1.sub_cry_0_0            CCU2D        COUT     Out     1.545      14.380      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s1.sub_cry_1_0            CCU2D        CIN      In      0.000      14.380      -         
core.alru.sub64.s1.sub_cry_1_0            CCU2D        S0       Out     1.725      16.105      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s1.un3_qc_outlto2         ORCALUT4     A        In      0.000      16.105      -         
core.alru.sub64.s1.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      17.122      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s1.qc_out                 ORCALUT4     C        In      0.000      17.122      -         
core.alru.sub64.s1.qc_out                 ORCALUT4     Z        Out     0.449      17.571      -         
c1                                        Net          -        -       -          -           2         
core.alru.sub64.s2.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      17.571      -         
core.alru.sub64.s2.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      18.588      -         
un1_c1_i                                  Net          -        -       -          -           1         
core.alru.sub64.s2.sub_cry_0_0            CCU2D        B0       In      0.000      18.588      -         
core.alru.sub64.s2.sub_cry_0_0            CCU2D        COUT     Out     1.545      20.132      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s2.sub_cry_1_0            CCU2D        CIN      In      0.000      20.132      -         
core.alru.sub64.s2.sub_cry_1_0            CCU2D        S0       Out     1.725      21.857      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s2.un3_qc_outlto2         ORCALUT4     A        In      0.000      21.857      -         
core.alru.sub64.s2.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      22.874      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s2.qc_out                 ORCALUT4     C        In      0.000      22.874      -         
core.alru.sub64.s2.qc_out                 ORCALUT4     Z        Out     0.449      23.323      -         
c2                                        Net          -        -       -          -           2         
core.alru.sub64.s3.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      23.323      -         
core.alru.sub64.s3.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      24.340      -         
un1_c2_i                                  Net          -        -       -          -           1         
core.alru.sub64.s3.sub_cry_0_0            CCU2D        B0       In      0.000      24.340      -         
core.alru.sub64.s3.sub_cry_0_0            CCU2D        COUT     Out     1.545      25.884      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s3.sub_cry_1_0            CCU2D        CIN      In      0.000      25.884      -         
core.alru.sub64.s3.sub_cry_1_0            CCU2D        S0       Out     1.725      27.609      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s3.un3_qc_outlto2         ORCALUT4     A        In      0.000      27.609      -         
core.alru.sub64.s3.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      28.626      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s3.qc_out                 ORCALUT4     C        In      0.000      28.626      -         
core.alru.sub64.s3.qc_out                 ORCALUT4     Z        Out     0.449      29.075      -         
c3                                        Net          -        -       -          -           2         
core.alru.sub64.s4.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      29.075      -         
core.alru.sub64.s4.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      30.091      -         
un1_c3_i                                  Net          -        -       -          -           1         
core.alru.sub64.s4.sub_cry_0_0            CCU2D        B0       In      0.000      30.091      -         
core.alru.sub64.s4.sub_cry_0_0            CCU2D        COUT     Out     1.545      31.636      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s4.sub_cry_1_0            CCU2D        CIN      In      0.000      31.636      -         
core.alru.sub64.s4.sub_cry_1_0            CCU2D        S0       Out     1.725      33.361      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s4.un3_qc_outlto2         ORCALUT4     A        In      0.000      33.361      -         
core.alru.sub64.s4.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      34.378      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s4.qc_out                 ORCALUT4     C        In      0.000      34.378      -         
core.alru.sub64.s4.qc_out                 ORCALUT4     Z        Out     0.449      34.827      -         
c4                                        Net          -        -       -          -           2         
core.alru.sub64.s5.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      34.827      -         
core.alru.sub64.s5.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      35.843      -         
un1_c4_i                                  Net          -        -       -          -           1         
core.alru.sub64.s5.sub_cry_0_0            CCU2D        B0       In      0.000      35.843      -         
core.alru.sub64.s5.sub_cry_0_0            CCU2D        COUT     Out     1.545      37.388      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s5.sub_cry_1_0            CCU2D        CIN      In      0.000      37.388      -         
core.alru.sub64.s5.sub_cry_1_0            CCU2D        S0       Out     1.725      39.113      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s5.un3_qc_outlto2         ORCALUT4     A        In      0.000      39.113      -         
core.alru.sub64.s5.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      40.130      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s5.qc_out                 ORCALUT4     C        In      0.000      40.130      -         
core.alru.sub64.s5.qc_out                 ORCALUT4     Z        Out     0.449      40.578      -         
c5                                        Net          -        -       -          -           2         
core.alru.sub64.s6.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      40.578      -         
core.alru.sub64.s6.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      41.595      -         
un1_c5_i                                  Net          -        -       -          -           1         
core.alru.sub64.s6.sub_cry_0_0            CCU2D        B0       In      0.000      41.595      -         
core.alru.sub64.s6.sub_cry_0_0            CCU2D        COUT     Out     1.545      43.140      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s6.sub_cry_1_0            CCU2D        CIN      In      0.000      43.140      -         
core.alru.sub64.s6.sub_cry_1_0            CCU2D        S0       Out     1.725      44.865      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s6.un3_qc_outlto2         ORCALUT4     A        In      0.000      44.865      -         
core.alru.sub64.s6.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      45.882      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s6.qc_out                 ORCALUT4     C        In      0.000      45.882      -         
core.alru.sub64.s6.qc_out                 ORCALUT4     Z        Out     0.449      46.330      -         
c6                                        Net          -        -       -          -           2         
core.alru.sub64.s7.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      46.330      -         
core.alru.sub64.s7.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      47.347      -         
un1_c6_i                                  Net          -        -       -          -           1         
core.alru.sub64.s7.sub_cry_0_0            CCU2D        B0       In      0.000      47.347      -         
core.alru.sub64.s7.sub_cry_0_0            CCU2D        COUT     Out     1.545      48.892      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s7.sub_cry_1_0            CCU2D        CIN      In      0.000      48.892      -         
core.alru.sub64.s7.sub_cry_1_0            CCU2D        S0       Out     1.725      50.617      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s7.un3_qc_outlto2         ORCALUT4     A        In      0.000      50.617      -         
core.alru.sub64.s7.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      51.633      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s7.qc_out                 ORCALUT4     C        In      0.000      51.633      -         
core.alru.sub64.s7.qc_out                 ORCALUT4     Z        Out     0.449      52.082      -         
c7                                        Net          -        -       -          -           2         
core.alru.sub64.s8.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      52.082      -         
core.alru.sub64.s8.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      53.099      -         
un1_c7_i                                  Net          -        -       -          -           1         
core.alru.sub64.s8.sub_cry_0_0            CCU2D        B0       In      0.000      53.099      -         
core.alru.sub64.s8.sub_cry_0_0            CCU2D        COUT     Out     1.545      54.644      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s8.sub_cry_1_0            CCU2D        CIN      In      0.000      54.644      -         
core.alru.sub64.s8.sub_cry_1_0            CCU2D        S0       Out     1.725      56.368      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s8.un3_qc_outlto2         ORCALUT4     A        In      0.000      56.368      -         
core.alru.sub64.s8.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      57.385      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s8.qc_out                 ORCALUT4     C        In      0.000      57.385      -         
core.alru.sub64.s8.qc_out                 ORCALUT4     Z        Out     0.449      57.834      -         
c8                                        Net          -        -       -          -           2         
core.alru.sub64.s9.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      57.834      -         
core.alru.sub64.s9.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      58.851      -         
un1_c8_i                                  Net          -        -       -          -           1         
core.alru.sub64.s9.sub_cry_0_0            CCU2D        B0       In      0.000      58.851      -         
core.alru.sub64.s9.sub_cry_0_0            CCU2D        COUT     Out     1.545      60.395      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.s9.sub_cry_1_0            CCU2D        CIN      In      0.000      60.395      -         
core.alru.sub64.s9.sub_cry_1_0            CCU2D        S0       Out     1.725      62.120      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.s9.un3_qc_outlto2         ORCALUT4     A        In      0.000      62.120      -         
core.alru.sub64.s9.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      63.137      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.s9.qc_out_0               ORCALUT4     C        In      0.000      63.137      -         
core.alru.sub64.s9.qc_out_0               ORCALUT4     Z        Out     0.449      63.586      -         
c9                                        Net          -        -       -          -           2         
core.alru.sub64.sa.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      63.586      -         
core.alru.sub64.sa.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      64.603      -         
un1_c9_i                                  Net          -        -       -          -           1         
core.alru.sub64.sa.sub_cry_0_0            CCU2D        B0       In      0.000      64.603      -         
core.alru.sub64.sa.sub_cry_0_0            CCU2D        COUT     Out     1.545      66.147      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.sa.sub_cry_1_0            CCU2D        CIN      In      0.000      66.147      -         
core.alru.sub64.sa.sub_cry_1_0            CCU2D        S0       Out     1.725      67.872      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.sa.un3_qc_outlto2         ORCALUT4     A        In      0.000      67.872      -         
core.alru.sub64.sa.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      68.889      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.sa.qc_out                 ORCALUT4     C        In      0.000      68.889      -         
core.alru.sub64.sa.qc_out                 ORCALUT4     Z        Out     0.449      69.338      -         
ca                                        Net          -        -       -          -           2         
core.alru.sub64.sb.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      69.338      -         
core.alru.sub64.sb.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      70.355      -         
un1_ca_i                                  Net          -        -       -          -           1         
core.alru.sub64.sb.sub_cry_0_0            CCU2D        B0       In      0.000      70.355      -         
core.alru.sub64.sb.sub_cry_0_0            CCU2D        COUT     Out     1.545      71.899      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.sb.sub_cry_1_0            CCU2D        CIN      In      0.000      71.899      -         
core.alru.sub64.sb.sub_cry_1_0            CCU2D        S0       Out     1.725      73.624      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.sb.un3_qc_outlto2         ORCALUT4     A        In      0.000      73.624      -         
core.alru.sub64.sb.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      74.641      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.sb.qc_out                 ORCALUT4     C        In      0.000      74.641      -         
core.alru.sub64.sb.qc_out                 ORCALUT4     Z        Out     0.449      75.090      -         
cb                                        Net          -        -       -          -           2         
core.alru.sub64.sc.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      75.090      -         
core.alru.sub64.sc.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      76.107      -         
un1_cb_i                                  Net          -        -       -          -           1         
core.alru.sub64.sc.sub_cry_0_0            CCU2D        B0       In      0.000      76.107      -         
core.alru.sub64.sc.sub_cry_0_0            CCU2D        COUT     Out     1.545      77.651      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.sc.sub_cry_1_0            CCU2D        CIN      In      0.000      77.651      -         
core.alru.sub64.sc.sub_cry_1_0            CCU2D        S0       Out     1.725      79.376      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.sc.un3_qc_outlto2         ORCALUT4     A        In      0.000      79.376      -         
core.alru.sub64.sc.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      80.393      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.sc.qc_out                 ORCALUT4     C        In      0.000      80.393      -         
core.alru.sub64.sc.qc_out                 ORCALUT4     Z        Out     0.449      80.842      -         
cc                                        Net          -        -       -          -           2         
core.alru.sub64.sd.sub_cry_0_0_RNO        ORCALUT4     A        In      0.000      80.842      -         
core.alru.sub64.sd.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      81.859      -         
un1_cc_i                                  Net          -        -       -          -           1         
core.alru.sub64.sd.sub_cry_0_0            CCU2D        B0       In      0.000      81.859      -         
core.alru.sub64.sd.sub_cry_0_0            CCU2D        COUT     Out     1.545      83.403      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.sd.sub_cry_1_0            CCU2D        CIN      In      0.000      83.403      -         
core.alru.sub64.sd.sub_cry_1_0            CCU2D        S0       Out     1.725      85.128      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.sd.un3_qc_outlto2         ORCALUT4     A        In      0.000      85.128      -         
core.alru.sub64.sd.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      86.145      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.sd.qc_out                 ORCALUT4     C        In      0.000      86.145      -         
core.alru.sub64.sd.qc_out                 ORCALUT4     Z        Out     0.449      86.594      -         
cd                                        Net          -        -       -          -           2         
core.alru.sub64.se.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      86.594      -         
core.alru.sub64.se.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      87.610      -         
un1_cd_i                                  Net          -        -       -          -           1         
core.alru.sub64.se.sub_cry_0_0            CCU2D        B0       In      0.000      87.610      -         
core.alru.sub64.se.sub_cry_0_0            CCU2D        COUT     Out     1.545      89.155      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.se.sub_cry_1_0            CCU2D        CIN      In      0.000      89.155      -         
core.alru.sub64.se.sub_cry_1_0            CCU2D        S1       Out     1.725      90.880      -         
sub[2]                                    Net          -        -       -          -           4         
core.alru.sub64.se.un3_qc_outlto2         ORCALUT4     B        In      0.000      90.880      -         
core.alru.sub64.se.un3_qc_outlto2         ORCALUT4     Z        Out     1.017      91.897      -         
un3_qc_outlt3                             Net          -        -       -          -           1         
core.alru.sub64.se.qc_out                 ORCALUT4     C        In      0.000      91.897      -         
core.alru.sub64.se.qc_out                 ORCALUT4     Z        Out     0.449      92.346      -         
ce                                        Net          -        -       -          -           2         
core.alru.sub64.sf.sub_cry_0_0_RNO        ORCALUT4     B        In      0.000      92.346      -         
core.alru.sub64.sf.sub_cry_0_0_RNO        ORCALUT4     Z        Out     1.017      93.362      -         
un1_ce_i                                  Net          -        -       -          -           1         
core.alru.sub64.sf.sub_cry_0_0            CCU2D        B0       In      0.000      93.362      -         
core.alru.sub64.sf.sub_cry_0_0            CCU2D        COUT     Out     1.545      94.907      -         
sub_cry_0                                 Net          -        -       -          -           1         
core.alru.sub64.sf.sub_cry_1_0            CCU2D        CIN      In      0.000      94.907      -         
core.alru.sub64.sf.sub_cry_1_0            CCU2D        S0       Out     1.725      96.632      -         
sub[1]                                    Net          -        -       -          -           4         
core.alru.sub64.sf.un3_qc_outlto1         ORCALUT4     A        In      0.000      96.632      -         
core.alru.sub64.sf.un3_qc_outlto1         ORCALUT4     Z        Out     1.017      97.649      -         
un3_qc_outlt2                             Net          -        -       -          -           1         
core.alru.sub64.sf.qc_out_0_a2            ORCALUT4     C        In      0.000      97.649      -         
core.alru.sub64.sf.qc_out_0_a2            ORCALUT4     Z        Out     0.449      98.097      -         
N_9016                                    Net          -        -       -          -           1         
core.alru.add64.alu_carry_u_0_m2_5_bm     ORCALUT4     A        In      0.000      98.097      -         
core.alru.add64.alu_carry_u_0_m2_5_bm     ORCALUT4     Z        Out     1.017      99.114      -         
alu_carry_u_0_m2_5_bm                     Net          -        -       -          -           1         
core.alru.add64.alu_carry_u_0_m2_5        PFUMX        ALUT     In      0.000      99.114      -         
core.alru.add64.alu_carry_u_0_m2_5        PFUMX        Z        Out     -0.064     99.051      -         
N_8934                                    Net          -        -       -          -           1         
core.alru.add64.alu_carry_u_0_m2_3        L6MUX21      D1       In      0.000      99.051      -         
core.alru.add64.alu_carry_u_0_m2_3        L6MUX21      Z        Out     0.732      99.782      -         
N_8938                                    Net          -        -       -          -           1         
core.alru.add64.alu_carry_u_0_m2_1        L6MUX21      D1       In      0.000      99.782      -         
core.alru.add64.alu_carry_u_0_m2_1        L6MUX21      Z        Out     0.732      100.514     -         
N_8940                                    Net          -        -       -          -           1         
core.alru.add64.alu_carry_u_0_a2_0        ORCALUT4     A        In      0.000      100.514     -         
core.alru.add64.alu_carry_u_0_a2_0        ORCALUT4     Z        Out     0.449      100.963     -         
N_235                                     Net          -        -       -          -           1         
core.alru.f_carry_0                       ORCALUT4     B        In      0.000      100.963     -         
core.alru.f_carry_0                       ORCALUT4     Z        Out     1.017      101.980     -         
N_1                                       Net          -        -       -          -           1         
core.alru.f_carry_2                       ORCALUT4     A        In      0.000      101.980     -         
core.alru.f_carry_2                       ORCALUT4     Z        Out     0.617      102.597     -         
f_carry_2                                 Net          -        -       -          -           1         
core.alru.f_carry                         FD1S3AX      D        In      0.000      102.597     -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 269MB peak: 303MB)


Finished timing report (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 269MB peak: 303MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000ze-1

Register bits: 1536 of 6864 (22%)
PIC Latch:       0
I/O cells:       46
Block Rams : 18 of 26 (69%)


Details:
BB:             16
CCU2D:          282
DP8KC:          2
DPR16X4C:       32
FD1P3AX:        698
FD1P3IX:        97
FD1P3JX:        4
FD1S3AX:        671
FD1S3AY:        1
FD1S3IX:        58
FD1S3JX:        5
GSR:            1
IB:             1
IFS1P3DX:       1
INV:            42
L6MUX21:        59
OB:             27
OBZ:            2
OFS1P3DX:       1
ORCALUT4:       5838
OSCH:           1
PFUMX:          625
PUR:            1
SP8KC:          16
VHI:            27
VLO:            44
false:          2
true:           19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 48MB peak: 303MB)

Process took 0h:01m:01s realtime, 0h:01m:01s cputime
# Thu Oct 12 07:18:42 2017

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000ZE -path "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132/PSaturn_MachXO2_DOGM132_Top" -path "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132"   "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132/PSaturn_MachXO2_DOGM132_Top/PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.edi" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="EXT_REGS"  />
Writing the design to PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngo...

Total CPU Time: 1 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000ZE  -p "C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data"  -p "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132/PSaturn_MachXO2_DOGM132_Top" -p "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132"  "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngo" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sf/sub_cry_3_0_COUT_9" arg2="core/alru/sub64/sf/sub_cry_3_0_COUT_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sf/sub_cry_0_0_S0_9" arg2="core/alru/sub64/sf/sub_cry_0_0_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/se/sub_cry_3_0_COUT_2" arg2="core/alru/sub64/se/sub_cry_3_0_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/se/sub_cry_0_0_S0_2" arg2="core/alru/sub64/se/sub_cry_0_0_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sd/sub_cry_3_0_COUT_6" arg2="core/alru/sub64/sd/sub_cry_3_0_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sd/sub_cry_0_0_S0_6" arg2="core/alru/sub64/sd/sub_cry_0_0_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sc/sub_cry_3_0_COUT_8" arg2="core/alru/sub64/sc/sub_cry_3_0_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sc/sub_cry_0_0_S0_8" arg2="core/alru/sub64/sc/sub_cry_0_0_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sb/sub_cry_3_0_COUT_12" arg2="core/alru/sub64/sb/sub_cry_3_0_COUT_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sb/sub_cry_0_0_S0_12" arg2="core/alru/sub64/sb/sub_cry_0_0_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sa/sub_cry_3_0_COUT_14" arg2="core/alru/sub64/sa/sub_cry_3_0_COUT_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/sa/sub_cry_0_0_S0_14" arg2="core/alru/sub64/sa/sub_cry_0_0_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s9/sub_cry_3_0_COUT_5" arg2="core/alru/sub64/s9/sub_cry_3_0_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s9/sub_cry_0_0_S0_5" arg2="core/alru/sub64/s9/sub_cry_0_0_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s8/sub_cry_3_0_COUT_3" arg2="core/alru/sub64/s8/sub_cry_3_0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s8/sub_cry_0_0_S0_3" arg2="core/alru/sub64/s8/sub_cry_0_0_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s7/sub_cry_3_0_COUT_13" arg2="core/alru/sub64/s7/sub_cry_3_0_COUT_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s7/sub_cry_0_0_S0_13" arg2="core/alru/sub64/s7/sub_cry_0_0_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s6/sub_cry_3_0_COUT_0" arg2="core/alru/sub64/s6/sub_cry_3_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s6/sub_cry_0_0_S0_0" arg2="core/alru/sub64/s6/sub_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s5/sub_cry_3_0_COUT_4" arg2="core/alru/sub64/s5/sub_cry_3_0_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s5/sub_cry_0_0_S0_4" arg2="core/alru/sub64/s5/sub_cry_0_0_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s4/sub_cry_3_0_COUT_1" arg2="core/alru/sub64/s4/sub_cry_3_0_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s4/sub_cry_0_0_S0_1" arg2="core/alru/sub64/s4/sub_cry_0_0_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s3/sub_cry_3_0_COUT_10" arg2="core/alru/sub64/s3/sub_cry_3_0_COUT_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s3/sub_cry_0_0_S0_10" arg2="core/alru/sub64/s3/sub_cry_0_0_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s2/sub_cry_3_0_COUT_11" arg2="core/alru/sub64/s2/sub_cry_3_0_COUT_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s2/sub_cry_0_0_S0_11" arg2="core/alru/sub64/s2/sub_cry_0_0_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s1/sub_cry_3_0_COUT_7" arg2="core/alru/sub64/s1/sub_cry_3_0_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s1/sub_cry_0_0_S0_7" arg2="core/alru/sub64/s1/sub_cry_0_0_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s0/sub_cry_3_0_COUT" arg2="core/alru/sub64/s0/sub_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/sub64/s0/sub_cry_0_0_S0" arg2="core/alru/sub64/s0/sub_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/af/a_plus_b_plus_c_cry_3_0_COUT_12" arg2="core/alru/add64/af/a_plus_b_plus_c_cry_3_0_COUT_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/af/a_plus_b_plus_c_cry_0_0_S0_12" arg2="core/alru/add64/af/a_plus_b_plus_c_cry_0_0_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ae/a_plus_b_plus_c_cry_3_0_COUT_7" arg2="core/alru/add64/ae/a_plus_b_plus_c_cry_3_0_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ae/a_plus_b_plus_c_cry_0_0_S0_7" arg2="core/alru/add64/ae/a_plus_b_plus_c_cry_0_0_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ad/a_plus_b_plus_c_cry_3_0_COUT_9" arg2="core/alru/add64/ad/a_plus_b_plus_c_cry_3_0_COUT_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ad/a_plus_b_plus_c_cry_0_0_S0_9" arg2="core/alru/add64/ad/a_plus_b_plus_c_cry_0_0_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ac/a_plus_b_plus_c_cry_3_0_COUT_11" arg2="core/alru/add64/ac/a_plus_b_plus_c_cry_3_0_COUT_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ac/a_plus_b_plus_c_cry_0_0_S0_11" arg2="core/alru/add64/ac/a_plus_b_plus_c_cry_0_0_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ab/a_plus_b_plus_c_cry_3_0_COUT_6" arg2="core/alru/add64/ab/a_plus_b_plus_c_cry_3_0_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/ab/a_plus_b_plus_c_cry_0_0_S0_6" arg2="core/alru/add64/ab/a_plus_b_plus_c_cry_0_0_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/aa/a_plus_b_plus_c_cry_3_0_COUT_0" arg2="core/alru/add64/aa/a_plus_b_plus_c_cry_3_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/aa/a_plus_b_plus_c_cry_0_0_S0_0" arg2="core/alru/add64/aa/a_plus_b_plus_c_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a9/a_plus_b_plus_c_cry_3_0_COUT_8" arg2="core/alru/add64/a9/a_plus_b_plus_c_cry_3_0_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a9/a_plus_b_plus_c_cry_0_0_S0_8" arg2="core/alru/add64/a9/a_plus_b_plus_c_cry_0_0_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a8/a_plus_b_plus_c_cry_3_0_COUT_2" arg2="core/alru/add64/a8/a_plus_b_plus_c_cry_3_0_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a8/a_plus_b_plus_c_cry_0_0_S0_2" arg2="core/alru/add64/a8/a_plus_b_plus_c_cry_0_0_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a7/a_plus_b_plus_c_cry_3_0_COUT_5" arg2="core/alru/add64/a7/a_plus_b_plus_c_cry_3_0_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a7/a_plus_b_plus_c_cry_0_0_S0_5" arg2="core/alru/add64/a7/a_plus_b_plus_c_cry_0_0_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a6/a_plus_b_plus_c_cry_3_0_COUT_1" arg2="core/alru/add64/a6/a_plus_b_plus_c_cry_3_0_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a6/a_plus_b_plus_c_cry_0_0_S0_1" arg2="core/alru/add64/a6/a_plus_b_plus_c_cry_0_0_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a5/a_plus_b_plus_c_cry_3_0_COUT_4" arg2="core/alru/add64/a5/a_plus_b_plus_c_cry_3_0_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a5/a_plus_b_plus_c_cry_0_0_S0_4" arg2="core/alru/add64/a5/a_plus_b_plus_c_cry_0_0_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a4/a_plus_b_plus_c_cry_3_0_COUT_3" arg2="core/alru/add64/a4/a_plus_b_plus_c_cry_3_0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a4/a_plus_b_plus_c_cry_0_0_S0_3" arg2="core/alru/add64/a4/a_plus_b_plus_c_cry_0_0_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a3/a_plus_b_plus_c_cry_3_0_COUT_13" arg2="core/alru/add64/a3/a_plus_b_plus_c_cry_3_0_COUT_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a3/a_plus_b_plus_c_cry_0_0_S0_13" arg2="core/alru/add64/a3/a_plus_b_plus_c_cry_0_0_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a2/a_plus_b_plus_c_cry_3_0_COUT_14" arg2="core/alru/add64/a2/a_plus_b_plus_c_cry_3_0_COUT_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a2/a_plus_b_plus_c_cry_0_0_S0_14" arg2="core/alru/add64/a2/a_plus_b_plus_c_cry_0_0_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a1/a_plus_b_plus_c_cry_3_0_COUT_10" arg2="core/alru/add64/a1/a_plus_b_plus_c_cry_3_0_COUT_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a1/a_plus_b_plus_c_cry_0_0_S0_10" arg2="core/alru/add64/a1/a_plus_b_plus_c_cry_0_0_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a0/a_plus_b_plus_c_cry_3_0_COUT" arg2="core/alru/add64/a0/a_plus_b_plus_c_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/add64/a0/a_plus_b_plus_c_cry_0_0_S0" arg2="core/alru/add64/a0/a_plus_b_plus_c_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_3_0_COUT" arg2="core/alru/cmp64/l8_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_3_0_S0" arg2="core/alru/cmp64/l8_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_1_0_S0" arg2="core/alru/cmp64/l8_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_1_0_S1" arg2="core/alru/cmp64/l8_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_0_0_S0" arg2="core/alru/cmp64/l8_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l8_cry_0_0_S1" arg2="core/alru/cmp64/l8_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_3_0_COUT" arg2="core/alru/cmp64/l3_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_3_0_S0" arg2="core/alru/cmp64/l3_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_1_0_S0" arg2="core/alru/cmp64/l3_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_1_0_S1" arg2="core/alru/cmp64/l3_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_0_0_S0" arg2="core/alru/cmp64/l3_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l3_cry_0_0_S1" arg2="core/alru/cmp64/l3_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_3_0_COUT" arg2="core/alru/cmp64/g3_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_3_0_S0" arg2="core/alru/cmp64/g3_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_1_0_S0" arg2="core/alru/cmp64/g3_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_1_0_S1" arg2="core/alru/cmp64/g3_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_0_0_S0" arg2="core/alru/cmp64/g3_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g3_cry_0_0_S1" arg2="core/alru/cmp64/g3_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_3_0_COUT" arg2="core/alru/cmp64/gf_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_3_0_S0" arg2="core/alru/cmp64/gf_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_1_0_S0" arg2="core/alru/cmp64/gf_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_1_0_S1" arg2="core/alru/cmp64/gf_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_0_0_S0" arg2="core/alru/cmp64/gf_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gf_cry_0_0_S1" arg2="core/alru/cmp64/gf_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_3_0_COUT" arg2="core/alru/cmp64/lf_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_3_0_S0" arg2="core/alru/cmp64/lf_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_1_0_S0" arg2="core/alru/cmp64/lf_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_1_0_S1" arg2="core/alru/cmp64/lf_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_0_0_S0" arg2="core/alru/cmp64/lf_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lf_cry_0_0_S1" arg2="core/alru/cmp64/lf_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_3_0_COUT" arg2="core/alru/cmp64/ld_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_3_0_S0" arg2="core/alru/cmp64/ld_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_1_0_S0" arg2="core/alru/cmp64/ld_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_1_0_S1" arg2="core/alru/cmp64/ld_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_0_0_S0" arg2="core/alru/cmp64/ld_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ld_cry_0_0_S1" arg2="core/alru/cmp64/ld_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_3_0_COUT" arg2="core/alru/cmp64/gd_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_3_0_S0" arg2="core/alru/cmp64/gd_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_1_0_S0" arg2="core/alru/cmp64/gd_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_1_0_S1" arg2="core/alru/cmp64/gd_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_0_0_S0" arg2="core/alru/cmp64/gd_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gd_cry_0_0_S1" arg2="core/alru/cmp64/gd_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_3_0_COUT" arg2="core/alru/cmp64/lc_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_3_0_S0" arg2="core/alru/cmp64/lc_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_1_0_S0" arg2="core/alru/cmp64/lc_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_1_0_S1" arg2="core/alru/cmp64/lc_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_0_0_S0" arg2="core/alru/cmp64/lc_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lc_cry_0_0_S1" arg2="core/alru/cmp64/lc_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_3_0_COUT" arg2="core/alru/cmp64/ge_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_3_0_S0" arg2="core/alru/cmp64/ge_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_1_0_S0" arg2="core/alru/cmp64/ge_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_1_0_S1" arg2="core/alru/cmp64/ge_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_0_0_S0" arg2="core/alru/cmp64/ge_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ge_cry_0_0_S1" arg2="core/alru/cmp64/ge_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_3_0_COUT" arg2="core/alru/cmp64/ga_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_3_0_S0" arg2="core/alru/cmp64/ga_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_1_0_S0" arg2="core/alru/cmp64/ga_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_1_0_S1" arg2="core/alru/cmp64/ga_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_0_0_S0" arg2="core/alru/cmp64/ga_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/ga_cry_0_0_S1" arg2="core/alru/cmp64/ga_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_3_0_COUT" arg2="core/alru/cmp64/gb_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_3_0_S0" arg2="core/alru/cmp64/gb_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_1_0_S0" arg2="core/alru/cmp64/gb_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_1_0_S1" arg2="core/alru/cmp64/gb_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_0_0_S0" arg2="core/alru/cmp64/gb_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gb_cry_0_0_S1" arg2="core/alru/cmp64/gb_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_3_0_COUT" arg2="core/alru/cmp64/g9_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_3_0_S0" arg2="core/alru/cmp64/g9_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_1_0_S0" arg2="core/alru/cmp64/g9_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_1_0_S1" arg2="core/alru/cmp64/g9_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_0_0_S0" arg2="core/alru/cmp64/g9_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g9_cry_0_0_S1" arg2="core/alru/cmp64/g9_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_3_0_COUT" arg2="core/alru/cmp64/la_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_3_0_S0" arg2="core/alru/cmp64/la_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_1_0_S0" arg2="core/alru/cmp64/la_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_1_0_S1" arg2="core/alru/cmp64/la_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_0_0_S0" arg2="core/alru/cmp64/la_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/la_cry_0_0_S1" arg2="core/alru/cmp64/la_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_3_0_COUT" arg2="core/alru/cmp64/l9_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_3_0_S0" arg2="core/alru/cmp64/l9_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_1_0_S0" arg2="core/alru/cmp64/l9_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_1_0_S1" arg2="core/alru/cmp64/l9_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_0_0_S0" arg2="core/alru/cmp64/l9_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l9_cry_0_0_S1" arg2="core/alru/cmp64/l9_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_3_0_COUT" arg2="core/alru/cmp64/lb_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_3_0_S0" arg2="core/alru/cmp64/lb_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_1_0_S0" arg2="core/alru/cmp64/lb_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_1_0_S1" arg2="core/alru/cmp64/lb_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_0_0_S0" arg2="core/alru/cmp64/lb_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/lb_cry_0_0_S1" arg2="core/alru/cmp64/lb_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_3_0_COUT" arg2="core/alru/cmp64/gc_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_3_0_S0" arg2="core/alru/cmp64/gc_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_1_0_S0" arg2="core/alru/cmp64/gc_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_1_0_S1" arg2="core/alru/cmp64/gc_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_0_0_S0" arg2="core/alru/cmp64/gc_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/gc_cry_0_0_S1" arg2="core/alru/cmp64/gc_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_3_0_COUT" arg2="core/alru/cmp64/l4_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_3_0_S0" arg2="core/alru/cmp64/l4_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_1_0_S0" arg2="core/alru/cmp64/l4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_1_0_S1" arg2="core/alru/cmp64/l4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_0_0_S0" arg2="core/alru/cmp64/l4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l4_cry_0_0_S1" arg2="core/alru/cmp64/l4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_3_0_COUT" arg2="core/alru/cmp64/g4_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_3_0_S0" arg2="core/alru/cmp64/g4_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_1_0_S0" arg2="core/alru/cmp64/g4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_1_0_S1" arg2="core/alru/cmp64/g4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_0_0_S0" arg2="core/alru/cmp64/g4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g4_cry_0_0_S1" arg2="core/alru/cmp64/g4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_3_0_COUT" arg2="core/alru/cmp64/l7_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_3_0_S0" arg2="core/alru/cmp64/l7_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_1_0_S0" arg2="core/alru/cmp64/l7_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_1_0_S1" arg2="core/alru/cmp64/l7_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_0_0_S0" arg2="core/alru/cmp64/l7_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l7_cry_0_0_S1" arg2="core/alru/cmp64/l7_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_3_0_COUT" arg2="core/alru/cmp64/g7_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_3_0_S0" arg2="core/alru/cmp64/g7_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_1_0_S0" arg2="core/alru/cmp64/g7_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_1_0_S1" arg2="core/alru/cmp64/g7_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_0_0_S0" arg2="core/alru/cmp64/g7_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g7_cry_0_0_S1" arg2="core/alru/cmp64/g7_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_3_0_COUT" arg2="core/alru/cmp64/g6_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_3_0_S0" arg2="core/alru/cmp64/g6_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_1_0_S0" arg2="core/alru/cmp64/g6_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_1_0_S1" arg2="core/alru/cmp64/g6_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_0_0_S0" arg2="core/alru/cmp64/g6_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g6_cry_0_0_S1" arg2="core/alru/cmp64/g6_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_3_0_COUT" arg2="core/alru/cmp64/g5_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_3_0_S0" arg2="core/alru/cmp64/g5_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_1_0_S0" arg2="core/alru/cmp64/g5_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_1_0_S1" arg2="core/alru/cmp64/g5_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_0_0_S0" arg2="core/alru/cmp64/g5_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g5_cry_0_0_S1" arg2="core/alru/cmp64/g5_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_3_0_COUT" arg2="core/alru/cmp64/g8_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_3_0_S0" arg2="core/alru/cmp64/g8_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_1_0_S0" arg2="core/alru/cmp64/g8_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_1_0_S1" arg2="core/alru/cmp64/g8_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_0_0_S0" arg2="core/alru/cmp64/g8_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g8_cry_0_0_S1" arg2="core/alru/cmp64/g8_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_3_0_COUT" arg2="core/alru/cmp64/l6_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_3_0_S0" arg2="core/alru/cmp64/l6_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_1_0_S0" arg2="core/alru/cmp64/l6_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_1_0_S1" arg2="core/alru/cmp64/l6_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_0_0_S0" arg2="core/alru/cmp64/l6_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l6_cry_0_0_S1" arg2="core/alru/cmp64/l6_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_3_0_COUT" arg2="core/alru/cmp64/l5_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_3_0_S0" arg2="core/alru/cmp64/l5_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_1_0_S0" arg2="core/alru/cmp64/l5_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_1_0_S1" arg2="core/alru/cmp64/l5_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_0_0_S0" arg2="core/alru/cmp64/l5_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l5_cry_0_0_S1" arg2="core/alru/cmp64/l5_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_3_0_COUT" arg2="core/alru/cmp64/l1_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_3_0_S0" arg2="core/alru/cmp64/l1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_1_0_S0" arg2="core/alru/cmp64/l1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_1_0_S1" arg2="core/alru/cmp64/l1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_0_0_S0" arg2="core/alru/cmp64/l1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l1_cry_0_0_S1" arg2="core/alru/cmp64/l1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_3_0_COUT" arg2="core/alru/cmp64/g1_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_3_0_S0" arg2="core/alru/cmp64/g1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_1_0_S0" arg2="core/alru/cmp64/g1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_1_0_S1" arg2="core/alru/cmp64/g1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_0_0_S0" arg2="core/alru/cmp64/g1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g1_cry_0_0_S1" arg2="core/alru/cmp64/g1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_3_0_COUT" arg2="core/alru/cmp64/g2_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_3_0_S0" arg2="core/alru/cmp64/g2_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_1_0_S0" arg2="core/alru/cmp64/g2_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_1_0_S1" arg2="core/alru/cmp64/g2_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_0_0_S0" arg2="core/alru/cmp64/g2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g2_cry_0_0_S1" arg2="core/alru/cmp64/g2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_3_0_COUT" arg2="core/alru/cmp64/l2_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_3_0_S0" arg2="core/alru/cmp64/l2_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_1_0_S0" arg2="core/alru/cmp64/l2_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_1_0_S1" arg2="core/alru/cmp64/l2_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_0_0_S0" arg2="core/alru/cmp64/l2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l2_cry_0_0_S1" arg2="core/alru/cmp64/l2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_3_0_COUT" arg2="core/alru/cmp64/l0_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_3_0_S0" arg2="core/alru/cmp64/l0_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_1_0_S0" arg2="core/alru/cmp64/l0_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_1_0_S1" arg2="core/alru/cmp64/l0_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_0_0_S0" arg2="core/alru/cmp64/l0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/l0_cry_0_0_S1" arg2="core/alru/cmp64/l0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_3_0_COUT" arg2="core/alru/cmp64/g0_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_3_0_S0" arg2="core/alru/cmp64/g0_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_1_0_S0" arg2="core/alru/cmp64/g0_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_1_0_S1" arg2="core/alru/cmp64/g0_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_0_0_S0" arg2="core/alru/cmp64/g0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/g0_cry_0_0_S1" arg2="core/alru/cmp64/g0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_3_0_COUT" arg2="core/alru/cmp64/le_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_3_0_S0" arg2="core/alru/cmp64/le_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_1_0_S0" arg2="core/alru/cmp64/le_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_1_0_S1" arg2="core/alru/cmp64/le_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_0_0_S0" arg2="core/alru/cmp64/le_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/alru/cmp64/le_cry_0_0_S1" arg2="core/alru/cmp64/le_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/mc/op_literal_21_s_19_0_COUT" arg2="core/dec_seq/mc/op_literal_21_s_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/mc/op_literal_21_s_19_0_S1" arg2="core/dec_seq/mc/op_literal_21_s_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/mc/op_literal_21_cry_0_0_S0" arg2="core/dec_seq/mc/op_literal_21_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/mc/op_literal_21_cry_0_0_S1" arg2="core/dec_seq/mc/op_literal_21_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_s_19_0_COUT" arg2="core/dec_seq/jump_target_addr_s_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_s_19_0_S1" arg2="core/dec_seq/jump_target_addr_s_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_cry_0_0_S0" arg2="core/dec_seq/jump_target_addr_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_cry_0_0_S1" arg2="core/dec_seq/jump_target_addr_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_0_s_19_0_COUT" arg2="core/dec_seq/jump_target_addr_0_s_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_0_s_19_0_S1" arg2="core/dec_seq/jump_target_addr_0_s_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_0_cry_0_0_S0" arg2="core/dec_seq/jump_target_addr_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/jump_target_addr_0_cry_0_0_S1" arg2="core/dec_seq/jump_target_addr_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/un1_reg_P_in_s_3_0_COUT" arg2="core/dec_seq/un1_reg_P_in_s_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/un1_reg_P_in_s_3_0_S1" arg2="core/dec_seq/un1_reg_P_in_s_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/un1_reg_P_in_cry_0_0_S0" arg2="core/dec_seq/un1_reg_P_in_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/dec_seq/un1_reg_P_in_cry_0_0_S1" arg2="core/dec_seq/un1_reg_P_in_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_4_0_COUT" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_4_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_4_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_3_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_3_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_1_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_1_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_0_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_0_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_transfer_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_4_0_COUT" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_4_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_4_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_3_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_3_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_1_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_1_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_0_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_2_cry_0_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_queue_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/dst_total_nibs_0_cry_3_0_COUT" arg2="core/bus_ctrl/dst_total_nibs_0_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/dst_total_nibs_0_cry_0_0_S0" arg2="core/bus_ctrl/dst_total_nibs_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/dst_total_nibs_0_cry_0_0_S1" arg2="core/bus_ctrl/dst_total_nibs_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_next_prefetch_addr_s_19_0_COUT" arg2="core/bus_ctrl/un1_next_prefetch_addr_s_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_next_prefetch_addr_s_19_0_S1" arg2="core/bus_ctrl/un1_next_prefetch_addr_s_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_next_prefetch_addr_cry_0_0_S0" arg2="core/bus_ctrl/un1_next_prefetch_addr_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_next_prefetch_addr_cry_0_0_S1" arg2="core/bus_ctrl/un1_next_prefetch_addr_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_4_cry_3_0_COUT" arg2="core/bus_ctrl/un1_nibbles_in_queue_4_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_queue_4_cry_0_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_queue_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_3_0_COUT" arg2="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_3_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_0_0_S0" arg2="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_0_0_S1" arg2="core/bus_ctrl/un1_nibbles_in_transfer_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un5_bus_addr_s_17_0_COUT" arg2="core/bus_ctrl/un5_bus_addr_s_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un5_bus_addr_s_17_0_S1" arg2="core/bus_ctrl/un5_bus_addr_s_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un5_bus_addr_cry_0_0_S0" arg2="core/bus_ctrl/un5_bus_addr_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="core/bus_ctrl/un5_bus_addr_cry_0_0_S1" arg2="core/bus_ctrl/un5_bus_addr_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO1" arg2="rom/data_o_1_0_0_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO2" arg2="rom/data_o_1_0_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO3" arg2="rom/data_o_1_0_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO4" arg2="rom/data_o_1_0_0_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO5" arg2="rom/data_o_1_0_0_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO6" arg2="rom/data_o_1_0_0_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO7" arg2="rom/data_o_1_0_0_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_0_DO8" arg2="rom/data_o_1_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO1" arg2="rom/data_o_1_0_1_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO2" arg2="rom/data_o_1_0_1_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO3" arg2="rom/data_o_1_0_1_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO4" arg2="rom/data_o_1_0_1_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO5" arg2="rom/data_o_1_0_1_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO6" arg2="rom/data_o_1_0_1_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO7" arg2="rom/data_o_1_0_1_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_1_DO8" arg2="rom/data_o_1_0_1_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO1" arg2="rom/data_o_1_0_2_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO2" arg2="rom/data_o_1_0_2_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO3" arg2="rom/data_o_1_0_2_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO4" arg2="rom/data_o_1_0_2_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO5" arg2="rom/data_o_1_0_2_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO6" arg2="rom/data_o_1_0_2_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO7" arg2="rom/data_o_1_0_2_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_2_DO8" arg2="rom/data_o_1_0_2_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO1" arg2="rom/data_o_1_0_3_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO2" arg2="rom/data_o_1_0_3_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO3" arg2="rom/data_o_1_0_3_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO4" arg2="rom/data_o_1_0_3_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO5" arg2="rom/data_o_1_0_3_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO6" arg2="rom/data_o_1_0_3_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO7" arg2="rom/data_o_1_0_3_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_3_DO8" arg2="rom/data_o_1_0_3_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO1" arg2="rom/data_o_1_0_4_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO2" arg2="rom/data_o_1_0_4_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO3" arg2="rom/data_o_1_0_4_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO4" arg2="rom/data_o_1_0_4_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO5" arg2="rom/data_o_1_0_4_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO6" arg2="rom/data_o_1_0_4_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO7" arg2="rom/data_o_1_0_4_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_4_DO8" arg2="rom/data_o_1_0_4_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO1" arg2="rom/data_o_1_0_5_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO2" arg2="rom/data_o_1_0_5_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO3" arg2="rom/data_o_1_0_5_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO4" arg2="rom/data_o_1_0_5_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO5" arg2="rom/data_o_1_0_5_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO6" arg2="rom/data_o_1_0_5_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO7" arg2="rom/data_o_1_0_5_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_5_DO8" arg2="rom/data_o_1_0_5_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO1" arg2="rom/data_o_1_0_6_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO2" arg2="rom/data_o_1_0_6_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO3" arg2="rom/data_o_1_0_6_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO4" arg2="rom/data_o_1_0_6_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO5" arg2="rom/data_o_1_0_6_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO6" arg2="rom/data_o_1_0_6_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO7" arg2="rom/data_o_1_0_6_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_6_DO8" arg2="rom/data_o_1_0_6_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO1" arg2="rom/data_o_1_0_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO2" arg2="rom/data_o_1_0_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO3" arg2="rom/data_o_1_0_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO4" arg2="rom/data_o_1_0_7_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO5" arg2="rom/data_o_1_0_7_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO6" arg2="rom/data_o_1_0_7_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO7" arg2="rom/data_o_1_0_7_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_7_DO8" arg2="rom/data_o_1_0_7_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO1" arg2="rom/data_o_1_0_8_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO2" arg2="rom/data_o_1_0_8_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO3" arg2="rom/data_o_1_0_8_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO4" arg2="rom/data_o_1_0_8_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO5" arg2="rom/data_o_1_0_8_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO6" arg2="rom/data_o_1_0_8_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO7" arg2="rom/data_o_1_0_8_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_8_DO8" arg2="rom/data_o_1_0_8_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO1" arg2="rom/data_o_1_0_9_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO2" arg2="rom/data_o_1_0_9_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO3" arg2="rom/data_o_1_0_9_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO4" arg2="rom/data_o_1_0_9_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO5" arg2="rom/data_o_1_0_9_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO6" arg2="rom/data_o_1_0_9_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO7" arg2="rom/data_o_1_0_9_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_9_DO8" arg2="rom/data_o_1_0_9_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO1" arg2="rom/data_o_1_0_10_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO2" arg2="rom/data_o_1_0_10_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO3" arg2="rom/data_o_1_0_10_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO4" arg2="rom/data_o_1_0_10_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO5" arg2="rom/data_o_1_0_10_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO6" arg2="rom/data_o_1_0_10_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO7" arg2="rom/data_o_1_0_10_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_10_DO8" arg2="rom/data_o_1_0_10_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO1" arg2="rom/data_o_1_0_11_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO2" arg2="rom/data_o_1_0_11_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO3" arg2="rom/data_o_1_0_11_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO4" arg2="rom/data_o_1_0_11_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO5" arg2="rom/data_o_1_0_11_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO6" arg2="rom/data_o_1_0_11_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO7" arg2="rom/data_o_1_0_11_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_11_DO8" arg2="rom/data_o_1_0_11_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO1" arg2="rom/data_o_1_0_12_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO2" arg2="rom/data_o_1_0_12_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO3" arg2="rom/data_o_1_0_12_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO4" arg2="rom/data_o_1_0_12_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO5" arg2="rom/data_o_1_0_12_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO6" arg2="rom/data_o_1_0_12_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO7" arg2="rom/data_o_1_0_12_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_12_DO8" arg2="rom/data_o_1_0_12_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO1" arg2="rom/data_o_1_0_13_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO2" arg2="rom/data_o_1_0_13_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO3" arg2="rom/data_o_1_0_13_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO4" arg2="rom/data_o_1_0_13_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO5" arg2="rom/data_o_1_0_13_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO6" arg2="rom/data_o_1_0_13_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO7" arg2="rom/data_o_1_0_13_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_13_DO8" arg2="rom/data_o_1_0_13_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO1" arg2="rom/data_o_1_0_14_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO2" arg2="rom/data_o_1_0_14_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO3" arg2="rom/data_o_1_0_14_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO4" arg2="rom/data_o_1_0_14_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO5" arg2="rom/data_o_1_0_14_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO6" arg2="rom/data_o_1_0_14_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO7" arg2="rom/data_o_1_0_14_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_14_DO8" arg2="rom/data_o_1_0_14_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO1" arg2="rom/data_o_1_0_15_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO2" arg2="rom/data_o_1_0_15_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO3" arg2="rom/data_o_1_0_15_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO4" arg2="rom/data_o_1_0_15_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO5" arg2="rom/data_o_1_0_15_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO6" arg2="rom/data_o_1_0_15_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO7" arg2="rom/data_o_1_0_15_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rom/data_o_1_0_15_DO8" arg2="rom/data_o_1_0_15_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/un1_lcd_col_1_s_7_0_COUT" arg2="disp_ctrl/un1_lcd_col_1_s_7_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/un1_lcd_col_1_s_7_0_S1" arg2="disp_ctrl/un1_lcd_col_1_s_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/un1_lcd_col_1_cry_0_0_S0" arg2="disp_ctrl/un1_lcd_col_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/state_s_0_COUT[5]" arg2="disp_ctrl/state_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/state_s_0_S1[5]" arg2="disp_ctrl/state_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="disp_ctrl/state_cry_0_S0[0]" arg2="disp_ctrl/state_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCH_inst_SEDSTDBY" arg2="OSCH_inst_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un2_div_cnt_cry_0_0_S0" arg2="un2_div_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un2_div_cnt_cry_0_0_S1" arg2="un2_div_cnt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un2_div_cnt_s_11_0_S1" arg2="un2_div_cnt_s_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un2_div_cnt_s_11_0_COUT" arg2="un2_div_cnt_s_11_0_COUT"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="443"  />

Design Results:
   8551 blocks expanded
Complete the first expansion.
Writing 'PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngd' ...
Total CPU Time: 1 secs  

Total REAL Time: 3 secs  


map -a "MachXO2" -p LCMXO2-7000ZE -t TQFP144 -s 1 -oc Commercial   "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngd" -o "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd" -pr "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf" -mp "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.mrp" -lpf "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132/PSaturn_MachXO2_DOGM132_Top/PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_synplify.lpf" -lpf "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/03_PSaturn_MachXO2_DOGM132/PSaturn_MachXO2_DOGM132.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ngd
   Picdevice="LCMXO2-7000ZE"

   Pictype="TQFP144"

   Picspeed=1

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000ZETQFP144, Performance used: 1.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

20 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:   1536 out of  7209 (21%)
      PFU registers:         1534 out of  6864 (22%)
      PIO registers:            2 out of   345 (1%)
   Number of SLICEs:      3316 out of  3432 (97%)
      SLICEs as Logic/ROM:   3220 out of  3432 (94%)
      SLICEs as RAM:           96 out of  2574 (4%)
      SLICEs as Carry:        282 out of  3432 (8%)
   Number of LUT4s:        6626 out of  6864 (97%)
      Number used as logic LUTs:        5870
      Number used as distributed RAM:   192
      Number used as ripple logic:      564
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  18 out of 26 (69%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net nclk_o_c: 916 loads, 916 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  20
     Net div_cnt7: 1 loads, 1 LSLICEs
     Net disp_ctrl.un1_state35_1_i: 5 loads, 4 LSLICEs
     Net reset: 61 loads, 61 LSLICEs
     Net core/alru/PC_1_sqmuxa_13_i: 10 loads, 10 LSLICEs
     Net core/alru/ST_1_sqmuxa: 13 loads, 13 LSLICEs
     Net core/seq_latch_alu_regs[0]: 64 loads, 64 LSLICEs
     Net core/seq_push_rstk[0]: 10 loads, 10 LSLICEs
     Net core/alru/STK_1__1_sqmuxa_i: 60 loads, 60 LSLICEs
     Net core/alru/STK_0__0_sqmuxa_i: 10 loads, 10 LSLICEs
     Net core/alru/P_0_sqmuxa_16_i: 2 loads, 2 LSLICEs
     Net core/alru/D1_0_sqmuxa_i: 10 loads, 10 LSLICEs
     Net core/alru/D0_0_sqmuxa_i: 10 loads, 10 LSLICEs
     Net core/dec_seq/state[0]: 8 loads, 0 LSLICEs
     Net core/dec_seq/N_948_i: 13 loads, 13 LSLICEs
     Net core/dec_seq/un1_state51_4_i: 10 loads, 10 LSLICEs
     Net core/dec_seq/N_914_i: 47 loads, 47 LSLICEs
     Net core/bus_ctrl/bus_addr_4_sqmuxa: 10 loads, 10 LSLICEs
     Net core/bus_ctrl/nibbles_in_queue_6_sqmuxa: 56 loads, 56 LSLICEs
     Net core/bus_ctrl/un1_fetch_pending11_7_i: 33 loads, 33 LSLICEs
     Net disp_ctrl/statee: 4 loads, 4 LSLICEs
   Number of LSRs:  20
     Net div_cnt7: 5 loads, 5 LSLICEs
     Net reset: 10 loads, 10 LSLICEs
     Net core/alru/mask_i[14]: 18 loads, 18 LSLICEs
     Net core/seq_alu_op[2]: 1 loads, 1 LSLICEs
     Net core/alru/latched_src_reg[56]: 2 loads, 2 LSLICEs
     Net core/alru/latched_src_reg[59]: 2 loads, 2 LSLICEs
     Net core/alru/latched_src_reg[58]: 2 loads, 2 LSLICEs
     Net core/alru/f_decimal: 2 loads, 2 LSLICEs
     Net core/seq_alu_op[1]: 1 loads, 1 LSLICEs
     Net core/seq_alu_op[3]: 1 loads, 1 LSLICEs
     Net core/seq_alu_op[0]: 1 loads, 1 LSLICEs
     Net core/seq_pull_rstk[0]: 10 loads, 10 LSLICEs
     Net core/dec_seq/state42_RNICB4T_0: 9 loads, 9 LSLICEs
     Net core/dec_seq/op_literal_3_1_RNIIBGJ[0]: 6 loads, 6 LSLICEs
     Net core/dec_seq/op_literal7_RNIV21I: 26 loads, 26 LSLICEs
     Net core/bus_ctrl/bus_addr_0_sqmuxa: 3 loads, 3 LSLICEs
     Net core/bus_ctrl/bus_addr_4_sqmuxa: 3 loads, 3 LSLICEs
     Net disp_ctrl/un1_state35_0: 1 loads, 1 LSLICEs
     Net disp_ctrl/N_352_1_i: 3 loads, 3 LSLICEs
     Net disp_ctrl/force_refresh_RNIPPAE: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net core/seq_op1_reg[1]: 215 loads
     Net core/seq_op1_reg[0]: 213 loads
     Net core/seq_op2_reg[1]: 173 loads
     Net core/seq_pull_rstk[0]: 153 loads
     Net core/bus_ctrl/pre_fetched_opcode_length[0]: 148 loads
     Net core/bus_ctrl/pre_fetched_opcode_length[2]: 144 loads
     Net core/seq_op2_reg[0]: 139 loads
     Net core/seq_alu_op[2]: 135 loads
     Net core/seq_op2_reg[2]: 132 loads
     Net disp_ctrl/lcd_col[1]: 130 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 99 MB

Dumping design to file PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd.

trce -f "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.mt" -o "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.tw1" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf"
trce:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top_map.ncd.
Design name: PSaturn_MachXO2_DOGM132
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Thu Oct 12 07:18:58 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.tw1 -gui PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf 
Design file:     psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top_map.ncd
Preference file: psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.prf
Device,speed:    LCMXO2-7000ZE,1
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 26726 connections (99.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Thu Oct 12 07:18:59 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.tw1 -gui PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf 
Design file:     psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top_map.ncd
Preference file: psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.prf
Device,speed:    LCMXO2-7000ZE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 256  Score: 18432
Cumulative negative slack: 18432

Constraints cover 2147483647 paths, 1 nets, and 26726 connections (99.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 256 (hold)
Score: 0 (setup), 18432 (hold)
Cumulative negative slack: 18432 (0+18432)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

mpartrce -p "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.p2t" -f "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.p3t" -tf "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.pt" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd"
Thu Oct 12 07:18:59 2017

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.dir/5_1.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf
Preference file: PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top_map.ncd.
Design name: PSaturn_MachXO2_DOGM132
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000ZE
Package:     TQFP144
Performance: 1
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   46+4(JTAG)/336     15% used
                  46+4(JTAG)/115     43% bonded
   IOLOGIC            2/336          <1% used

   SLICE           3316/3432         96% used

   OSC                1/1           100% used
   EBR               18/26           69% used


INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 7819
Number of Connections: 26743

Pin Constraint Summary:
   0 out of 46 pins locked (0% locked).

The following 1 signal is selected to use the primary clock routing resources:
    nclk_o_c (driver: OSCH_inst, clk load #: 916)


The following 8 signals are selected to use the secondary clock routing resources:
    reset (driver: SLICE_1180, clk load #: 0, sr load #: 10, ce load #: 61)
    core/seq_latch_alu_regs[0] (driver: core/dec_seq/SLICE_3392, clk load #: 0, sr load #: 0, ce load #: 64)
    core/alru/STK_1__1_sqmuxa_i (driver: core/SLICE_1158, clk load #: 0, sr load #: 0, ce load #: 60)
    core/bus_ctrl/nibbles_in_queue_6_sqmuxa (driver: core/bus_ctrl/predec/SLICE_2466, clk load #: 0, sr load #: 0, ce load #: 56)
    core/dec_seq/N_914_i (driver: core/dec_seq/SLICE_3168, clk load #: 0, sr load #: 0, ce load #: 47)
    core/bus_ctrl/un1_fetch_pending11_7_i (driver: core/bus_ctrl/predec/SLICE_2601, clk load #: 0, sr load #: 0, ce load #: 33)
    core/dec_seq/op_literal7_RNIV21I (driver: core/dec_seq/mc/SLICE_2343, clk load #: 0, sr load #: 26, ce load #: 0)
    core/alru/mask_i[14] (driver: core/alru/SLICE_1887, clk load #: 0, sr load #: 18, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 17 secs 

Starting Placer Phase 1.
..........................
Placer score = 2230636.
Finished Placer Phase 1.  REAL time: 40 secs 

Starting Placer Phase 2.
.
Placer score =  2195038
Finished Placer Phase 2.  REAL time: 45 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "nclk_o_c" from OSC on comp "OSCH_inst" on site "OSC", clk load = 916
  SECONDARY "reset" from Q0 on comp "SLICE_1180" on site "R21C20B", clk load = 0, ce load = 61, sr load = 10
  SECONDARY "core/seq_latch_alu_regs[0]" from F0 on comp "core/dec_seq/SLICE_3392" on site "R11C40C", clk load = 0, ce load = 64, sr load = 0
  SECONDARY "core/alru/STK_1__1_sqmuxa_i" from F1 on comp "core/SLICE_1158" on site "R14C20B", clk load = 0, ce load = 60, sr load = 0
  SECONDARY "core/bus_ctrl/nibbles_in_queue_6_sqmuxa" from F1 on comp "core/bus_ctrl/predec/SLICE_2466" on site "R14C20C", clk load = 0, ce load = 56, sr load = 0
  SECONDARY "core/dec_seq/N_914_i" from F1 on comp "core/dec_seq/SLICE_3168" on site "R21C20A", clk load = 0, ce load = 47, sr load = 0
  SECONDARY "core/bus_ctrl/un1_fetch_pending11_7_i" from F0 on comp "core/bus_ctrl/predec/SLICE_2601" on site "R21C20C", clk load = 0, ce load = 33, sr load = 0
  SECONDARY "core/dec_seq/op_literal7_RNIV21I" from F0 on comp "core/dec_seq/mc/SLICE_2343" on site "R14C20A", clk load = 0, ce load = 0, sr load = 26
  SECONDARY "core/alru/mask_i[14]" from F0 on comp "core/alru/SLICE_1887" on site "R14C18D", clk load = 0, ce load = 0, sr load = 18

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   46 + 4(JTAG) out of 336 (14.9%) PIO sites used.
   46 + 4(JTAG) out of 115 (43.5%) bonded PIO sites used.
   Number of PIO comps: 46; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 5 / 28 ( 17%)  | 2.5V       | -         |
| 1        | 24 / 29 ( 82%) | 2.5V       | -         |
| 2        | 17 / 29 ( 58%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 43 secs 

Dumping design to file PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.dir/5_1.ncd.

0 connections routed; 26743 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 55 secs 

Start NBR router at 07:19:54 10/12/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 07:19:55 10/12/17

Start NBR section for initial routing at 07:19:56 10/12/17
Level 4, iteration 1
563(0.15%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.127ns/0.000ns; real time: 1 mins 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 07:20:11 10/12/17
Level 4, iteration 1
185(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 158.028ns/0.000ns; real time: 1 mins 15 secs 
Level 4, iteration 2
87(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.901ns/0.000ns; real time: 1 mins 16 secs 
Level 4, iteration 3
40(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 16 secs 
Level 4, iteration 4
14(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 17 secs 
Level 4, iteration 5
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 17 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 17 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 18 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 18 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 18 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 07:20:17 10/12/17

Start NBR section for re-routing at 07:20:20 10/12/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 157.939ns/0.000ns; real time: 1 mins 21 secs 

Start NBR section for post-routing at 07:20:20 10/12/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 157.939ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 23 secs 
Total REAL time: 1 mins 27 secs 
Completely routed.
End of route.  26743 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 157.939
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.688
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 25 secs 
Total REAL time to completion: 1 mins 31 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.pt" -o "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.twr" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ncd" "PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf"
trce:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.ncd.
Design name: PSaturn_MachXO2_DOGM132
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Thu Oct 12 07:20:34 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.twr -gui PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf 
Design file:     psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.ncd
Preference file: psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.prf
Device,speed:    LCMXO2-7000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 26726 connections (99.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Thu Oct 12 07:20:37 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.twr -gui PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.ncd PSaturn_MachXO2_DOGM132_PSaturn_MachXO2_DOGM132_Top.prf 
Design file:     psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.ncd
Preference file: psaturn_machxo2_dogm132_psaturn_machxo2_dogm132_top.prf
Device,speed:    LCMXO2-7000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 26726 connections (99.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 6 secs 
