module axi_soma (
    input  logic [31:0] axi_data_in,
    output logic [31:0] axi_data_out
);

    logic [31:0] A, B, C;

    assign A = axi_data_in[31:16];
    assign B = axi_data_in[15:0];

    soma_fpga soma_inst (
        .A(A),
        .B(B),
        .C(C)
    );

    assign axi_data_out = C;

endmodule