LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_restador_4_bits IS
END tb_restador_4_bits;

ARCHITECTURE behavior OF tb_restador_4_bits IS 

    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT restador_4_bits
    PORT(
		  CLOCK  : IN  std_logic;
        B_in   : IN  std_logic;
        A3     : IN  std_logic;
        A2     : IN  std_logic;
        A1     : IN  std_logic;
        A0     : IN  std_logic;
        B3     : IN  std_logic;
        B2     : IN  std_logic;
        B1     : IN  std_logic;
        B0     : IN  std_logic;
        R3     : OUT std_logic;
        R2     : OUT std_logic;
        R1     : OUT std_logic;
        R0     : OUT std_logic;
        B_out  : OUT std_logic
    );
    END COMPONENT;

    -- Signals to connect to UUT
    SIGNAL B_in   : std_logic := '0';
    SIGNAL CLOCK  : std_logic := '0';
    SIGNAL A3     : std_logic := '0';
    SIGNAL A2     : std_logic := '0';
    SIGNAL A1     : std_logic := '0';
    SIGNAL A0     : std_logic := '0';
    SIGNAL B3     : std_logic := '0';
    SIGNAL B2     : std_logic := '0';
    SIGNAL B1     : std_logic := '0';
    SIGNAL B0     : std_logic := '0';
    SIGNAL R3     : std_logic;
    SIGNAL R2     : std_logic;
    SIGNAL R1     : std_logic;
    SIGNAL R0     : std_logic;
    SIGNAL B_out  : std_logic;

    -- Clock period definition
    CONSTANT clock_period : time := 20 ns;

BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: restador_4_bits PORT MAP (
        B_in   => B_in,
        CLOCK  => CLOCK,
        A3     => A3,
        A2     => A2,
        A1     => A1,
        A0     => A0,
        B3     => B3,
        B2     => B2,
        B1     => B1,
        B0     => B0,
        R3     => R3,
        R2     => R2,
        R1     => R1,
        R0     => R0,
        B_out  => B_out
    );

    -- Clock process definitions
    clock_process :process
    begin
        while true loop
            CLOCK <= '0';
            wait for clock_period/2;
            CLOCK <= '1';
            wait for clock_period/2;
        end loop;
    end process;

    -- Stimulus process
    stim_proc: process
    begin		
        -- Test Case 1: A = 0000, B = 0000, B_in = 0
        -- Debe dar: R = 0000, B_out = 0
        A3 <= '0'; A2 <= '0'; A1 <= '0'; A0 <= '0';
        B3 <= '0'; B2 <= '0'; B1 <= '0'; B0 <= '0';
        B_in <= '0';
        wait for 40 ns;

        -- Test Case 2: A = 0101, B = 0011, B_in = 0
        -- Debe dar: R = 0010, B_out = 0 (5 - 3 = 2)
        A3 <= '0'; A2 <= '1'; A1 <= '0'; A0 <= '1';
        B3 <= '0'; B2 <= '0'; B1 <= '1'; B0 <= '1';
        B_in <= '0';
        wait for 40 ns;

        -- Test Case 3: A = 1111, B = 0001, B_in = 1
        -- Debe dar: R = 1110, B_out = 0 (15 - 1 - 1 = 13)
        A3 <= '1'; A2 <= '1'; A1 <= '1'; A0 <= '1';
        B3 <= '0'; B2 <= '0'; B1 <= '0'; B0 <= '1';
        B_in <= '1';
        wait for 40 ns;

        -- Test Case 4: A = 1010, B = 0110, B_in = 0
        -- Debe dar: R = 0100, B_out = 0 (10 - 6 = 4)
        A3 <= '1'; A2 <= '0'; A1 <= '1'; A0 <= '0';
        B3 <= '0'; B2 <= '1'; B1 <= '1'; B0 <= '0';
        B_in <= '0';
        wait for 40 ns;

        -- Test Case 5: A = 1001, B = 0101, B_in = 1
        -- Debe dar: R = 0011, B_out = 0 (9 - 5 - 1 = 3)
        A3 <= '1'; A2 <= '0'; A1 <= '0'; A0 <= '1';
        B3 <= '0'; B2 <= '1'; B1 <= '0'; B0 <= '1';
        B_in <= '1';
        wait for 40 ns;

        -- Test Case 6: A = 0110, B = 0110, B_in = 0
        -- Debe dar: R = 0000, B_out = 0 (6 - 6 = 0)
        A3 <= '0'; A2 <= '1'; A1 <= '1'; A0 <= '0';
        B3 <= '0'; B2 <= '1'; B1 <= '1'; B0 <= '0';
        B_in <= '0';
        wait for 40 ns;

        -- End simulation
        wait;
    end process;

END behavior;
