0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.sim/sim_1/behav/xsim/glbl.v,1717297282,verilog,,,,glbl,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sim_1/new/tb_RV32I.sv,1717297282,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv,1717403680,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv,,CPU_core,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv,1717404881,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv,1717404273,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,ALU;DataPath;Register;RegisterFile;adder;extend;mux_2x1;mux_4x1,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv,1717322135,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv,,Data_RAM,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv,1717323512,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv,,Instruction_Memory,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv,1717316800,systemVerilog,,/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sim_1/new/tb_RV32I.sv,,RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/defines.sv,1717376150,verilog,,,,,,,,,,,,
