{
    "name": "tinyriscv",
    "folder": "tinyriscv",
    "sim_files": [
        "tb/tinyriscv_soc_tb.v",
        "tb/compliance_test/tinyriscv_soc_tb.v"
    ],
    "files": [
        "rtl/core/clint.v",
        "rtl/core/csr_reg.v",
        "rtl/core/ctrl.v",
        "rtl/core/div.v",
        "rtl/core/ex.v",
        "rtl/core/id.v",
        "rtl/core/id_ex.v",
        "rtl/core/if_id.v",
        "rtl/core/pc_reg.v",
        "rtl/core/regs.v",
        "rtl/core/tinyriscv.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/liangkangnan/tinyriscv",
    "top_module": "tinyriscv",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "clint",
            "file": "rtl/core/clint.v"
        },
        {
            "module": "csr_reg",
            "file": "rtl/core/csr_reg.v"
        },
        {
            "module": "ctrl",
            "file": "rtl/core/ctrl.v"
        },
        {
            "module": "div",
            "file": "rtl/core/div.v"
        },
        {
            "module": "ex",
            "file": "rtl/core/ex.v"
        },
        {
            "module": "id",
            "file": "rtl/core/id.v"
        },
        {
            "module": "id_ex",
            "file": "rtl/core/id_ex.v"
        },
        {
            "module": "if_id",
            "file": "rtl/core/if_id.v"
        },
        {
            "module": "pc_reg",
            "file": "rtl/core/pc_reg.v"
        },
        {
            "module": "regs",
            "file": "rtl/core/regs.v"
        },
        {
            "module": "rib",
            "file": "rtl/core/rib.v"
        },
        {
            "module": "tinyriscv",
            "file": "rtl/core/tinyriscv.v"
        },
        {
            "module": "jtag_dm",
            "file": "rtl/debug/jtag_dm.v"
        },
        {
            "module": "if",
            "file": "rtl/debug/jtag_dm.v"
        },
        {
            "module": "jtag_driver",
            "file": "rtl/debug/jtag_driver.v"
        },
        {
            "module": "always",
            "file": "rtl/debug/jtag_driver.v"
        },
        {
            "module": "jtag_top",
            "file": "rtl/debug/jtag_top.v"
        },
        {
            "module": "uart_debug",
            "file": "rtl/debug/uart_debug.v"
        },
        {
            "module": "gpio",
            "file": "rtl/perips/gpio.v"
        },
        {
            "module": "module",
            "file": "rtl/perips/ram.v"
        },
        {
            "module": "rom",
            "file": "rtl/perips/rom.v"
        },
        {
            "module": "spi",
            "file": "rtl/perips/spi.v"
        },
        {
            "module": "module",
            "file": "rtl/perips/timer.v"
        },
        {
            "module": "uart",
            "file": "rtl/perips/uart.v"
        },
        {
            "module": "tinyriscv_soc_top",
            "file": "rtl/soc/tinyriscv_soc_top.v"
        },
        {
            "module": "full_handshake_rx",
            "file": "rtl/utils/full_handshake_rx.v"
        },
        {
            "module": "full_handshake_tx",
            "file": "rtl/utils/full_handshake_tx.v"
        },
        {
            "module": "gen_ticks_sync",
            "file": "rtl/utils/gen_buf.v"
        },
        {
            "module": "gen_pipe_dff",
            "file": "rtl/utils/gen_dff.v"
        },
        {
            "module": "gen_rst_0_dff",
            "file": "rtl/utils/gen_dff.v"
        },
        {
            "module": "gen_rst_1_dff",
            "file": "rtl/utils/gen_dff.v"
        },
        {
            "module": "gen_rst_def_dff",
            "file": "rtl/utils/gen_dff.v"
        },
        {
            "module": "gen_en_dff",
            "file": "rtl/utils/gen_dff.v"
        },
        {
            "module": "module",
            "file": "tb/tinyriscv_soc_tb.v"
        },
        {
            "module": "module",
            "file": "tb/compliance_test/tinyriscv_soc_tb.v"
        }
    ],
    "module_graph": {
        "clint": [
            "tinyriscv"
        ],
        "csr_reg": [
            "tinyriscv"
        ],
        "ctrl": [
            "tinyriscv"
        ],
        "div": [
            "tinyriscv"
        ],
        "ex": [
            "tinyriscv"
        ],
        "id": [
            "tinyriscv"
        ],
        "id_ex": [
            "tinyriscv"
        ],
        "if_id": [
            "tinyriscv"
        ],
        "pc_reg": [
            "tinyriscv"
        ],
        "regs": [
            "tinyriscv"
        ],
        "rib": [
            "tinyriscv_soc_top"
        ],
        "tinyriscv": [],
        "jtag_dm": [
            "jtag_dm",
            "jtag_top"
        ],
        "if": [],
        "jtag_driver": [
            "jtag_driver"
        ],
        "always": [],
        "jtag_top": [
            "jtag_top",
            "tinyriscv_soc_top"
        ],
        "uart_debug": [
            "tinyriscv_soc_top"
        ],
        "gpio": [
            "tinyriscv_soc_top"
        ],
        "module": [
            "clint",
            "csr_reg",
            "ctrl",
            "div",
            "ex",
            "id",
            "id_ex",
            "if_id",
            "pc_reg",
            "regs",
            "rib",
            "tinyriscv",
            "gpio",
            "module",
            "rom",
            "spi",
            "module",
            "tinyriscv_soc_top"
        ],
        "rom": [
            "tinyriscv_soc_top"
        ],
        "spi": [
            "tinyriscv_soc_top"
        ],
        "uart": [
            "tinyriscv_soc_top"
        ],
        "tinyriscv_soc_top": [
            "module",
            "module"
        ],
        "full_handshake_rx": [
            "jtag_dm",
            "jtag_driver"
        ],
        "full_handshake_tx": [],
        "gen_ticks_sync": [
            "gen_ticks_sync"
        ],
        "gen_pipe_dff": [
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "id_ex",
            "if_id",
            "if_id",
            "if_id"
        ],
        "gen_rst_0_dff": [
            "gen_ticks_sync"
        ],
        "gen_rst_1_dff": [],
        "gen_rst_def_dff": [],
        "gen_en_dff": []
    },
    "module_graph_inverse": {
        "clint": [
            "module"
        ],
        "csr_reg": [
            "module"
        ],
        "ctrl": [
            "module"
        ],
        "div": [
            "module"
        ],
        "ex": [
            "module"
        ],
        "id": [
            "module"
        ],
        "id_ex": [
            "module",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff"
        ],
        "if_id": [
            "module",
            "gen_pipe_dff",
            "gen_pipe_dff",
            "gen_pipe_dff"
        ],
        "pc_reg": [
            "module"
        ],
        "regs": [
            "module"
        ],
        "rib": [
            "module"
        ],
        "tinyriscv": [
            "module",
            "pc_reg",
            "ctrl",
            "regs",
            "csr_reg",
            "if_id",
            "id",
            "id_ex",
            "ex",
            "div",
            "clint"
        ],
        "jtag_dm": [
            "jtag_dm",
            "full_handshake_rx"
        ],
        "if": [],
        "jtag_driver": [
            "jtag_driver",
            "full_handshake_rx"
        ],
        "always": [],
        "jtag_top": [
            "jtag_top",
            "jtag_dm"
        ],
        "uart_debug": [],
        "gpio": [
            "module"
        ],
        "module": [
            "module",
            "module",
            "tinyriscv_soc_top",
            "tinyriscv_soc_top"
        ],
        "rom": [
            "module"
        ],
        "spi": [
            "module"
        ],
        "uart": [],
        "tinyriscv_soc_top": [
            "module",
            "rom",
            "uart",
            "gpio",
            "spi",
            "rib",
            "uart_debug",
            "jtag_top"
        ],
        "full_handshake_rx": [],
        "full_handshake_tx": [],
        "gen_ticks_sync": [
            "gen_ticks_sync",
            "gen_rst_0_dff"
        ],
        "gen_pipe_dff": [],
        "gen_rst_0_dff": [],
        "gen_rst_1_dff": [],
        "gen_rst_def_dff": [],
        "gen_en_dff": []
    },
    "non_tb_files": [
        "rtl/core/clint.v",
        "rtl/core/csr_reg.v",
        "rtl/core/ctrl.v",
        "rtl/core/defines.v",
        "rtl/core/div.v",
        "rtl/core/ex.v",
        "rtl/core/id.v",
        "rtl/core/id_ex.v",
        "rtl/core/if_id.v",
        "rtl/core/pc_reg.v",
        "rtl/core/regs.v",
        "rtl/core/rib.v",
        "rtl/core/tinyriscv.v",
        "rtl/debug/jtag_dm.v",
        "rtl/debug/jtag_driver.v",
        "rtl/debug/jtag_top.v",
        "rtl/debug/uart_debug.v",
        "rtl/perips/gpio.v",
        "rtl/perips/ram.v",
        "rtl/perips/rom.v",
        "rtl/perips/spi.v",
        "rtl/perips/timer.v",
        "rtl/perips/uart.v",
        "rtl/soc/tinyriscv_soc_top.v",
        "rtl/utils/full_handshake_rx.v",
        "rtl/utils/full_handshake_tx.v",
        "rtl/utils/gen_buf.v",
        "rtl/utils/gen_dff.v"
    ]
}