
---------- Begin Simulation Statistics ----------
final_tick                                 1075002800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151957                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                   264094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.34                       # Real time elapsed on the host
host_tick_rate                               80577706                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2027280                       # Number of instructions simulated
sim_ops                                       3523328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075002800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425079                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455396                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234855                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425079                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           190224                       # Number of indirect misses.
system.cpu.branchPred.lookups                  480868                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11908                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2332872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1901242                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24223                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339638                       # Number of branches committed
system.cpu.commit.bw_lim_events                586941                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          873023                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2027280                       # Number of instructions committed
system.cpu.commit.committedOps                3523328                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2300712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.531408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1153898     50.15%     50.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       169211      7.35%     57.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165633      7.20%     64.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225029      9.78%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       586941     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2300712                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73287                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3468650                       # Number of committed integer instructions.
system.cpu.commit.loads                        484874                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20328      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771618     78.66%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37640      1.07%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2861      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6218      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11196      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12118      0.34%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6513      0.18%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1153      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465746     13.22%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155509      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19128      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3523328                       # Class of committed instruction
system.cpu.commit.refs                         652456                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2027280                       # Number of Instructions Simulated
system.cpu.committedOps                       3523328                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.325672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.325672                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7970                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34894                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49584                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4560                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1019433                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4610710                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   288380                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1121210                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24280                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85718                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567597                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1854                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187726                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      480868                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236527                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2190455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4677                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2787056                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           597                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48560                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178927                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245837                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.037041                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2539021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.922813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1217154     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71693      2.82%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57443      2.26%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75440      2.97%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1117291     44.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2539021                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120059                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65996                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8256800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       576000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       576000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       575200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       575200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4516400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4480000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76987200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77012800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76970800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1623607200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28567                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369938                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.507437                       # Inst execution rate
system.cpu.iew.exec_refs                       757107                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187714                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690197                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599158                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                926                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               579                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               198122                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4396312                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34121                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4051249                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3206                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8851                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24280                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14847                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39352                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30539                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20369                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8198                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5679942                       # num instructions consuming a value
system.cpu.iew.wb_count                       4029071                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567170                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3221493                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.499185                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4035923                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6276548                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3479750                       # number of integer regfile writes
system.cpu.ipc                               0.754334                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754334                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26352      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3197085     78.26%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41239      1.01%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4518      0.11%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6857      0.17%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14863      0.36%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13896      0.34%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7098      0.17%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.05%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554550     13.57%     94.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176936      4.33%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25003      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13449      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4085373                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90195                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181758                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86747                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131253                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3968826                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10545366                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3942324                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5138100                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4395206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4085373                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1106                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          872973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17360                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            374                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1287076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2539021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.609035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672914                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1163845     45.84%     45.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              166759      6.57%     52.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291629     11.49%     63.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              331796     13.07%     76.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584992     23.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2539021                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.520134                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236622                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           335                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13737                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3565                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599158                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              198122                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1530766                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2687508                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836478                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4829188                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              137                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42843                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   337115                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5025                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11857082                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4535928                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6198679                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1150053                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76538                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24280                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171635                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1369468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154448                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7200901                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19460                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                870                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    197750                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            921                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6110122                       # The number of ROB reads
system.cpu.rob.rob_writes                     9031954                       # The number of ROB writes
system.cpu.timesIdled                            1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37706                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              424                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          665                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            665                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              111                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11971                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1312                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7854                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1315                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11971                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13286                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11102936                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28839464                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17445                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4079                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23384                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                952                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2048                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2048                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17445                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49489                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1424512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10205                       # Total snoops (count)
system.l2bus.snoopTraffic                       84096                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29697                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014648                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120141                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29262     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      435      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29697                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20205598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18708303                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3187599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       233194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233194                       # number of overall hits
system.cpu.icache.overall_hits::total          233194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3333                       # number of overall misses
system.cpu.icache.overall_misses::total          3333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164814399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164814399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164814399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164814399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236527                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49449.264626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49449.264626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49449.264626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49449.264626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          677                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          677                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          677                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          677                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2656                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2656                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132147199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132147199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132147199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132147199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49754.216491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49754.216491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49754.216491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49754.216491                       # average overall mshr miss latency
system.cpu.icache.replacements                   2399                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       233194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164814399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164814399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49449.264626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49449.264626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          677                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          677                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132147199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132147199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49754.216491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49754.216491                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.442953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              202245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.268750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.442953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            475710                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           475710                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       660100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           660100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       660100                       # number of overall hits
system.cpu.dcache.overall_hits::total          660100                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34769                       # number of overall misses
system.cpu.dcache.overall_misses::total         34769                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682611999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682611999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682611999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682611999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       694869                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694869                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694869                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48394.029135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48394.029135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48394.029135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48394.029135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29976                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.398922                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1801                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu.dcache.writebacks::total              2767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576792399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576792399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576792399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242727371                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    819519770                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024232                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45981.536910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45981.536910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45981.536910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56527.100838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48670.849863                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15813                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578919200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578919200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48316.019462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48316.019462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476898400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476898400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45440.533587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45440.533587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103692799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103692799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49613.779426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49613.779426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99893999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99893999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48752.561737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48752.561737                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4294                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4294                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242727371                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242727371                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56527.100838                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56527.100838                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.651522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.953077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.997237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.654286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.223295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1406575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1406575                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             861                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4945                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          940                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6746                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            861                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4945                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          940                       # number of overall hits
system.l2cache.overall_hits::total               6746                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1793                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7598                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3354                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12745                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1793                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7598                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3354                       # number of overall misses
system.l2cache.overall_misses::total            12745                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121698400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519879600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232421689                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873999689                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121698400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519879600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232421689                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873999689                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2654                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12543                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4294                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19491                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2654                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12543                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4294                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19491                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.675584                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605756                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.781090                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653892                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.675584                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605756                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.781090                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653892                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67874.177356                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68423.216636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69296.866130                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68575.887721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67874.177356                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68423.216636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69296.866130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68575.887721                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1312                       # number of writebacks
system.l2cache.writebacks::total                 1312                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             20                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            20                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1793                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7589                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3343                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12725                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1793                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7589                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3343                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          561                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13286                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107354400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458911200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205315700                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    771581300                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107354400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458911200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205315700                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33396284                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    804977584                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.675584                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605039                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778528                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652865                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.675584                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605039                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778528                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681648                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59874.177356                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60470.575833                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.601855                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60635.072692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59874.177356                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60470.575833                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.601855                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59529.918004                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60588.407647                       # average overall mshr miss latency
system.l2cache.replacements                      9251                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          339                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          339                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          561                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          561                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33396284                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33396284                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59529.918004                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59529.918004                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              731                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91225200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91225200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2048                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2048                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.643066                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.643066                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69267.425968                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69267.425968                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1315                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1315                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80682800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80682800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.642090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.642090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61355.741445                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61355.741445                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4214                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          940                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6015                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1793                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6281                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3354                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11428                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121698400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428654400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232421689                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    782774489                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2654                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10495                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4294                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17443                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.675584                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598475                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.781090                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655163                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67874.177356                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68246.202834                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69296.866130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68496.192597                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1793                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6274                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3343                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11410                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107354400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378228400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205315700                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    690898500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.675584                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597808                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778528                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654131                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59874.177356                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60285.049410                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61416.601855                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60552.015776                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3699.109061                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25219                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9251                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.726084                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.736941                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   272.535408                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2392.958021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   880.320353                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.558338                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003110                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066537                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.584218                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.214922                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034316                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1162                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1798                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.283691                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.716309                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314915                       # Number of tag accesses
system.l2cache.tags.data_accesses              314915                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1075002800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          114752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              850304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       114752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         114752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83968                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83968                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1793                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3343                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          561                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13286                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1312                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1312                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106745768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          451809056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199024598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33398983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790978405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106745768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106745768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78109564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78109564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78109564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106745768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         451809056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199024598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33398983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869087969                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1136954800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2370808                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                  4091620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.96                       # Real time elapsed on the host
host_tick_rate                               64564543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2274694                       # Number of instructions simulated
sim_ops                                       3925998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    61952000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                38434                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               518                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53992                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16401                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           38434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            22033                       # Number of indirect misses.
system.cpu.branchPred.lookups                   54401                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     202                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          252                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    396557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   198223                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               518                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      52575                       # Number of branches committed
system.cpu.commit.bw_lim_events                 72776                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7436                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               247414                       # Number of instructions committed
system.cpu.commit.committedOps                 402670                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       151482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.658204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.461365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        10782      7.12%      7.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39589     26.13%     33.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13028      8.60%     41.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15307     10.10%     51.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        72776     48.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       151482                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    402462                       # Number of committed integer instructions.
system.cpu.commit.loads                         48134                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           69      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           341103     84.71%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     84.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     84.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     84.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           48018     11.92%     96.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13041      3.24%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            402670                       # Class of committed instruction
system.cpu.commit.refs                          61247                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      247414                       # Number of Instructions Simulated
system.cpu.committedOps                        402670                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.625995                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.625995                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          382                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            7                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          400                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            32                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  7744                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 414671                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    39039                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    105341                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    518                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   934                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       48604                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       13368                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.fetch.Branches                       54401                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28404                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        124056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    82                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         254974                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.351246                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              29002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              16603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.646268                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             153576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.717677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.844078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    46354     30.18%     30.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3507      2.28%     32.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      280      0.18%     32.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      437      0.28%     32.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   102998     67.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               153576                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       631                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      386                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     23016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6219200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6220000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      163111200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  573                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    52893                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.627976                       # Inst execution rate
system.cpu.iew.exec_refs                        61971                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      13368                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3194                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 48836                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13561                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              410107                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 48603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               928                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                407021                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    518                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    28                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               41                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          702                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          449                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          382                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    599035                       # num instructions consuming a value
system.cpu.iew.wb_count                        406886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561957                       # average fanout of values written-back
system.cpu.iew.wb_producers                    336632                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.627105                       # insts written-back per cycle
system.cpu.iew.wb_sent                         406918                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   607919                       # number of integer regfile reads
system.cpu.int_regfile_writes                  340226                       # number of integer regfile writes
system.cpu.ipc                               1.597456                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.597456                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               171      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                345248     84.63%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.01%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  29      0.01%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.01%     84.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.02%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.02%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.01%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.01%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                48533     11.90%     96.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13401      3.28%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             177      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 407949                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     541                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1092                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          522                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 407237                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             968663                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       406364                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            416623                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     410086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    407949                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        153576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.656333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.347770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               14895      9.70%      9.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19142     12.46%     22.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               28146     18.33%     40.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               33057     21.52%     62.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58336     37.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          153576                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.633968                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28404                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                19                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                48836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13561                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  167956                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           154880                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3943                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                533632                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    360                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    39594                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     37                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1188937                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 413290                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              547019                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    105553                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2977                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    518                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3599                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13385                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               902                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           616457                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            369                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1646                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       488812                       # The number of ROB reads
system.cpu.rob.rob_writes                      822310                       # The number of ROB writes
system.cpu.timesIdled                              12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           41                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1736                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               41                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          325                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            325                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               31                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           69                       # Transaction distribution
system.membus.trans_dist::CleanEvict              750                       # Transaction distribution
system.membus.trans_dist::ReadExReq               423                       # Transaction distribution
system.membus.trans_dist::ReadExResp              423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           396                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 819                       # Request fanout histogram
system.membus.reqLayer2.occupancy              795958                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1761042                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 430                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           381                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1327                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                402                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                438                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               438                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            430                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           66                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2604                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        74112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    75520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1242                       # Total snoops (count)
system.l2bus.snoopTraffic                        4416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2110                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019431                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.138068                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2069     98.06%     98.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       41      1.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2110                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1015200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1051324                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               26400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        61952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        28378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28378                       # number of overall hits
system.cpu.icache.overall_hits::total           28378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1421200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1421200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1421200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1421200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28404                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28404                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28404                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28404                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54661.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54661.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54661.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54661.538462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1176000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1176000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000775                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53454.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53454.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1421200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1421200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54661.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54661.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           22                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1176000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1176000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             56830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            56830                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        61134                       # number of overall hits
system.cpu.dcache.overall_hits::total           61134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          540                       # number of overall misses
system.cpu.dcache.overall_misses::total           540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35886800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35886800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35886800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35886800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        61674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        61674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        61674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        61674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008756                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66457.037037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66457.037037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66457.037037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66457.037037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                71                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          312                       # number of writebacks
system.cpu.dcache.writebacks::total               312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           61                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32234800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32234800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32234800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     10728920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42963720                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67296.033403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67296.033403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67296.033403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29234.114441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50784.539007                       # average overall mshr miss latency
system.cpu.dcache.replacements                    846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4973600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4973600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        48561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        48561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50751.020408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50751.020408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1924400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1924400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46936.585366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46936.585366                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     30913200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30913200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69939.366516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69939.366516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30310400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30310400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69201.826484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69201.826484                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          367                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          367                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     10728920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     10728920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29234.114441                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29234.114441                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               40766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.186761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   730.299263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   293.700737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.713183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.286817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          379                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.370117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.629883                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            124194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           124194                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               5                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              32                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          244                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 281                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              5                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             32                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          244                       # number of overall hits
system.l2cache.overall_hits::total                281                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           447                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          123                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               587                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          447                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          123                       # number of overall misses
system.l2cache.overall_misses::total              587                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1107600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     31326000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      8346353                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     40779953                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1107600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     31326000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      8346353                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     40779953                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          479                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          367                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             868                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          479                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          367                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            868                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.772727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.933194                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.335150                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.676267                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.772727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.933194                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.335150                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.676267                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65152.941176                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70080.536913                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67856.528455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69471.810903                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65152.941176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70080.536913                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67856.528455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69471.810903                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             69                       # number of writebacks
system.l2cache.writebacks::total                   69                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             10                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            10                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          447                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          113                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          447                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          113                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          242                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       971600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     27750000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      6740763                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     35462363                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       971600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     27750000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6740763                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     14818894                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     50281257                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.772727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.933194                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.307902                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.664747                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.772727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.933194                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.307902                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.943548                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62080.536913                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59652.769912                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61459.901213                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62080.536913                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59652.769912                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61235.099174                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61393.476190                       # average overall mshr miss latency
system.l2cache.replacements                       840                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          242                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          242                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     14818894                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     14818894                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61235.099174                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61235.099174                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          423                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            423                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29593600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29593600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          438                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          438                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.965753                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.965753                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69961.229314                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69961.229314                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          423                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          423                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     26209600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     26209600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.965753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.965753                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61961.229314                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61961.229314                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          244                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1107600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1732400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      8346353                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     11186353                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          367                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          430                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.772727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.585366                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.335150                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.381395                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65152.941176                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 72183.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67856.528455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68209.469512                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       971600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1540400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      6740763                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      9252763                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.772727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.585366                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.307902                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.358140                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64183.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59652.769912                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60082.876623                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2833                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  840                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.372619                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.270054                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   870.476207                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1989.723838                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   922.633547                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   267.896354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.212519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.485772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.065404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2866                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          380                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          792                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.300293                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.699707                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14728                       # Number of tag accesses
system.l2cache.tags.data_accesses               14728                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     61952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           28608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         7232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        15488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              447                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          242                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  819                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            69                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  69                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17561983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          461776860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    116735537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    250000000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              846074380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17561983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17561983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71280992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71280992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71280992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17561983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         461776860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    116735537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    250000000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             917355372                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1183942800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4552598                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411948                       # Number of bytes of host memory used
host_op_rate                                  7876723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.51                       # Real time elapsed on the host
host_tick_rate                               92168525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2320293                       # Number of instructions simulated
sim_ops                                       4015323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46988000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13515                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12982                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4753                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8762                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14971                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     56637                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    34797                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1584                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9290                       # Number of branches committed
system.cpu.commit.bw_lim_events                 13875                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           30330                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45599                       # Number of instructions committed
system.cpu.commit.committedOps                  89325                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        73477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.215687                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.606482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41701     56.75%     56.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7249      9.87%     66.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5380      7.32%     73.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5272      7.18%     81.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13875     18.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        73477                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4586                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  631                       # Number of function calls committed.
system.cpu.commit.int_insts                     86596                       # Number of committed integer instructions.
system.cpu.commit.loads                         12099                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          549      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66782     74.76%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.12%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              253      0.28%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            225      0.25%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.27%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.14%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             495      0.55%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             584      0.65%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            867      0.97%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.13%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11037     12.36%     91.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6263      7.01%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1062      1.19%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89325                       # Class of committed instruction
system.cpu.commit.refs                          18982                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45599                       # Number of Instructions Simulated
system.cpu.committedOps                         89325                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.576153                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.576153                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          108                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          332                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          534                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 25493                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 131220                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19816                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33487                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1593                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1894                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15000                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8142                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       14971                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9772                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         58373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   545                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          71812                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           416                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.127445                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.611322                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              82283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.715847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    43265     52.58%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2778      3.38%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2168      2.63%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2217      2.69%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    31855     38.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                82283                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      7453                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4224                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5473600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        82000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        82400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       274400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       267600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       270800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       274400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2387200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2386000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2384000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       43868800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           35187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1912                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10621                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924006                       # Inst execution rate
system.cpu.iew.exec_refs                        23101                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8120                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14666                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16370                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                220                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                51                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9043                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              119644                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 14981                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2213                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                108543                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   233                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1593                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   328                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              976                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2160                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1679                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            233                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    119649                       # num instructions consuming a value
system.cpu.iew.wb_count                        107363                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624627                       # average fanout of values written-back
system.cpu.iew.wb_producers                     74736                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.913961                       # insts written-back per cycle
system.cpu.iew.wb_sent                         107819                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   157886                       # number of integer regfile reads
system.cpu.int_regfile_writes                   84596                       # number of integer regfile writes
system.cpu.ipc                               0.388176                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.388176                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1084      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 82106     74.13%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  109      0.10%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   302      0.27%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 316      0.29%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.24%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  156      0.14%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  709      0.64%     76.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  748      0.68%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 904      0.82%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                201      0.18%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14021     12.66%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7627      6.89%     98.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1455      1.31%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            749      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 110753                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5797                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11639                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5540                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8464                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 103872                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             292731                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       101823                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            141519                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     119306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    110753                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 338                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           30330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37840                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         82283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.346001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.596721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42545     51.71%     51.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7234      8.79%     60.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8517     10.35%     70.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9463     11.50%     82.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14524     17.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           82283                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.942819                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9843                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               265                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              200                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9043                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46073                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           117470                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   17658                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                104173                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    803                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21124                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    510                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   218                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                323525                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 127435                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              146795                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     33885                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3493                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1593                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5083                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    42647                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9683                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           188737                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2940                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3352                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            176                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       179257                       # The number of ROB reads
system.cpu.rob.rob_writes                      248161                       # The number of ROB writes
system.cpu.timesIdled                             372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2341                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           62                       # Transaction distribution
system.membus.trans_dist::CleanEvict              594                       # Transaction distribution
system.membus.trans_dist::ReadExReq                24                       # Transaction distribution
system.membus.trans_dist::ReadExResp               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           636                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 660                       # Request fanout histogram
system.membus.reqLayer2.occupancy              626450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1420350                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1125                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           456                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1381                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 45                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                45                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1126                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1873                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1638                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3511                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        39936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        60160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   100096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               677                       # Total snoops (count)
system.l2bus.snoopTraffic                        3968                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1848                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023268                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.150796                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1805     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1848                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              655599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1273530                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              749199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        46988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9011                       # number of overall hits
system.cpu.icache.overall_hits::total            9011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          761                       # number of overall misses
system.cpu.icache.overall_misses::total           761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36790799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36790799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36790799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36790799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9772                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.077876                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077876                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.077876                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077876                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48345.333771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48345.333771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48345.333771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48345.333771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          625                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29213599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29213599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29213599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29213599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.063958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.063958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063958                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46741.758400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46741.758400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46741.758400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46741.758400                       # average overall mshr miss latency
system.cpu.icache.replacements                    624                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36790799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36790799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.077876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48345.333771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48345.333771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29213599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29213599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.063958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46741.758400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46741.758400                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               71353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.082955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        19998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            19998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        19998                       # number of overall hits
system.cpu.dcache.overall_hits::total           19998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          876                       # number of overall misses
system.cpu.dcache.overall_misses::total           876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33158800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33158800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33158800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33158800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        20874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        20874                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        20874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        20874                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37852.511416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37852.511416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37852.511416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37852.511416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.384615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          394                       # number of writebacks
system.cpu.dcache.writebacks::total               394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           67                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          546                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17304400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17304400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17304400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3593929                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20898329                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36126.096033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36126.096033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36126.096033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53640.731343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38275.327839                       # average overall mshr miss latency
system.cpu.dcache.replacements                    546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37631.768953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37631.768953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15453600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15453600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35607.373272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35607.373272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1886800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1886800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41928.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41928.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1850800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1850800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41128.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41128.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           67                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           67                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3593929                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3593929                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53640.731343                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53640.731343                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               86918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.361783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   701.174973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   322.825027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.684741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.315259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          282                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.275391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             42294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            42294                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             227                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             272                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 515                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            227                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            272                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                515                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           398                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           207                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               656                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          398                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          207                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           51                       # number of overall misses
system.l2cache.overall_misses::total              656                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26544400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14414400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3421548                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     44380348                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26544400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14414400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3421548                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     44380348                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          625                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          479                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1171                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          625                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          479                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           67                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1171                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.636800                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.432150                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.761194                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.560205                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.636800                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.432150                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.761194                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.560205                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66694.472362                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69634.782609                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67089.176471                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67652.969512                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66694.472362                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69634.782609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67089.176471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67652.969512                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             62                       # number of writebacks
system.l2cache.writebacks::total                   62                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          398                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          206                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          398                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          206                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          661                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23368400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3013548                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     39091948                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23368400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12710000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3013548                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       323192                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39415140                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.636800                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.430063                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.761194                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.559351                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.636800                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.430063                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.761194                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.564475                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58714.572864                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61699.029126                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59089.176471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59682.363359                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58714.572864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61699.029126                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59089.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53865.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59629.561271                       # average overall mshr miss latency
system.l2cache.replacements                       667                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          394                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          394                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          394                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          394                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       323192                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       323192                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53865.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53865.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           21                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               21                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           24                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             24                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1618400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1618400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           45                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.533333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.533333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67433.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67433.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1426400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1426400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59433.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59433.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          227                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          251                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          494                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          398                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          183                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          632                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26544400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     12796000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3421548                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42761948                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          625                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.636800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.421659                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.761194                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.561279                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66694.472362                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69923.497268                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67089.176471                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67661.310127                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          398                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          182                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          631                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23368400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11283600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3013548                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37665548                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.636800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.419355                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.761194                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.560391                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58714.572864                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61997.802198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59089.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59691.835182                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14108                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4763                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.961999                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    56.790236                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   937.637825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1949.220958                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   794.006026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   358.344956                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.013865                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228915                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475884                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.193849                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.087487                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1076                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3020                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          365                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          698                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.262695                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.737305                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19331                       # Number of tag accesses
system.l2cache.tags.data_accesses               19331                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     46988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3968                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3968                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              397                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              206                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           51                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  660                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            62                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  62                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          540733804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          280582276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     69464544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      8172299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              898952924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     540733804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         540733804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        84447093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              84447093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        84447093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         540733804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         280582276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     69464544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      8172299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             983400017                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
