dynam power reduct novel cmos sram low power soc hooman jarollahi eit student member ieee richard hobson eng school engin scienc simon fraser univers burnabi canada hjarolla abstract paper address novel transistor cmos sram design high perform reliabl cmos illustr reduc dynam power consumpt comparison convent low power sram counterpart design cach memori processor low power portabl devic propos sram cell featur area reduct compar convent cell featur uniqu bit negat suppli voltag bias methodolog ground control architectur enhanc perform suppress standbi leakag power keyword transistor sram low power low area sram cach memori standbi dynam power reduct introduct microprocessor chip consist cach memori comput core predict cach memori reach chip area applic addit cach memori consum portion power budget soc applic portabl batteri power electron cellular phone pdas wireless low power biomed devic dynam standbi leakag power determin batteri life aggress growth technolog scale standbi leakag power increas time power low propos liz standbi write write read read nov journal ieee circuit state solid methodolog altern perform high sram portless margala patil wieckowski june symposium ieee circuit vlsi array sram cmos measur margin write read scale larg guo zheng mar symposium intern isq design electron qualiti cmos sram power nano harden radiat lysing feb transact ieee system vlsi integr scale larg assist write cell sram end singl hobson confer intl proceed design vlsi cell sram techniqu reduct leakag romanovski aug transact ieee devic electron design cell sram leakag low ultra leakag margin nois hook oct journal ieee circuit state solid cell sram mos analysi margin nois static seevinck sep european proceed esscirc confer circuit state solid cach embed sram leakag low densiti high carlson jun symposium paper technic digest circuit vlsi array cell ram port dual sram demonstr tran jan journal ieee circuit state solid transistor sleep clamp activ 