
---------- Begin Simulation Statistics ----------
simSeconds                                  11.495886                       # Number of seconds simulated (Second)
simTicks                                 11495886262500                       # Number of ticks simulated (Tick)
finalTick                                11495886262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  87845.89                       # Real time elapsed on the host (Second)
hostTickRate                                130864245                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18087560                       # Number of bytes of host memory used (Byte)
simInsts                                  19321110442                       # Number of instructions simulated (Count)
simOps                                    21345240361                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   219943                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     242985                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      7656803210                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.committedInsts                12496877779                       # Number of instructions committed (Count)
system.cpu0.numVMExits                         183234                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                        8460                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                            174774                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data    680350734                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total        680350734                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data    680358123                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total       680358123                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data    878781764                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total      878781764                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data    878786986                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total     878786986                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data 96721400754810                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 96721400754810                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data 96721400754810                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 96721400754810                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data   1559132498                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total   1559132498                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data   1559145109                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total   1559145109                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.563635                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.563635                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.563634                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.563634                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 110063.049459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 110063.049459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 110062.395433                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 110062.395433                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs   2129149283                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         3356                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs     28326062                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           18                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     75.165735                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   186.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks     33599845                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total         33599845                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data    741492065                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total    741492065                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data    741492065                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total    741492065                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data    137289699                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total    137289699                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data    137292972                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total    137292972                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data        58437                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total        58437                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data 17359010424216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 17359010424216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data 17359171918716                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 17359171918716                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data   3125429000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total   3125429000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.088055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.088055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.088057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.088057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 126440.734816                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 126440.734816                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 126438.896805                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 126438.896805                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 53483.734620                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 53483.734620                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements             137310655                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           87                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           87                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data            1                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       129000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       129000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           88                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           88                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.011364                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.011364                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data       129000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total       129000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrMisses::switch_cpus0.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::switch_cpus0.data       128000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       128000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::switch_cpus0.data     0.011364                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.011364                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus0.data       128000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total       128000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data    651371488                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total      651371488                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data    616702366                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total    616702366                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data 68026440073500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 68026440073500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data   1268073854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total   1268073854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.486330                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.486330                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 110306.760317                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 110306.760317                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data    512497889                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total    512497889                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data    104204477                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total    104204477                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data        50938                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total        50938                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data 12888644929000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 12888644929000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   3125429000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total   3125429000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.082175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 123686.095838                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 123686.095838                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 61357.513055                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 61357.513055                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data         7389                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total         7389                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data         5222                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         5222                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data        12611                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        12611                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.414083                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.414083                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data         3273                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         3273                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data    161494500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total    161494500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.259535                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.259535                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 49341.429881                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 49341.429881                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           66                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           66                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           66                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           66                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.hits::switch_cpus0.data       308907                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total         308907                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::switch_cpus0.data        35544                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total        35544                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::switch_cpus0.data   3831065000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total   3831065000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::switch_cpus0.data       344451                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total       344451                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::switch_cpus0.data     0.103190                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.103190                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::switch_cpus0.data 107783.732838                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 107783.732838                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::switch_cpus0.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::switch_cpus0.data        35543                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total        35543                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::switch_cpus0.data   3795521000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total   3795521000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::switch_cpus0.data     0.103187                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.103187                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::switch_cpus0.data 106786.737192                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 106786.737192                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.hits::switch_cpus0.data           92                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total           92                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::switch_cpus0.data         4050                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total         4050                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::switch_cpus0.data    209814868                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total    209814868                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::switch_cpus0.data         4142                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total         4142                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::switch_cpus0.data     0.977789                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.977789                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::switch_cpus0.data 51806.140247                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 51806.140247                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrHits::switch_cpus0.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::switch_cpus0.data         4046                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total         4046                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::switch_cpus0.data    205675868                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total    205675868                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::switch_cpus0.data     0.976823                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total     0.976823                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus0.data 50834.371725                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 50834.371725                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data     28979154                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      28979154                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data    262075348                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total    262075348                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data 28694750866442                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 28694750866442                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data    291054502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total    291054502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.900434                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.900434                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 109490.461752                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 109490.461752                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data    228994172                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total    228994172                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data     33081176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total     33081176                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data         7499                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total         7499                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data 4470159819348                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 4470159819348                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.113660                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.113660                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 135126.992443                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 135126.992443                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          522.217320                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs           818010396                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs         137312002                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              5.957312                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       5629265716500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   522.217320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.509978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.509978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.tagAccesses        6375270858                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       6375270858                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.demandHits::switch_cpus0.inst     42114886                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         42114886                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst     42114886                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        42114886                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst      1337666                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        1337666                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst      1337666                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       1337666                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst 139255773470                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total 139255773470                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst 139255773470                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total 139255773470                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst     43452552                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     43452552                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst     43452552                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     43452552                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.030785                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.030785                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.030785                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.030785                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 104103.545631                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 104103.545631                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 104103.545631                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 104103.545631                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs        67010                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs          861                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     77.828107                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      1176867                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          1176867                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst       159775                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total       159775                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst       159775                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total       159775                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst      1177891                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total      1177891                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst      1177891                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total      1177891                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst 123261099976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total 123261099976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst 123261099976                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total 123261099976                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.027108                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.027108                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.027108                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.027108                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 104645.591125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 104645.591125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 104645.591125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 104645.591125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements               1176867                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst     42114886                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       42114886                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst      1337666                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      1337666                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst 139255773470                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total 139255773470                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst     43452552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     43452552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.030785                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.030785                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 104103.545631                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 104103.545631                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst       159775                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total       159775                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst      1177891                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total      1177891                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst 123261099976                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total 123261099976                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.027108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.027108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 104645.591125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 104645.591125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          521.459977                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            43292777                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           1177891                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             36.754485                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       5629265429500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   521.459977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.509238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.509238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.tagAccesses         174988099                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        174988099                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb_walker      1532015                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb_walker        23474                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst       242850                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data       395679                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         2194018                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb_walker      1532015                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb_walker        23474                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst       242850                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data       395679                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        2194018                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb_walker       285917                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb_walker        49433                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst       935041                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data    136804917                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total     138075308                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb_walker       285917                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb_walker        49433                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst       935041                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data    136804917                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total    138075308                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb_walker  38383359859                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb_walker   6584364478                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst 118859356000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data 17145913479000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total 17309740559337                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb_walker  38383359859                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb_walker   6584364478                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst 118859356000                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data 17145913479000                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total 17309740559337                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb_walker      1817932                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb_walker        72907                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst      1177891                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data    137200596                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total    140269326                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb_walker      1817932                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb_walker        72907                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst      1177891                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data    137200596                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total    140269326                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb_walker     0.157276                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb_walker     0.678028                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.793826                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.997116                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.984359                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb_walker     0.157276                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb_walker     0.678028                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.793826                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.997116                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.984359                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 134246.511607                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 133197.752068                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 127116.731780                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 125331.120072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 125364.489930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 134246.511607                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 133197.752068                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 127116.731780                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 125331.120072                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 125364.489930                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks     33289361                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total        33289361                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.itb_walker           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.itb_walker           24                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data            1                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb_walker       285915                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb_walker        49409                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst       935041                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data    136804916                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total    138075281                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb_walker       285915                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb_walker        49409                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst       935041                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data    136804916                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total    138075281                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data        58437                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total        58437                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  35523967860                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   6086776999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst 109508946000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data 15777864038500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total 15928983729359                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  35523967860                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   6086776999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst 109508946000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data 15777864038500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total 15928983729359                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data   2513949500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total   2513949500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.157275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.677699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.793826                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.997116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.984358                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.157275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.677699                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.793826                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.997116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.984358                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 124246.604270                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 123191.665466                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 117116.731780                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 115331.118938                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 115364.485330                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 124246.604270                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 123191.665466                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 117116.731780                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 115331.118938                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 115364.485330                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 43019.824769                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 43019.824769                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.replacements            139410194                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks          257                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total          257                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data         4110                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total         4110                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data       107305                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total       107305                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data        86000                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total        86000                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data       111415                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total       111415                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.963111                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.963111                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data     0.801454                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total     0.801454                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data       107305                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total       107305                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data   4825584500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total   4825584500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.963111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.963111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 44970.732957                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 44970.732957                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst       242850                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total       242850                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst       935041                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total       935041                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst 118859356000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total 118859356000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst      1177891                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total      1177891                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.793826                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.793826                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 127116.731780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 127116.731780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst       935041                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total       935041                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst 109508946000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total 109508946000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.793826                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.793826                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 117116.731780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 117116.731780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data       192210                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       192210                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data     32805248                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total     32805248                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data 4416114434000                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total 4416114434000                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data     32997458                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total     32997458                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.994175                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.994175                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 134616.096607                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 134616.096607                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data     32805248                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total     32805248                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data 4088061954000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total 4088061954000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.994175                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.994175                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 124616.096607                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 124616.096607                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb_walker      1532015                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb_walker        23474                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total       1555489                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb_walker       285917                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb_walker        49433                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total       335350                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb_walker  38383359859                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb_walker   6584364478                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total  44967724337                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb_walker      1817932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb_walker        72907                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total      1890839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb_walker     0.157276                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb_walker     0.678028                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.177355                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 134246.511607                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb_walker 133197.752068                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 134091.916914                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.itb_walker           24                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::total           26                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb_walker       285915                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb_walker        49409                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total       335324                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data        50938                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total        50938                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  35523967860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   6086776999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total  41610744859                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   2513949500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total   2513949500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.157275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.677699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.177341                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 124246.604270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 123191.665466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 124091.162157                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 49353.125368                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 49353.125368                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data       203469                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       203469                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data    103999669                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total    103999669                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data 12729799045000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total 12729799045000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data    104203138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total    104203138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.998047                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.998047                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 122402.303463                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 122402.303463                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data    103999668                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total    103999668                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data 11689802084500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total 11689802084500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.998047                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.998047                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 112402.301943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 112402.301943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data        14430                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total        14430                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data         2237                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2237                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data     92832497                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     92832497                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data        16667                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total        16667                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.134217                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.134217                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 41498.657577                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 41498.657577                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data         2237                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2237                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data     70773497                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     70773497                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.134217                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.134217                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 31637.683058                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 31637.683058                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data         7499                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total         7499                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks      1176861                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total      1176861                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks      1176861                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total      1176861                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks     33599845                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total     33599845                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks     33599845                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total     33599845                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse        4177.642078                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs          278777311                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs        139423037                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             1.999507                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      5629264944000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    34.399929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb_walker     7.794660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb_walker     1.255443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst    24.121398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  4110.070648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.004199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.000951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.002945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.501718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.509966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.tagAccesses       4601581533                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses      4601581533                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                        8                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                      8                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                         9                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  1                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses                   16                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   1                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                            8                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          9                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                       17                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                    9                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor            9                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0            9    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples   -365777160                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0   -365777160    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total   -365777160                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB            9    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total            9                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total           18                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits               6                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                  6                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses                2                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeMisses               1                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                  12                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses              8                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                      6                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                    3                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                  9                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 5629264837000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 5866621425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq        2091451                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp     107479916                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq         33723                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp        33723                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty     66889661                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean      1176867                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict    273186767                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        17021                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp        16776                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq     32997643                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp     32997535                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq      1177891                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq    104242653                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq       111417                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp       111416                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3532649                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    412442046                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       145996                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      3636811                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total         419757502                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    150704512                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port  10932582583                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       583256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port     14543456                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total        11098413807                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                  202814581                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic           2131038088                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples    343262803                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.006708                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.081626                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0          340960274     99.33%     99.33% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1            2302529      0.67%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total      343262803                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy  174940337987                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy   1767101968                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy 205941449259                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy     73184458                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy   1818887352                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy     11324500                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests    276995671                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests    138505779                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops      2300925                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops      2300925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                      7863062466                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.committedInsts                 2689189479                       # Number of instructions committed (Count)
system.cpu1.numVMExits                          76764                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                        7783                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                             68981                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data    124894764                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        124894764                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data    124894768                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       124894768                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data    986931336                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total      986931336                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data    986931444                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total     986931444                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data 86595383936054                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 86595383936054                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data 86595383936054                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 86595383936054                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data   1111826100                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total   1111826100                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data   1111826212                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total   1111826212                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.887667                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.887667                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.887667                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.887667                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 87742.055376                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 87742.055376                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 87742.045775                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 87742.045775                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs  11321819776                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         4630                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs    184301589                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          250                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     61.430940                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    18.520000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks     92537352                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total         92537352                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data    801807629                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total    801807629                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data    801807629                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total    801807629                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data    185123707                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total    185123707                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data    185123814                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total    185123814                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data        23849                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total        23849                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data 23183070188620                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 23183070188620                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data 23183080184120                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 23183080184120                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data   1368582000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total   1368582000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.166504                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.166504                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.166504                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.166504                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 125230.153200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 125230.153200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 125230.134812                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 125230.134812                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 57385.299174                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 57385.299174                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements             185121968                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data            1                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     46330878                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       46330878                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data    324988951                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total    324988951                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data 28898492920500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 28898492920500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data    371319829                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total    371319829                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.875226                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.875226                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 88921.462812                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 88921.462812                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data    232358763                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total    232358763                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data     92630188                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total     92630188                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data        22373                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total        22373                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data 11519083390000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 11519083390000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1368582000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total   1368582000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.249462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.249462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 124355.608455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 124355.608455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 61171.143789                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 61171.143789                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data            4                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total            4                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data          108                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          108                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data          112                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          112                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.964286                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.964286                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data          107                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          107                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data      9995500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total      9995500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.955357                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.955357                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 93415.887850                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 93415.887850                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::switch_cpus1.data         4903                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total           4903                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::switch_cpus1.data         1722                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total         1722                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::switch_cpus1.data    209873500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total    209873500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::switch_cpus1.data         6625                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total         6625                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::switch_cpus1.data     0.259925                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.259925                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::switch_cpus1.data 121877.758420                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 121877.758420                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrMisses::switch_cpus1.data         1722                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total         1722                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::switch_cpus1.data    208151500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total    208151500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::switch_cpus1.data     0.259925                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.259925                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::switch_cpus1.data 120877.758420                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 120877.758420                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data           15                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total           15                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data          366                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total          366                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data     21523686                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total     21523686                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data          381                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total          381                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.960630                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.960630                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 58807.885246                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 58807.885246                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data            2                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total            2                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data          364                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total          364                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data     20947686                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total     20947686                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.955381                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.955381                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 57548.587912                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 57548.587912                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data     78563871                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      78563871                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data    661942019                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total    661942019                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data 57696869491868                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total 57696869491868                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data    740505890                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total    740505890                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.893905                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.893905                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 87163.026120                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 87163.026120                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data    569448864                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total    569448864                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data     92493155                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total     92493155                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         1476                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         1476                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data 11663965850934                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total 11663965850934                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.124905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.124905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 126106.259981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 126106.259981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          522.209594                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           310025561                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs         185125180                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              1.674681                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       5629266050500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   522.209594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.509970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.509970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.tagAccesses        4632456532                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses       4632456532                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.demandHits::switch_cpus1.inst    186457681                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total        186457681                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst    186457681                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total       186457681                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst        24402                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total          24402                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst        24402                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total         24402                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   1323687995                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   1323687995                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   1323687995                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   1323687995                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst    186482083                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total    186482083                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst    186482083                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total    186482083                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.000131                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000131                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.000131                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000131                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 54245.061675                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 54245.061675                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 54245.061675                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 54245.061675                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs         3953                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           57                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     69.350877                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        20551                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            20551                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst         2827                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total         2827                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst         2827                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total         2827                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst        21575                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total        21575                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst        21575                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total        21575                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   1132253496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   1132253496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   1132253496                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   1132253496                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 52479.883940                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 52479.883940                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 52479.883940                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 52479.883940                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                 20551                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst    186457681                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total      186457681                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst        24402                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total        24402                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   1323687995                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   1323687995                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst    186482083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total    186482083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 54245.061675                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 54245.061675                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst         2827                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total         2827                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst        21575                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total        21575                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   1132253496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   1132253496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 52479.883940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 52479.883940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          483.564078                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs           186479256                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             21575                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           8643.302711                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       5629265396500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   483.564078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.472231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.472231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.tagAccesses         745949907                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        745949907                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb_walker      1444522                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb_walker           14                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst        12888                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data         1967                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         1459391                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb_walker      1444522                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb_walker           14                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst        12888                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data         1967                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        1459391                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb_walker       232567                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb_walker           13                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst         8687                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data    185121745                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total     185363012                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb_walker       232567                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb_walker           13                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst         8687                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data    185121745                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total    185363012                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb_walker  30682628320                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb_walker      1131488                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst    963051000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data 22835476554500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total 22867123365308                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb_walker  30682628320                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb_walker      1131488                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst    963051000                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data 22835476554500                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total 22867123365308                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb_walker      1677089                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb_walker           27                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst        21575                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data    185123712                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total    186822403                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb_walker      1677089                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb_walker           27                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst        21575                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data    185123712                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total    186822403                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb_walker     0.138673                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb_walker     0.481481                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.402642                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.999989                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.992188                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb_walker     0.138673                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb_walker     0.481481                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.402642                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.999989                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.992188                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 131930.275233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 87037.538462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 110861.171866                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 123353.831580                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 123364.004062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 131930.275233                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 87037.538462                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 110861.171866                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 123353.831580                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 123364.004062                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks     92532463                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total        92532463                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb_walker       232567                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb_walker           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst         8687                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data    185121745                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total    185363012                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb_walker       232567                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb_walker           13                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst         8687                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data    185121745                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total    185363012                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data        23849                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total        23849                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker  28356958320                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb_walker      1001488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst    876181000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data 20984259104500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total 21013493245308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker  28356958320                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb_walker      1001488                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst    876181000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data 20984259104500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total 21013493245308                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data   1100098500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total   1100098500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.138673                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.481481                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.402642                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.999989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.992188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.138673                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.481481                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.402642                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.999989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.992188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 121930.275233                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 77037.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 100861.171866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 113353.831580                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 113364.004062                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 121930.275233                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 77037.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 100861.171866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 113353.831580                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 113364.004062                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 46127.657344                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 46127.657344                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.replacements            185361787                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks           27                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total           27                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data           16                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total           16                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data         1453                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total         1453                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         1469                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         1469                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.989108                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.989108                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data         1453                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total         1453                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data     66024500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total     66024500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.989108                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.989108                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 45440.123882                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 45440.123882                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst        12888                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total        12888                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst         8687                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total         8687                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst    963051000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total    963051000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst        21575                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total        21575                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.402642                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.402642                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 110861.171866                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 110861.171866                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst         8687                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total         8687                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst    876181000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total    876181000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.402642                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.402642                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 100861.171866                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 100861.171866                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data          294                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total          294                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data     92493120                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total     92493120                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data 11475441804000                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total 11475441804000                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data     92493414                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total     92493414                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 124068.058294                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 124068.058294                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data     92493120                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total     92493120                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data 10550510604000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total 10550510604000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 114068.058294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 114068.058294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb_walker      1444522                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb_walker           14                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total       1444536                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb_walker       232567                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb_walker           13                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total       232580                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb_walker  30682628320                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb_walker      1131488                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total  30683759808                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb_walker      1677089                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb_walker           27                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total      1677116                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb_walker     0.138673                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb_walker     0.481481                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.138679                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 131930.275233                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb_walker 87037.538462                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 131927.765964                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb_walker       232567                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb_walker           13                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total       232580                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data        22373                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total        22373                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker  28356958320                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb_walker      1001488                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total  28357959808                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1100098500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total   1100098500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.138673                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.481481                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.138679                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 121930.275233                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 77037.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 121927.765964                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 49170.808564                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 49170.808564                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data         1673                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total         1673                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data     92628625                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total     92628625                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data 11360034750500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total 11360034750500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data     92630298                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total     92630298                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.999982                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.999982                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 122640.649697                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 122640.649697                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data     92628625                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total     92628625                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data 10433748500500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total 10433748500500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.999982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.999982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 112640.649697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 112640.649697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data           51                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total           51                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data          341                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total          341                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data     13331500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     13331500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data          392                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total          392                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data     0.869898                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.869898                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 39095.307918                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 39095.307918                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data          341                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total          341                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data      9921500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total      9921500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data     0.869898                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.869898                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 29095.307918                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 29095.307918                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data         1476                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total         1476                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks        20550                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total        20550                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks        20550                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total        20550                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks     92537352                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total     92537352                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks     92537352                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total     92537352                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        4177.651978                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs          371965300                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs        185372474                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             2.006583                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      5629264939000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.473509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb_walker     4.940363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb_walker     0.000247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst     0.804979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  4171.432881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.000098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.509208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.509967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.tagAccesses       6136840954                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses      6136840954                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 5629264837000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 5866621425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq        1760313                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp      94413392                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq          9633                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp         9633                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty    185073029                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean        20551                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict    192623947                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         2589                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp          898                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq     92494747                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp     92493617                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq        21575                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq     92884365                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         1470                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         1469                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        63701                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    555560689                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port           54                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port      3354178                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total         558978622                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2696064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port  17770750112                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port     13416712                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total        17786863104                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                  192834521                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic           5922373504                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples    379680719                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.001274                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.035667                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0          379197103     99.87%     99.87% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1             483616      0.13%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total      379680719                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy  279232444805                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy     32376971                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy 277728888365                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy        27000                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy   1677089499                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      2366500                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests    370289667                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests    185142984                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops       483613                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops       483613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 40531                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                40531                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                23887                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               23887                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       123058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         5354                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       128836                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   128836                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       174105                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         4063                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       178907                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    178907                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              566001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy               43001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              462000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus0.mmu.dtb_walker         4533                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.mmu.itb_walker          774                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.inst         4307                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.data       106273                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.dtb_walker         4964                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.itb_walker            5                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.inst          857                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.data        25125                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                   146838                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus0.mmu.dtb_walker         4533                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.mmu.itb_walker          774                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.inst         4307                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.data       106273                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.dtb_walker         4964                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.itb_walker            5                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.inst          857                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.data        25125                       # number of overall hits (Count)
system.llc.overallHits::total                  146838                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus0.mmu.dtb_walker       281382                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.mmu.itb_walker        48635                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.inst       930734                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.data    136696865                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.dtb_walker       227603                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.itb_walker            8                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.inst         7830                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.data    185088894                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total              323281951                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.dtb_walker       281382                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.itb_walker        48635                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.inst       930734                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.data    136696865                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.dtb_walker       227603                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.itb_walker            8                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.inst         7830                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.data    185088894                       # number of overall misses (Count)
system.llc.overallMisses::total             323281951                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus0.mmu.dtb_walker  32071110790                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.mmu.itb_walker   5492606298                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.inst  99097080000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.data 14264348981000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.dtb_walker  25476718127                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.itb_walker       729007                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.inst    762306500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.data 18943365167500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      33370614699222                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.dtb_walker  32071110790                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.itb_walker   5492606298                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.inst  99097080000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.data 14264348981000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.dtb_walker  25476718127                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.itb_walker       729007                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.inst    762306500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.data 18943365167500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     33370614699222                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus0.mmu.dtb_walker       285915                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.mmu.itb_walker        49409                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.inst       935041                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.data    136803138                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.dtb_walker       232567                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.itb_walker           13                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.inst         8687                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.data    185114019                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total            323428789                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.dtb_walker       285915                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.itb_walker        49409                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.inst       935041                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.data    136803138                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.dtb_walker       232567                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.itb_walker           13                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.inst         8687                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.data    185114019                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total           323428789                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus0.mmu.dtb_walker     0.984146                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.mmu.itb_walker     0.984335                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.inst     0.995394                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.data     0.999223                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.dtb_walker     0.978656                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.itb_walker     0.615385                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.inst     0.901347                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.data     0.999864                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.999546                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.dtb_walker     0.984146                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.itb_walker     0.984335                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.inst     0.995394                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.data     0.999223                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.dtb_walker     0.978656                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.itb_walker     0.615385                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.inst     0.901347                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.data     0.999864                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.999546                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 113977.122879                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 112935.258518                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.inst 106471.967286                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.data 104350.227644                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 111934.895968                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 91125.875000                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.inst 97357.151980                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.data 102347.389722                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   103224.490560                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 113977.122879                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 112935.258518                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.inst 106471.967286                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.data 104350.227644                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 111934.895968                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 91125.875000                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.inst 97357.151980                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.data 102347.389722                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  103224.490560                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks           125742190                       # number of writebacks (Count)
system.llc.writebacks::total                125742190                       # number of writebacks (Count)
system.llc.demandMshrHits::switch_cpus0.mmu.dtb_walker           22                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.data          118                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.mmu.dtb_walker           15                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.inst          139                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.data          103                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::total                  458                       # number of demand (read+write) MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.mmu.dtb_walker           22                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.inst           61                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.data          118                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.mmu.dtb_walker           15                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.inst          139                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.data          103                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::total                 458                       # number of overall MSHR hits (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.dtb_walker       281360                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.itb_walker        48635                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.inst       930673                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.data    136696747                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.dtb_walker       227588                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.inst         7691                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.data    185088791                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total          323281493                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.dtb_walker       281360                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.itb_walker        48635                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.inst       930673                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.data    136696747                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.dtb_walker       227588                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.inst         7691                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.data    185088791                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total         323281493                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus0.data        58437                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus1.data        23849                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total        82286                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  28552308785                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   4884668798                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.inst  87459021512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.data 12555631412504                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker  22630646619                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.itb_walker       629007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.inst    653791001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.data 16629746963535                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  29329559441761                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  28552308785                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   4884668798                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.inst  87459021512                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.data 12555631412504                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker  22630646619                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.itb_walker       629007                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.inst    653791001                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.data 16629746963535                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 29329559441761                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus0.data   1264108500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus1.data    551396000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   1815504500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.984069                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.984335                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.inst     0.995329                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.data     0.999222                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.978591                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.615385                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.inst     0.885346                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.data     0.999864                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.999545                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.984069                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.984335                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.inst     0.995329                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.data     0.999222                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.978591                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.615385                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.inst     0.885346                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.data     0.999864                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.999545                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 101479.630313                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 100435.258518                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.inst 93973.953808                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.data 91850.257508                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 99436.906247                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 78625.875000                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.inst 85007.281368                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.data 89847.401745                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 90724.523602                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 101479.630313                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 100435.258518                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.inst 93973.953808                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.data 91850.257508                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 99436.906247                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 78625.875000                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.inst 85007.281368                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.data 89847.401745                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 90724.523602                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus0.data 21631.988295                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus1.data 23120.298545                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 22063.346134                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                     339633055                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks     53843097                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total      53843097                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus0.data         1007                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total             1007                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus0.data       106297                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus1.data         1451                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total         107748                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus0.data       107304                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus1.data         1451                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total       108755                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus0.data     0.990615                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.990741                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus0.data       106297                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus1.data         1451                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total       107748                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus0.data   2300086500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus1.data     31857000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total   2331943500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus0.data     0.990615                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.990741                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 21638.301175                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 21955.203308                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21642.568772                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus0.data        25570                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::switch_cpus1.data           48                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total                25618                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus0.data     32779407                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus1.data     92492871                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total          125272278                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus0.data 3723630697000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus1.data 9531114116000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  13254744813000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus0.data     32804977                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus1.data     92492919                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total        125297896                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus0.data     0.999221                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus1.data     0.999999                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.999796                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus0.data 113596.646120                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus1.data 103047.013385                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 105807.486098                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus0.data     32779407                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus1.data     92492871                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total      125272278                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus0.data 3313888108003                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus1.data 8374952575309                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 11688840683312                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus0.data     0.999221                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus1.data     0.999999                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.999796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus0.data 101096.646074                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus1.data 90547.006323                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 93307.480872                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus0.data        50938                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus1.data        22373                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total        73311                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus0.data   1264108500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus1.data    551396000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   1815504500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 24816.610389                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 24645.599607                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 24764.421437                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.dtb_walker         4533                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.itb_walker          774                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.inst         4307                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.data        80703                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.dtb_walker         4964                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.itb_walker            5                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.inst          857                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.data        25077                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total           121220                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.dtb_walker       281382                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.itb_walker        48635                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.inst       930734                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.data    103917458                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.dtb_walker       227603                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.itb_walker            8                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.inst         7830                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.data     92596023                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total      198009673                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb_walker  32071110790                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.itb_walker   5492606298                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.inst  99097080000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.data 10540718284000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb_walker  25476718127                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.itb_walker       729007                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.inst    762306500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.data 9412251051500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 20115869886222                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.dtb_walker       285915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.itb_walker        49409                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.inst       935041                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.data    103998161                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.dtb_walker       232567                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.itb_walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.inst         8687                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.data     92621100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total    198130893                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.dtb_walker     0.984146                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.itb_walker     0.984335                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.inst     0.995394                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.data     0.999224                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.dtb_walker     0.978656                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.itb_walker     0.615385                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.inst     0.901347                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.data     0.999729                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.999388                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 113977.122879                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb_walker 112935.258518                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.inst 106471.967286                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.data 101433.565513                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 111934.895968                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb_walker 91125.875000                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.inst 97357.151980                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.data 101648.545440                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 101590.339408                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb_walker           22                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.inst           61                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.data          118                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb_walker           15                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.inst          139                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.data          103                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::total          458                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb_walker       281360                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb_walker        48635                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.inst       930673                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.data    103917340                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb_walker       227588                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.inst         7691                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.data     92595920                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total    198009215                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  28552308785                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   4884668798                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.inst  87459021512                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.data 9241743304501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker  22630646619                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb_walker       629007                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.inst    653791001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.data 8254794388226                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 17640718758449                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.984069                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.984335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.995329                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.999223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.978591                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.615385                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.885346                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.999728                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.999386                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 101479.630313                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 100435.258518                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 93973.953808                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 88933.601500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 99436.906247                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 78625.875000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 85007.281368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 89148.575750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 89090.392881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus0.data         1474                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus1.data          163                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                1637                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus0.data           82                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::switch_cpus1.data           25                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total               107                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus0.data       678000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::switch_cpus1.data       376500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total      1054500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus0.data         1556                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus1.data          188                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total            1744                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus0.data     0.052699                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::switch_cpus1.data     0.132979                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.061353                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus0.data  8268.292683                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::switch_cpus1.data        15060                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  9855.140187                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus0.data           82                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::switch_cpus1.data           25                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total           107                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus0.data      2386000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus1.data       756000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      3142000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus0.data     0.052699                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::switch_cpus1.data     0.132979                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.061353                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 29097.560976                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus1.data        30240                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 29364.485981                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus0.data         7499                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus1.data         1476                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total         8975                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks    125821824                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total       125821824                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks    125821824                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total    125821824                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                16710.278569                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   592826578                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                 339666830                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      1.745318                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               5629264926000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks    523.919124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.dtb_walker    14.588089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.itb_walker     2.371360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.inst    28.978774                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.data  6321.358820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.dtb_walker    11.770685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.itb_walker     0.000391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.inst     0.943537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.data  9806.347789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.015989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.000445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.inst     0.000884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.data     0.192913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.inst     0.000029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.data     0.299266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.509957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses               10688114206                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses              10688114206                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples 125742190.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb_walker::samples    281360.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb_walker::samples     48635.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples    930673.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples 136696141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb_walker::samples    227588.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb_walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples      7691.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples 185088789.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000300069750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      7851774                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      7851774                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           673192309                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState          118422143                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   323281490                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                  125742190                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 323281490                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                125742190                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    605                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      13.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             323281490                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6            125742190                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                64539583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                81314303                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                77302801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                52538055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                24464948                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                11733484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                 8874291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                 2492771                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   18055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   8963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1351770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                3342732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                5231629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                6670663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                7658749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                8342893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                8783977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                9045257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                9262644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                9244596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                9182190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                9393085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                9388589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                9134105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31               10661509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                8285159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 295546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                 140668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  87546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  59123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  41761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  30309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  22377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  17006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  12638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   9690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   7375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   5744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   4477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   3353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      7851774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      41.172974                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     33.484503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     43.086311                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047      7851764    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       7851774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      7851774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.014494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.013477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.190979                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::15                1      0.00%      0.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          7796280     99.29%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17            19367      0.25%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            19474      0.25%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            12021      0.15%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3872      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              633      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              107      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               18      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       7851774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   38720                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys             20690015360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           8047500160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1799775579.50373840                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              700033035.83919752                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  5861675453499                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      13054.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb_walker     18007040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb_walker      3112640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst     59563072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data   8748553024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb_walker     14565632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb_walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       492224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data  11845682496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   8047500160                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb_walker 1566389.888419444673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb_walker 270761.203523172066                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 5181250.983170989901                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 761015969.037385106087                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb_walker 1267029.932917275233                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb_walker 44.537670981503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 42817.403439842012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 1030427948.355843544006                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 700033035.839197516441                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb_walker       281360                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb_walker        48635                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst       930673                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data    136696746                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb_walker       227588                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb_walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst         7691                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data    185088789                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks    125742190                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb_walker  15988144958                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb_walker   2716130108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst  44024300411                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data 6552172925131                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb_walker  12496200621                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb_walker       273750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    308820133                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data 8476092109416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 150968594320756                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb_walker     56824.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb_walker     55847.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     47303.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     47932.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb_walker     54907.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb_walker     34218.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     40153.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     45794.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1200620.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb_walker     18007040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb_walker      3112640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst     59563072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data   8748591744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb_walker     14565632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       492224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data  11845682496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total    20690015360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst     59563072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       492224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     60055296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   8047500160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   8047500160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb_walker       281360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb_walker        48635                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst       930673                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data    136696746                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb_walker       227588                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst         7691                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data    185088789                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       323281490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks    125742190                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total      125742190                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb_walker      1566390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb_walker       270761                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst      5181251                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data    761019337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb_walker      1267030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb_walker           45                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst        42817                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data   1030427948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1799775580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst      5181251                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst        42817                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5224068                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    700033036                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        700033036                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    700033036                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb_walker      1566390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb_walker       270761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst      5181251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data    761019337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb_walker      1267030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb_walker           45                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst        42817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data   1030427948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2499808615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            323280885                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts           125742190                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0     20354638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1     20303807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2     20174904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3     20271315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4     20180079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5     20216907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6     20273935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7     20279417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8     20238019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9     20190471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10     20004014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11     20004423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12     20052769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13     20206486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14     20259539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15     20270162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      8049840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      7886557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      7771270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      7783758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      7781816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      7764306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      7841012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      7917324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      7904304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      7889292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      7810852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      7818967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      7856314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      7785093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      7947703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      7933782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            9042282310778                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          1616404425000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       15103798904528                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27970.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           46720.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits           282579278                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits          108670964                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     57772833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   497.421977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   334.188851                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.619622                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      8859058     15.33%     15.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255     12989435     22.48%     37.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      5840816     10.11%     47.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      4114921      7.12%     55.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639      4195838      7.26%     62.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767      2867846      4.96%     67.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895      2745387      4.75%     72.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023      2562284      4.44%     76.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151     13597248     23.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     57772833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead           20689976640                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         8047500160                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1799.772211                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              700.033036                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   19.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               14.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    206383299360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    109695325080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1157072714280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  327794509260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 462794417280.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2561113293690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  96055643040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  4920909201990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   428.058271                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 188370036144                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 195767520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 5482483869356                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    206114728260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    109552576155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1151152804620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  328579722540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 462794417280.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2559112976160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  97740120960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4915047345975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   427.548362                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 191529991068                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 195767520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 5479323914432                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               282680                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           198291895                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               43356                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              43356                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty     125742190                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict         197387408                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               980                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq          125272555                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp         125272275                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      198009215                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         107750                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       128836                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       469784                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        53446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port    969801588                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total    970453660                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               970453660                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       178907                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       939568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio       106880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port  28737515520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total  28738740887                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              28738740887                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             1152                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          323472786                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                323472786    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            323472786                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              610998                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy           86722241                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           17383888                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       1321924783915                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1695691227174                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      646520098                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    323354183                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles             11723336102                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             3960127338                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          889833                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            4000367058                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued        304449                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined     27589730                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined     22941061                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved       144695                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples  11559242344                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.346075                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.003445                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0       9958652126     86.15%     86.15% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        410676358      3.55%     89.71% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        541854922      4.69%     94.39% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3        330903938      2.86%     97.26% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4        146556784      1.27%     98.52% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5        115071880      1.00%     99.52% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         39880564      0.35%     99.86% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         12767054      0.11%     99.98% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          2878718      0.02%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total  11559242344                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu         530854      2.59%      2.59% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult         66154      0.32%      2.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv         151665      0.74%      3.65% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%      3.65% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%      3.65% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%      3.65% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult          974      0.00%      3.65% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc       280175      1.37%      5.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%      5.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      1243444      6.06%     11.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu        858069      4.18%     15.26% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp        188384      0.92%     16.18% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt           179      0.00%     16.18% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc       480780      2.34%     18.52% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     18.52% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     18.52% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift       492492      2.40%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd          963      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp          326      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult          235      0.00%     20.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc       269794      1.32%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     22.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      11266146     54.91%     77.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite      4685999     22.84%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass       620722      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu   1539028963     38.47%     38.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult      2014386      0.05%     38.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        60857      0.00%     38.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd      3561988      0.09%     38.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp        72929      0.00%     38.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt        24388      0.00%     38.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult      1184168      0.03%     38.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc    818270421     20.45%     59.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv         1952      0.00%     59.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc      4286243      0.11%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd       299877      0.01%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2464566      0.06%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp      1196626      0.03%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt      1815937      0.05%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      4807018      0.12%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift      1799241      0.04%     59.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     59.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     59.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd      2373557      0.06%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp      1191601      0.03%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       591085      0.01%     59.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      2394406      0.06%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc      2453686      0.06%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead   1309308869     32.73%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite    300543572      7.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   4000367058                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.341231                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   20516633                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.005129                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads     14768746963                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1630166675                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1596659064                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads      4812050579                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites     2358646944                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses   2351758073                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1606483062                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses         2413779907                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               3980641728                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts           1298488694                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts          3097345                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                     889074                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                1591173946                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches             274708209                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           292685252                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.339549                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                1121560                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles              164093758                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles               15453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         3204709127                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           3933427441                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      3.658159                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 3.658159                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.273362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.273362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        3144447159                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1080031949                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads        5272500018                       # number of vector regfile reads (Count)
system.switch_cpus0.ccRegfileReads          776379480                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         776731642                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads      22599606739                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites       834619136                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads   1272236343                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    294089755                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads     12378887                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     26780220                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      283129087                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted    271945207                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      2177264                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups    236990222                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits      235910510                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.995444                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        4356343                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect        17022                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups      1144992                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       536432                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses       608560                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted        63707                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts     27655420                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       745138                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      2153004                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples  11554658698                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.340485                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.259659                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0  10436391303     90.32%     90.32% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    286147168      2.48%     92.80% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2    150168682      1.30%     94.10% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3    151557243      1.31%     95.41% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4    270696359      2.34%     97.75% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5     77190286      0.67%     98.42% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      9039382      0.08%     98.50% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     17690006      0.15%     98.65% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    155778269      1.35%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total  11554658698                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   3205467299                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    3934185613                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs         1556764312                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads           1265356547                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                344451                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars            1014886                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches         272963328                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions   2351451296                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         2827716767                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      3416551                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass       277940      0.01%      0.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu   1526549556     38.80%     38.81% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult      1974963      0.05%     38.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        51469      0.00%     38.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3561901      0.09%     38.95% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp        61548      0.00%     38.95% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt        23388      0.00%     38.95% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult      1184139      0.03%     38.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc    818267970     20.80%     59.78% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv         1952      0.00%     59.78% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc      4263743      0.11%     59.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd       298133      0.01%     59.90% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.90% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2422184      0.06%     59.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp      1189373      0.03%     59.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt      1797678      0.05%     60.04% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4772789      0.12%     60.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift      1785956      0.05%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      2366294      0.06%     60.26% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.26% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp      1184124      0.03%     60.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       591085      0.02%     60.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      2378018      0.06%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc      2417098      0.06%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.43% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead   1265356547     32.16%     92.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite    291407765      7.41%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   3934185613                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    155778269                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       268938825                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles  10778477521                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         67314652                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles    442170911                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       2340433                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved    232416565                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       366256                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    3973745254                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       950978                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     97033294                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            3292485569                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          283129087                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches    240803285                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles          11448230399                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles        5407255                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles           7900924                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles       892166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingDrainCycles           10                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles      2478558                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         2031                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         1335                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines         43452566                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes       592111                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes           15773                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples  11559242344                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.349107                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     1.615306                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0     11027162800     95.40%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         4652415      0.04%     95.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2         8064325      0.07%     95.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         5314225      0.05%     95.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        20191446      0.17%     95.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5         6041353      0.05%     95.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6         6207435      0.05%     95.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         2395205      0.02%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       479213140      4.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total  11559242344                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.024151                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.280849                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          2340433                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          26867156                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles      2922416772                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    3961906245                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts      3684489                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts      1272236343                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      294089755                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       823788                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents           301629                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents      2921454780                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       241171                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      1382954                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect       862461                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      2245415                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      3949375026                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     3948417137                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       2782331613                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       3700474161                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               0.336800                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.751885                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads             884617                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads        6879796                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses         7737                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       241171                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores       2681990                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads      1668496                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache      22877824                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples   1265343932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean   111.985243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev   150.665067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     646696526     51.11%     51.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19     21215316      1.68%     52.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29      9994760      0.79%     53.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      5601442      0.44%     54.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49      2897746      0.23%     54.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59      2069905      0.16%     54.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69      1911144      0.15%     54.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79      6311522      0.50%     55.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89      4227055      0.33%     55.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99      4166082      0.33%     55.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109      3714172      0.29%     56.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119      3354119      0.27%     56.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129      5157238      0.41%     56.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139     11832153      0.94%     57.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149      6265204      0.50%     58.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159      3600182      0.28%     58.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169      4157324      0.33%     58.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179     10084452      0.80%     59.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189      7908462      0.63%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199    246006056     19.44%     79.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209     55197730      4.36%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219     15137853      1.20%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229     11259753      0.89%     86.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239      7689641      0.61%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249     23201149      1.83%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259     36493079      2.88%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269      4837913      0.38%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279      3436367      0.27%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289      2685209      0.21%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299      2653800      0.21%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows     95580578      7.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         7580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total   1265343932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.alignFaults                 3                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.prefetchFaults             23                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus0.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus0.mmu.permsFaults            379805                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readHits       1270621197                       # Read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses        9125526                       # Read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits       292656751                       # Write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses       7694915                       # Write misses (Count)
system.switch_cpus0.mmu.dtb.inserts           1884730                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries          303                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.readAccesses   1279746723                       # Read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses    300351666                       # Write accesses (Count)
system.switch_cpus0.mmu.dtb.hits           1563277948                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses           16820441                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses       1580098389                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb_walker.walks     16632492                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongDescriptor     16632492                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2        29307                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      1667497                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.squashedBefore     14908457                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::samples      1724035                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::mean 15289.546036                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::stdev 150814.967312                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::0-262143      1703386     98.80%     98.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::262144-524287         2854      0.17%     98.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::524288-786431         3929      0.23%     99.20% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::786432-1.04858e+06         3103      0.18%     99.38% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.31072e+06         2225      0.13%     99.50% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.31072e+06-1.57286e+06         1994      0.12%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.57286e+06-1.83501e+06         2026      0.12%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.83501e+06-2.09715e+06         2043      0.12%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.09715e+06-2.3593e+06         1544      0.09%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.3593e+06-2.62144e+06          689      0.04%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.62144e+06-2.88358e+06          191      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.88358e+06-3.14573e+06           45      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::3.14573e+06-3.40787e+06            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::total      1724035                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::samples     16574377                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::mean 34225.733130                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::gmean 14496.696083                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::stdev 92358.594426                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::0-262143     16418601     99.06%     99.06% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::262144-524287       112191      0.68%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::524288-786431        13480      0.08%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::786432-1.04858e+06         5974      0.04%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.31072e+06         4664      0.03%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.57286e+06         3939      0.02%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.57286e+06-1.83501e+06         3008      0.02%     99.92% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.83501e+06-2.09715e+06         2848      0.02%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.09715e+06-2.3593e+06         5025      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.3593e+06-2.62144e+06         3235      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.62144e+06-2.88358e+06         1055      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.88358e+06-3.14573e+06          304      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::3.14573e+06-3.40787e+06           53      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::total     16574377                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::samples 5860197977444                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::mean     0.232004                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::stdev     1.213329                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::0-3 5824155219944     99.38%     99.38% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::4-7   8793488500      0.15%     99.54% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::8-11   9242091500      0.16%     99.69% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::12-15  10175528000      0.17%     99.87% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::16-19    766168000      0.01%     99.88% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::20-23   3386433500      0.06%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::24-27   1695402500      0.03%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::28-31   1982525500      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::32-35       170500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::36-39       949500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::total 5860197977444                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pageSizes::4KiB      1667497     98.27%     98.27% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::2MiB        29307      1.73%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::total      1696804                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Data     16632492                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::total     16632492                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Data      1696804                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::total      1696804                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin::total     18329296                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits         43699277                       # Inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses         184470                       # Inst misses (Count)
system.switch_cpus0.mmu.itb.inserts            175347                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries          327                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.instAccesses     43883747                       # Inst accesses (Count)
system.switch_cpus0.mmu.itb.hits             43699277                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses             184470                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses         43883747                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb_walker.walks        65327                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb_walker.walksLongDescriptor        65327                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2         3684                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        52520                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.squashedBefore         4143                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::samples        61184                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::mean  1410.948941                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::stdev 13302.060517                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::0-65535        60499     98.88%     98.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::65536-131071          540      0.88%     99.76% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::131072-196607          106      0.17%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::196608-262143           25      0.04%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::262144-327679            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::327680-393215            6      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::393216-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::458752-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::total        61184                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::samples        60347                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::mean 115992.377417                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::gmean 78158.009144                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::stdev 87187.786301                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::0-65535        15304     25.36%     25.36% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::65536-131071        31078     51.50%     76.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::131072-196607         8350     13.84%     90.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::196608-262143         2528      4.19%     94.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::262144-327679          824      1.37%     96.25% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::327680-393215         1243      2.06%     98.31% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::393216-458751          361      0.60%     98.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::458752-524287          333      0.55%     99.46% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::524288-589823          204      0.34%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::589824-655359           70      0.12%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::655360-720895           24      0.04%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::720896-786431           22      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::786432-851967            4      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::851968-917503            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::total        60347                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::samples 1616674204496                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::mean     0.822311                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::stdev     0.382285                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::0 287285116352     17.77%     17.77% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::1 1329370358144     82.23%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::2     17579500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::3      1150500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::total 1616674204496                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pageSizes::4KiB        52520     93.45%     93.45% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::2MiB         3684      6.55%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::total        56204                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        65327                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::total        65327                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        56204                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::total        56204                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin::total       121531                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.l2_shared.partialHits     16445901                       # partial translation hits (Count)
system.switch_cpus0.mmu.l2_shared.instHits       174858                       # Inst hits (Count)
system.switch_cpus0.mmu.l2_shared.instMisses         9612                       # Inst misses (Count)
system.switch_cpus0.mmu.l2_shared.readHits      8900095                       # Read hits (Count)
system.switch_cpus0.mmu.l2_shared.readMisses       225431                       # Read misses (Count)
system.switch_cpus0.mmu.l2_shared.writeHits      7678017                       # Write hits (Count)
system.switch_cpus0.mmu.l2_shared.writeMisses        16898                       # Write misses (Count)
system.switch_cpus0.mmu.l2_shared.inserts      1767143                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushedEntries         2916                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.l2_shared.readAccesses      9125526                       # Read accesses (Count)
system.switch_cpus0.mmu.l2_shared.writeAccesses      7694915                       # Write accesses (Count)
system.switch_cpus0.mmu.l2_shared.instAccesses       184470                       # Inst accesses (Count)
system.switch_cpus0.mmu.l2_shared.hits       16752970                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.l2_shared.misses       251941                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.l2_shared.accesses     17004911                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus0.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus0.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus0.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus0.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions            9                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 1931875.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 2855563.339752                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::underflows            2     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            2     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value      6047500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON   4012912248                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED      7727502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 11491865622750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       2340433                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       310408853                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles     2984385582                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles     66714633                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        466755602                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles   7728637239                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    3968720588                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents       273173                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents      21824940                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents    6730692351                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents     960509319                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands   5433027963                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups        12247474339                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      3114753196                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups      2774907564                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps   5395118186                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps        37909777                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing         871796                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        78891                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts       1319406038                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads             15360639334                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             7928271488                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      3204709127                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        3933427441                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles             11717015257                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             2227920632                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded           42756                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            3090459851                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued         25055                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      2217726                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      1622232                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved         5621                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples  11715985803                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.263781                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     0.912173                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0      10638661911     90.80%     90.80% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        170198409      1.45%     92.26% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2        248471025      2.12%     94.38% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3        322088681      2.75%     97.13% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4        261885062      2.24%     99.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55943414      0.48%     99.84% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          7159430      0.06%     99.90% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7          5783517      0.05%     99.95% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          5794354      0.05%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total  11715985803                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          34992      0.03%      0.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult         63977      0.05%      0.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv         162049      0.12%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead     133133314     98.84%     99.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1300481      0.97%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         1550      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu   1114964383     36.08%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       121504      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        49794      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     36.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead   1225055501     39.64%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite    750267119     24.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   3090459851                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.263758                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                  134694813                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.043584                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads     18031624310                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     2230249814                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   2226975371                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads            1063                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites            606                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses          460                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         3225152567                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                547                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               3076007450                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts           1220323116                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           107500                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                      80104                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                1960932887                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              93773507                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           740609771                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.262525                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                  12631                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                1029454                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles             6335727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          930334057                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           2225745662                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                     12.594417                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                12.594417                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.079400                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.079400                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        3748110482                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites       1762516783                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads               460                       # number of vector regfile reads (Count)
system.switch_cpus1.ccRegfileReads          278808443                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         278613537                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads      11985105911                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           34923                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    371515999                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    740800283                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       244981                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       132651                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       94152369                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     93434757                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect        22209                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     93231379                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits       93210119                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.999772                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed         292666                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect          243                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups        28110                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        26337                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses         1773                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         1322                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      2220196                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls        37135                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts        15983                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples  11715651945                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.189987                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.139760                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0  11346408095     96.85%     96.85% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1      2262169      0.02%     96.87% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     88342042      0.75%     97.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3       153535      0.00%     97.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4       160300      0.00%     97.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5       882449      0.01%     97.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6     88450451      0.75%     98.39% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7      1284364      0.01%     98.40% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8    187708540      1.60%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total  11715651945                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    930410272                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    2225821877                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs         1111592333                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            371077963                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                  6625                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              26993                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          93570902                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions          448                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         2132839008                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       184646                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass           28      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu   1114093346     50.05%     50.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       104542      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        31628      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    371077963     16.67%     66.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite    740514370     33.27%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   2225821877                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples    187708540                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles        94337292                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles  11342464915                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         93514518                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles    185600198                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         68876                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     93147801                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred         6340                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    2228599466                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts        22307                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    187263456                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts             933769994                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           94152369                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     93529122                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles          11527731354                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         150305                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles              1176                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles       800106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingDrainCycles           53                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       112756                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         1570                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        186482085                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        27673                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes               2                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples  11715985803                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.190317                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     1.137971                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0     11343225724     96.82%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         1483282      0.01%     96.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        92282667      0.79%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3          286553      0.00%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          204799      0.00%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          285530      0.00%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        91982321      0.79%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         1179429      0.01%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       185055498      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total  11715985803                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.008036                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.079694                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles            68876                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles           4842607                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles      6464642148                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    2228043492                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts         3044                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       371515999                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      740800283                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts        23661                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents            23286                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents      6464591020                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents        69398                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect         6492                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect        14912                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts        21404                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      2227046851                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     2226975831                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1197136587                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       2108727102                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.190063                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.567706                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads              48976                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         438036                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        69398                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        285913                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        87939                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache     183995569                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    371077840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean   305.828989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev   126.980899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9        966625      0.26%      0.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19        16505      0.00%      0.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       139397      0.04%      0.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39        35049      0.01%      0.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49        18372      0.00%      0.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        18039      0.00%      0.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69        19354      0.01%      0.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        19336      0.01%      0.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89        14880      0.00%      0.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99        50369      0.01%      0.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109        17876      0.00%      0.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         6287      0.00%      0.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129         8049      0.00%      0.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139         9003      0.00%      0.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149         4221      0.00%      0.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159         5883      0.00%      0.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169         5701      0.00%      0.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179        55387      0.01%      0.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189       341623      0.09%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199     10798317      2.91%      3.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209     50343970     13.57%     16.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219     43892816     11.83%     28.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229     22393901      6.03%     34.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239     19614633      5.29%     40.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249     13281940      3.58%     43.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259     15237516      4.11%     47.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269     20904146      5.63%     53.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279     16473892      4.44%     57.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289      9563818      2.58%     60.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299      8306736      2.24%     62.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows    138514199     37.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         2286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    371077840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.prefetchFaults             12                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus1.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus1.mmu.permsFaults              3718                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readHits        371435924                       # Read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses        4745899                       # Read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits       740605336                       # Write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses       9648935                       # Write misses (Count)
system.switch_cpus1.mmu.dtb.inserts           1695878                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.readAccesses    376181823                       # Read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses    750254271                       # Write accesses (Count)
system.switch_cpus1.mmu.dtb.hits           1112041260                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses           14394834                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses       1126436094                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb_walker.walks     14345269                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongDescriptor     14345269                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         3212                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      1643113                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.squashedBefore     12697917                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::samples      1647352                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::mean   273.469787                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::stdev 10271.708934                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::0-131071      1646379     99.94%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::131072-262143          260      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::262144-393215          189      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::393216-524287          402      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::524288-655359           82      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::655360-786431           24      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::786432-917503            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::917504-1.04858e+06            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::1.17965e+06-1.31072e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::total      1647352                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::samples     14342034                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::mean 33868.068400                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::gmean 16888.572414                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::stdev 55106.729139                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::0-131071     13673236     95.34%     95.34% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::131072-262143       549198      3.83%     99.17% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::262144-393215        82810      0.58%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::393216-524287        28880      0.20%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::524288-655359         6457      0.05%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::655360-786431         1146      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::786432-917503          256      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06           47      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.17965e+06-1.31072e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.44179e+06-1.57286e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::total     14342034                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::samples 5855943209648                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::mean     0.081158                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::stdev     1.057130                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::0-3 5822664351148     99.43%     99.43% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::4-7  17780063500      0.30%     99.74% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::8-11   3493111500      0.06%     99.79% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::12-15   5678930000      0.10%     99.89% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::16-19    965617000      0.02%     99.91% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::20-23   3263768500      0.06%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::24-27     93390500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::28-31   1968065500      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::32-35     34649500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::36-39        81000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::40-43       836500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::44-47       267500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::48-51         7000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::52-55        28500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::56-59        42000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::total 5855943209648                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pageSizes::4KiB      1643113     99.80%     99.80% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::2MiB         3212      0.20%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::total      1646325                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Data     14345269                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::total     14345269                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Data      1646325                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::total      1646325                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin::total     15991594                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits        186485067                       # Inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses             11                       # Inst misses (Count)
system.switch_cpus1.mmu.itb.inserts                10                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries           10                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.instAccesses    186485078                       # Inst accesses (Count)
system.switch_cpus1.mmu.itb.hits            186485067                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses                 11                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses        186485078                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb_walker.walks            9                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb_walker.walksLongDescriptor            9                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::samples            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::0            9    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::total            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::samples            8                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::mean       161750                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::gmean 94586.533305                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::stdev 183963.505698                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::32768-65535            3     37.50%     37.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::65536-98303            2     25.00%     62.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::131072-163839            1     12.50%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::425984-458751            1     12.50%     87.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::458752-491519            1     12.50%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::total            8                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::samples  -1437287556                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::0  -1437287556    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::total  -1437287556                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pageSizes::4KiB            2     25.00%     25.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::2MiB            6     75.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::total            8                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Inst            9                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::total            9                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Inst            8                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::total            8                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin::total           17                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.l2_shared.partialHits     14174369                       # partial translation hits (Count)
system.switch_cpus1.mmu.l2_shared.instHits            2                       # Inst hits (Count)
system.switch_cpus1.mmu.l2_shared.instMisses            9                       # Inst misses (Count)
system.switch_cpus1.mmu.l2_shared.readHits      4683459                       # Read hits (Count)
system.switch_cpus1.mmu.l2_shared.readMisses        62440                       # Read misses (Count)
system.switch_cpus1.mmu.l2_shared.writeHits      9540463                       # Write hits (Count)
system.switch_cpus1.mmu.l2_shared.writeMisses       108472                       # Write misses (Count)
system.switch_cpus1.mmu.l2_shared.inserts      1654103                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMvaAsid          120                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbAsid            5                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushedEntries         1280                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.l2_shared.readAccesses      4745899                       # Read accesses (Count)
system.switch_cpus1.mmu.l2_shared.writeAccesses      9648935                       # Write accesses (Count)
system.switch_cpus1.mmu.l2_shared.instAccesses           11                       # Inst accesses (Count)
system.switch_cpus1.mmu.l2_shared.hits       14223924                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.l2_shared.misses       170921                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.l2_shared.accesses     14394845                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus1.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus1.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus1.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus1.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions            5                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 1583932000.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 2240017408.462853                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   3167863500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON   8044875749                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   3167864001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 11484673522750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         68876                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       141004974                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles     6470344534                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles     28673214                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        232137104                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles   4843757097                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    2228249306                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        21491                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        228909                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents         22002                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents    4811469960                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands   2042594425                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         3157273689                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      2876716949                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups             541                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2040331344                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         2263081                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         170306                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        16263                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        830165033                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads             13755963456                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             4456415435                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       930334057                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        2225745662                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             282680                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp         198422605                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             43356                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            43356                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty    251564014                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict       411595401                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            2614                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           2614                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq        125298332                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp       125298332                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq    198139925                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq       108758                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp       108758                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port    415007220                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port    556260129                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total             971267349                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port  10968096823                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port  17785167776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total            28753264599                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                      339643396                       # Total snoops (Count)
system.tollcbus.snoopTraffic               8048106112                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        663264970                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.106853                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.310015                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              592616545     89.35%     89.35% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1               70425037     10.62%     99.97% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                 223388      0.03%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          663264970                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 11495886262500                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      449405874630                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy     207222620504                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy     278069621746                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    647075989                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests    323528353                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests       295965                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops       70350771                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops     70127383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops       223388                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        6                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
