
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_verifier.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_gen_c_verifier>:
       0:	push	{fp, lr}
       4:	mov	fp, sp
       8:	sub	sp, sp, #32
       c:	str	r0, [fp, #-4]
      10:	ldr	r0, [fp, #-4]
      14:	bl	7c <gen_verifier_pretext>
      18:	ldr	r1, [fp, #-4]
      1c:	str	r0, [fp, #-8]
      20:	mov	r0, r1
      24:	bl	1b4 <gen_verifier_prototypes>
      28:	ldr	r1, [fp, #-4]
      2c:	str	r0, [fp, #-12]
      30:	mov	r0, r1
      34:	bl	26c <gen_union_verifiers>
      38:	ldr	r1, [fp, #-4]
      3c:	str	r0, [sp, #16]
      40:	mov	r0, r1
      44:	bl	2dc <gen_struct_verifiers>
      48:	ldr	r1, [fp, #-4]
      4c:	str	r0, [sp, #12]
      50:	mov	r0, r1
      54:	bl	34c <gen_table_verifiers>
      58:	ldr	r1, [fp, #-4]
      5c:	str	r0, [sp, #8]
      60:	mov	r0, r1
      64:	bl	3bc <gen_verifier_footer>
      68:	movw	r1, #0
      6c:	str	r0, [sp, #4]
      70:	mov	r0, r1
      74:	mov	sp, fp
      78:	pop	{fp, pc}

0000007c <gen_verifier_pretext>:
      7c:	push	{fp, lr}
      80:	mov	fp, sp
      84:	sub	sp, sp, #40	; 0x28
      88:	str	r0, [fp, #-4]
      8c:	ldr	r0, [fp, #-4]
      90:	ldr	r0, [r0, #204]	; 0xcc
      94:	ldr	r1, [fp, #-4]
      98:	ldr	r1, [r1, #208]	; 0xd0
      9c:	ldr	r2, [r1, #164]	; 0xa4
      a0:	ldr	r1, [fp, #-4]
      a4:	ldr	r1, [r1, #208]	; 0xd0
      a8:	ldr	r3, [r1, #164]	; 0xa4
      ac:	movw	r1, #0
      b0:	movt	r1, #0
      b4:	bl	0 <fprintf>
      b8:	ldr	r1, [fp, #-4]
      bc:	ldr	r1, [r1, #204]	; 0xcc
      c0:	str	r0, [fp, #-8]
      c4:	mov	r0, r1
      c8:	movw	r1, #0
      cc:	movt	r1, #0
      d0:	bl	0 <fprintf>
      d4:	ldr	r1, [fp, #-4]
      d8:	ldr	r1, [r1, #204]	; 0xcc
      dc:	ldr	r2, [fp, #-4]
      e0:	ldr	r2, [r2, #208]	; 0xd0
      e4:	ldr	r2, [r2, #164]	; 0xa4
      e8:	str	r0, [fp, #-12]
      ec:	mov	r0, r1
      f0:	movw	r1, #0
      f4:	movt	r1, #0
      f8:	bl	0 <fprintf>
      fc:	ldr	r1, [fp, #-4]
     100:	ldr	r1, [r1, #204]	; 0xcc
     104:	ldr	r2, [fp, #-4]
     108:	ldr	r2, [r2, #208]	; 0xd0
     10c:	ldr	r2, [r2, #160]	; 0xa0
     110:	str	r0, [fp, #-16]
     114:	mov	r0, r1
     118:	movw	r1, #0
     11c:	movt	r1, #0
     120:	bl	0 <fprintf>
     124:	ldr	r1, [fp, #-4]
     128:	ldr	r1, [r1, #204]	; 0xcc
     12c:	str	r0, [sp, #20]
     130:	mov	r0, r1
     134:	movw	r1, #0
     138:	movt	r1, #0
     13c:	bl	0 <fprintf>
     140:	ldr	r1, [fp, #-4]
     144:	ldr	r1, [r1, #204]	; 0xcc
     148:	str	r0, [sp, #16]
     14c:	mov	r0, r1
     150:	movw	r1, #0
     154:	movt	r1, #0
     158:	bl	0 <fprintf>
     15c:	ldr	r1, [fp, #-4]
     160:	str	r0, [sp, #12]
     164:	mov	r0, r1
     168:	movw	r1, #0
     16c:	movt	r1, #0
     170:	movw	r2, #0
     174:	movt	r2, #0
     178:	bl	0 <__flatcc_fb_gen_c_includes>
     17c:	ldr	r0, [fp, #-4]
     180:	bl	410 <gen_prologue>
     184:	ldr	r1, [fp, #-4]
     188:	ldr	r1, [r1, #204]	; 0xcc
     18c:	str	r0, [sp, #8]
     190:	mov	r0, r1
     194:	movw	r1, #0
     198:	movt	r1, #0
     19c:	bl	0 <fprintf>
     1a0:	movw	r1, #0
     1a4:	str	r0, [sp, #4]
     1a8:	mov	r0, r1
     1ac:	mov	sp, fp
     1b0:	pop	{fp, pc}

000001b4 <gen_verifier_prototypes>:
     1b4:	push	{fp, lr}
     1b8:	mov	fp, sp
     1bc:	sub	sp, sp, #232	; 0xe8
     1c0:	str	r0, [fp, #-4]
     1c4:	add	r0, sp, #4
     1c8:	movw	r1, #0
     1cc:	and	r1, r1, #255	; 0xff
     1d0:	movw	r2, #220	; 0xdc
     1d4:	bl	0 <memset>
     1d8:	ldr	r0, [fp, #-4]
     1dc:	ldr	r0, [r0, #208]	; 0xd0
     1e0:	ldr	r0, [r0, #40]	; 0x28
     1e4:	str	r0, [fp, #-8]
     1e8:	ldr	r0, [fp, #-8]
     1ec:	movw	r1, #0
     1f0:	cmp	r0, r1
     1f4:	beq	244 <gen_verifier_prototypes+0x90>
     1f8:	ldr	r0, [fp, #-8]
     1fc:	ldrh	r0, [r0, #8]
     200:	cmp	r0, #0
     204:	bne	230 <gen_verifier_prototypes+0x7c>
     208:	b	20c <gen_verifier_prototypes+0x58>
     20c:	ldr	r0, [fp, #-8]
     210:	add	r1, sp, #4
     214:	bl	454 <fb_compound_name>
     218:	add	r2, sp, #4
     21c:	ldr	r0, [fp, #-4]
     220:	ldr	r0, [r0, #204]	; 0xcc
     224:	movw	r1, #0
     228:	movt	r1, #0
     22c:	bl	0 <fprintf>
     230:	b	234 <gen_verifier_prototypes+0x80>
     234:	ldr	r0, [fp, #-8]
     238:	ldr	r0, [r0]
     23c:	str	r0, [fp, #-8]
     240:	b	1e8 <gen_verifier_prototypes+0x34>
     244:	ldr	r0, [fp, #-4]
     248:	ldr	r0, [r0, #204]	; 0xcc
     24c:	movw	r1, #0
     250:	movt	r1, #0
     254:	bl	0 <fprintf>
     258:	movw	r1, #0
     25c:	str	r0, [sp]
     260:	mov	r0, r1
     264:	mov	sp, fp
     268:	pop	{fp, pc}

0000026c <gen_union_verifiers>:
     26c:	push	{fp, lr}
     270:	mov	fp, sp
     274:	sub	sp, sp, #8
     278:	str	r0, [sp, #4]
     27c:	ldr	r0, [sp, #4]
     280:	ldr	r0, [r0, #208]	; 0xd0
     284:	ldr	r0, [r0, #40]	; 0x28
     288:	str	r0, [sp]
     28c:	ldr	r0, [sp]
     290:	movw	r1, #0
     294:	cmp	r0, r1
     298:	beq	2d0 <gen_union_verifiers+0x64>
     29c:	ldr	r0, [sp]
     2a0:	ldrh	r0, [r0, #8]
     2a4:	cmp	r0, #4
     2a8:	bne	2bc <gen_union_verifiers+0x50>
     2ac:	b	2b0 <gen_union_verifiers+0x44>
     2b0:	ldr	r0, [sp, #4]
     2b4:	ldr	r1, [sp]
     2b8:	bl	484 <gen_union_verifier>
     2bc:	b	2c0 <gen_union_verifiers+0x54>
     2c0:	ldr	r0, [sp]
     2c4:	ldr	r0, [r0]
     2c8:	str	r0, [sp]
     2cc:	b	28c <gen_union_verifiers+0x20>
     2d0:	movw	r0, #0
     2d4:	mov	sp, fp
     2d8:	pop	{fp, pc}

000002dc <gen_struct_verifiers>:
     2dc:	push	{fp, lr}
     2e0:	mov	fp, sp
     2e4:	sub	sp, sp, #8
     2e8:	str	r0, [sp, #4]
     2ec:	ldr	r0, [sp, #4]
     2f0:	ldr	r0, [r0, #208]	; 0xd0
     2f4:	ldr	r0, [r0, #40]	; 0x28
     2f8:	str	r0, [sp]
     2fc:	ldr	r0, [sp]
     300:	movw	r1, #0
     304:	cmp	r0, r1
     308:	beq	340 <gen_struct_verifiers+0x64>
     30c:	ldr	r0, [sp]
     310:	ldrh	r0, [r0, #8]
     314:	cmp	r0, #1
     318:	bne	32c <gen_struct_verifiers+0x50>
     31c:	b	320 <gen_struct_verifiers+0x44>
     320:	ldr	r0, [sp, #4]
     324:	ldr	r1, [sp]
     328:	bl	7d8 <gen_struct_verifier>
     32c:	b	330 <gen_struct_verifiers+0x54>
     330:	ldr	r0, [sp]
     334:	ldr	r0, [r0]
     338:	str	r0, [sp]
     33c:	b	2fc <gen_struct_verifiers+0x20>
     340:	movw	r0, #0
     344:	mov	sp, fp
     348:	pop	{fp, pc}

0000034c <gen_table_verifiers>:
     34c:	push	{fp, lr}
     350:	mov	fp, sp
     354:	sub	sp, sp, #8
     358:	str	r0, [sp, #4]
     35c:	ldr	r0, [sp, #4]
     360:	ldr	r0, [r0, #208]	; 0xd0
     364:	ldr	r0, [r0, #40]	; 0x28
     368:	str	r0, [sp]
     36c:	ldr	r0, [sp]
     370:	movw	r1, #0
     374:	cmp	r0, r1
     378:	beq	3b0 <gen_table_verifiers+0x64>
     37c:	ldr	r0, [sp]
     380:	ldrh	r0, [r0, #8]
     384:	cmp	r0, #0
     388:	bne	39c <gen_table_verifiers+0x50>
     38c:	b	390 <gen_table_verifiers+0x44>
     390:	ldr	r0, [sp, #4]
     394:	ldr	r1, [sp]
     398:	bl	940 <gen_table_verifier>
     39c:	b	3a0 <gen_table_verifiers+0x54>
     3a0:	ldr	r0, [sp]
     3a4:	ldr	r0, [r0]
     3a8:	str	r0, [sp]
     3ac:	b	36c <gen_table_verifiers+0x20>
     3b0:	movw	r0, #0
     3b4:	mov	sp, fp
     3b8:	pop	{fp, pc}

000003bc <gen_verifier_footer>:
     3bc:	push	{fp, lr}
     3c0:	mov	fp, sp
     3c4:	sub	sp, sp, #16
     3c8:	str	r0, [fp, #-4]
     3cc:	ldr	r0, [fp, #-4]
     3d0:	bl	1280 <gen_epilogue>
     3d4:	ldr	r1, [fp, #-4]
     3d8:	ldr	r1, [r1, #204]	; 0xcc
     3dc:	ldr	r2, [fp, #-4]
     3e0:	ldr	r2, [r2, #208]	; 0xd0
     3e4:	ldr	r2, [r2, #164]	; 0xa4
     3e8:	str	r0, [sp, #8]
     3ec:	mov	r0, r1
     3f0:	movw	r1, #0
     3f4:	movt	r1, #0
     3f8:	bl	0 <fprintf>
     3fc:	movw	r1, #0
     400:	str	r0, [sp, #4]
     404:	mov	r0, r1
     408:	mov	sp, fp
     40c:	pop	{fp, pc}

00000410 <gen_prologue>:
     410:	push	{fp, lr}
     414:	mov	fp, sp
     418:	sub	sp, sp, #8
     41c:	str	r0, [sp, #4]
     420:	ldr	r0, [sp, #4]
     424:	ldr	r0, [r0, #212]	; 0xd4
     428:	ldr	r0, [r0, #140]	; 0x8c
     42c:	cmp	r0, #0
     430:	beq	448 <gen_prologue+0x38>
     434:	ldr	r0, [sp, #4]
     438:	ldr	r0, [r0, #204]	; 0xcc
     43c:	movw	r1, #0
     440:	movt	r1, #0
     444:	bl	0 <fprintf>
     448:	movw	r0, #0
     44c:	mov	sp, fp
     450:	pop	{fp, pc}

00000454 <fb_compound_name>:
     454:	push	{fp, lr}
     458:	mov	fp, sp
     45c:	sub	sp, sp, #8
     460:	str	r0, [sp, #4]
     464:	str	r1, [sp]
     468:	ldr	r0, [sp, #4]
     46c:	ldr	r0, [r0, #12]
     470:	ldr	r1, [sp, #4]
     474:	ldr	r2, [sp]
     478:	bl	0 <__flatcc_fb_scoped_symbol_name>
     47c:	mov	sp, fp
     480:	pop	{fp, pc}

00000484 <gen_union_verifier>:
     484:	push	{r4, r5, r6, r7, fp, lr}
     488:	add	fp, sp, #16
     48c:	sub	sp, sp, #528	; 0x210
     490:	str	r0, [fp, #-20]	; 0xffffffec
     494:	str	r1, [fp, #-24]	; 0xffffffe8
     498:	sub	r0, fp, #252	; 0xfc
     49c:	mov	r1, r0
     4a0:	str	r0, [sp, #60]	; 0x3c
     4a4:	mov	r0, r1
     4a8:	movw	r1, #0
     4ac:	and	r2, r1, #255	; 0xff
     4b0:	str	r1, [sp, #56]	; 0x38
     4b4:	mov	r1, r2
     4b8:	movw	r2, #220	; 0xdc
     4bc:	str	r2, [sp, #52]	; 0x34
     4c0:	bl	0 <memset>
     4c4:	add	r0, sp, #72	; 0x48
     4c8:	ldr	r1, [sp, #56]	; 0x38
     4cc:	and	r1, r1, #255	; 0xff
     4d0:	ldr	r2, [sp, #52]	; 0x34
     4d4:	bl	0 <memset>
     4d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
     4dc:	ldr	r1, [sp, #60]	; 0x3c
     4e0:	bl	454 <fb_compound_name>
     4e4:	sub	r2, fp, #252	; 0xfc
     4e8:	ldr	r0, [fp, #-20]	; 0xffffffec
     4ec:	ldr	r0, [r0, #204]	; 0xcc
     4f0:	movw	r1, #0
     4f4:	movt	r1, #0
     4f8:	bl	0 <fprintf>
     4fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
     500:	ldr	r1, [r1, #20]
     504:	str	r1, [fp, #-28]	; 0xffffffe4
     508:	ldr	r0, [fp, #-28]	; 0xffffffe4
     50c:	movw	r1, #0
     510:	cmp	r0, r1
     514:	beq	744 <gen_union_verifier+0x2c0>
     518:	ldr	r0, [fp, #-28]	; 0xffffffe4
     51c:	str	r0, [fp, #-32]	; 0xffffffe0
     520:	ldr	r0, [fp, #-28]	; 0xffffffe4
     524:	add	r1, sp, #68	; 0x44
     528:	add	r2, sp, #64	; 0x40
     52c:	bl	76c <symbol_name>
     530:	ldr	r0, [fp, #-32]	; 0xffffffe0
     534:	ldrh	r0, [r0, #24]
     538:	cmp	r0, #0
     53c:	str	r0, [sp, #48]	; 0x30
     540:	beq	568 <gen_union_verifier+0xe4>
     544:	b	548 <gen_union_verifier+0xc4>
     548:	ldr	r0, [sp, #48]	; 0x30
     54c:	cmp	r0, #10
     550:	beq	6a4 <gen_union_verifier+0x220>
     554:	b	558 <gen_union_verifier+0xd4>
     558:	ldr	r0, [sp, #48]	; 0x30
     55c:	cmp	r0, #14
     560:	beq	56c <gen_union_verifier+0xe8>
     564:	b	6dc <gen_union_verifier+0x258>
     568:	b	734 <gen_union_verifier+0x2b0>
     56c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     570:	ldr	r0, [r0, #16]
     574:	add	r1, sp, #72	; 0x48
     578:	bl	454 <fb_compound_name>
     57c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     580:	ldr	r0, [r0, #16]
     584:	ldrh	r0, [r0, #8]
     588:	cmp	r0, #0
     58c:	str	r0, [sp, #44]	; 0x2c
     590:	beq	5a8 <gen_union_verifier+0x124>
     594:	b	598 <gen_union_verifier+0x114>
     598:	ldr	r0, [sp, #44]	; 0x2c
     59c:	cmp	r0, #1
     5a0:	beq	5e8 <gen_union_verifier+0x164>
     5a4:	b	64c <gen_union_verifier+0x1c8>
     5a8:	add	r3, sp, #72	; 0x48
     5ac:	ldr	r0, [fp, #-20]	; 0xffffffec
     5b0:	ldr	r0, [r0, #204]	; 0xcc
     5b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
     5b8:	ldr	r2, [r1, #48]	; 0x30
     5bc:	ldr	r1, [sp, #68]	; 0x44
     5c0:	ldr	ip, [sp, #64]	; 0x40
     5c4:	movw	lr, #0
     5c8:	movt	lr, #0
     5cc:	str	r1, [sp, #40]	; 0x28
     5d0:	mov	r1, lr
     5d4:	ldr	lr, [sp, #40]	; 0x28
     5d8:	str	lr, [sp]
     5dc:	str	ip, [sp, #4]
     5e0:	bl	0 <fprintf>
     5e4:	b	734 <gen_union_verifier+0x2b0>
     5e8:	ldr	r0, [fp, #-20]	; 0xffffffec
     5ec:	ldr	r0, [r0, #204]	; 0xcc
     5f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
     5f4:	ldr	r2, [r1, #16]
     5f8:	ldr	r1, [r1, #48]	; 0x30
     5fc:	ldr	r3, [r2, #112]	; 0x70
     600:	ldr	r2, [r2, #116]	; 0x74
     604:	ldr	ip, [fp, #-32]	; 0xffffffe0
     608:	ldr	ip, [ip, #16]
     60c:	ldrh	ip, [ip, #104]	; 0x68
     610:	ldr	lr, [sp, #68]	; 0x44
     614:	ldr	r4, [sp, #64]	; 0x40
     618:	mov	r5, sp
     61c:	str	r4, [r5, #16]
     620:	str	lr, [r5, #12]
     624:	str	ip, [r5, #8]
     628:	str	r2, [r5, #4]
     62c:	str	r3, [r5]
     630:	movw	r2, #0
     634:	movt	r2, #0
     638:	str	r1, [sp, #36]	; 0x24
     63c:	mov	r1, r2
     640:	ldr	r2, [sp, #36]	; 0x24
     644:	bl	0 <fprintf>
     648:	b	734 <gen_union_verifier+0x2b0>
     64c:	movw	r0, #0
     650:	movt	r0, #0
     654:	ldr	r0, [r0]
     658:	movw	r1, #0
     65c:	movt	r1, #0
     660:	movw	r2, #0
     664:	movt	r2, #0
     668:	movw	r3, #74	; 0x4a
     66c:	movw	ip, #0
     670:	movt	ip, #0
     674:	str	ip, [sp]
     678:	bl	0 <fprintf>
     67c:	movw	r1, #0
     680:	movt	r1, #0
     684:	str	r0, [sp, #32]
     688:	mov	r0, r1
     68c:	movw	r1, #0
     690:	movt	r1, #0
     694:	movw	r2, #74	; 0x4a
     698:	movw	r3, #0
     69c:	movt	r3, #0
     6a0:	bl	0 <__assert_fail>
     6a4:	ldr	r0, [fp, #-20]	; 0xffffffec
     6a8:	ldr	r0, [r0, #204]	; 0xcc
     6ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
     6b0:	ldr	r2, [r1, #48]	; 0x30
     6b4:	ldr	r3, [sp, #68]	; 0x44
     6b8:	ldr	r1, [sp, #64]	; 0x40
     6bc:	movw	ip, #0
     6c0:	movt	ip, #0
     6c4:	str	r1, [sp, #28]
     6c8:	mov	r1, ip
     6cc:	ldr	ip, [sp, #28]
     6d0:	str	ip, [sp]
     6d4:	bl	0 <fprintf>
     6d8:	b	734 <gen_union_verifier+0x2b0>
     6dc:	movw	r0, #0
     6e0:	movt	r0, #0
     6e4:	ldr	r0, [r0]
     6e8:	movw	r1, #0
     6ec:	movt	r1, #0
     6f0:	movw	r2, #0
     6f4:	movt	r2, #0
     6f8:	movw	r3, #83	; 0x53
     6fc:	movw	ip, #0
     700:	movt	ip, #0
     704:	str	ip, [sp]
     708:	bl	0 <fprintf>
     70c:	movw	r1, #0
     710:	movt	r1, #0
     714:	str	r0, [sp, #24]
     718:	mov	r0, r1
     71c:	movw	r1, #0
     720:	movt	r1, #0
     724:	movw	r2, #83	; 0x53
     728:	movw	r3, #0
     72c:	movt	r3, #0
     730:	bl	0 <__assert_fail>
     734:	ldr	r0, [fp, #-28]	; 0xffffffe4
     738:	ldr	r0, [r0]
     73c:	str	r0, [fp, #-28]	; 0xffffffe4
     740:	b	508 <gen_union_verifier+0x84>
     744:	ldr	r0, [fp, #-20]	; 0xffffffec
     748:	ldr	r0, [r0, #204]	; 0xcc
     74c:	movw	r1, #0
     750:	movt	r1, #0
     754:	bl	0 <fprintf>
     758:	movw	r1, #0
     75c:	str	r0, [sp, #20]
     760:	mov	r0, r1
     764:	sub	sp, fp, #16
     768:	pop	{r4, r5, r6, r7, fp, pc}

0000076c <symbol_name>:
     76c:	push	{fp, lr}
     770:	mov	fp, sp
     774:	sub	sp, sp, #16
     778:	str	r0, [fp, #-4]
     77c:	str	r1, [sp, #8]
     780:	str	r2, [sp, #4]
     784:	ldr	r0, [fp, #-4]
     788:	ldr	r0, [r0, #4]
     78c:	ldr	r1, [sp, #8]
     790:	ldr	r2, [sp, #4]
     794:	bl	7a0 <token_name>
     798:	mov	sp, fp
     79c:	pop	{fp, pc}

000007a0 <token_name>:
     7a0:	sub	sp, sp, #12
     7a4:	str	r0, [sp, #8]
     7a8:	str	r1, [sp, #4]
     7ac:	str	r2, [sp]
     7b0:	ldr	r0, [sp, #8]
     7b4:	ldr	r0, [r0, #4]
     7b8:	ldr	r1, [sp, #4]
     7bc:	str	r0, [r1]
     7c0:	ldr	r0, [sp, #8]
     7c4:	ldr	r0, [r0]
     7c8:	ldr	r1, [sp]
     7cc:	str	r0, [r1]
     7d0:	add	sp, sp, #12
     7d4:	bx	lr

000007d8 <gen_struct_verifier>:
     7d8:	push	{r4, sl, fp, lr}
     7dc:	add	fp, sp, #8
     7e0:	sub	sp, sp, #272	; 0x110
     7e4:	str	r0, [fp, #-12]
     7e8:	str	r1, [fp, #-16]
     7ec:	add	r0, sp, #44	; 0x2c
     7f0:	mov	r1, #0
     7f4:	mov	r2, #220	; 0xdc
     7f8:	str	r0, [sp, #40]	; 0x28
     7fc:	bl	0 <memset>
     800:	ldr	r1, [fp, #-16]
     804:	str	r0, [sp, #36]	; 0x24
     808:	mov	r0, r1
     80c:	ldr	r1, [sp, #40]	; 0x28
     810:	bl	454 <fb_compound_name>
     814:	ldr	r0, [fp, #-12]
     818:	ldr	r0, [r0, #204]	; 0xcc
     81c:	ldr	r1, [fp, #-16]
     820:	ldr	r2, [r1, #112]	; 0x70
     824:	ldr	r3, [r1, #116]	; 0x74
     828:	ldrh	r1, [r1, #104]	; 0x68
     82c:	mov	ip, sp
     830:	str	r1, [ip, #8]
     834:	str	r3, [ip, #4]
     838:	str	r2, [ip]
     83c:	movw	r1, #0
     840:	movt	r1, #0
     844:	ldr	r2, [sp, #40]	; 0x28
     848:	ldr	r3, [sp, #40]	; 0x28
     84c:	bl	0 <fprintf>
     850:	ldr	r1, [fp, #-12]
     854:	ldr	r1, [r1, #204]	; 0xcc
     858:	ldr	r2, [fp, #-16]
     85c:	ldr	r3, [r2, #112]	; 0x70
     860:	ldr	ip, [r2, #116]	; 0x74
     864:	ldrh	r2, [r2, #104]	; 0x68
     868:	mov	lr, sp
     86c:	str	r2, [lr, #8]
     870:	str	ip, [lr, #4]
     874:	str	r3, [lr]
     878:	movw	r2, #0
     87c:	movt	r2, #0
     880:	str	r0, [sp, #32]
     884:	mov	r0, r1
     888:	mov	r1, r2
     88c:	ldr	r2, [sp, #40]	; 0x28
     890:	ldr	r3, [sp, #40]	; 0x28
     894:	bl	0 <fprintf>
     898:	ldr	r1, [fp, #-12]
     89c:	ldr	r2, [r1, #204]	; 0xcc
     8a0:	ldr	r3, [fp, #-16]
     8a4:	ldr	ip, [r3, #112]	; 0x70
     8a8:	ldr	lr, [r3, #116]	; 0x74
     8ac:	ldrh	r3, [r3, #104]	; 0x68
     8b0:	mov	r4, sp
     8b4:	str	r3, [r4, #8]
     8b8:	str	lr, [r4, #4]
     8bc:	str	ip, [r4]
     8c0:	movw	r3, #0
     8c4:	movt	r3, #0
     8c8:	str	r0, [sp, #28]
     8cc:	mov	r0, r2
     8d0:	str	r1, [sp, #24]
     8d4:	mov	r1, r3
     8d8:	ldr	r2, [sp, #40]	; 0x28
     8dc:	ldr	r3, [sp, #24]
     8e0:	bl	0 <fprintf>
     8e4:	ldr	r1, [fp, #-12]
     8e8:	ldr	r1, [r1, #204]	; 0xcc
     8ec:	ldr	r2, [fp, #-16]
     8f0:	ldr	r3, [r2, #112]	; 0x70
     8f4:	ldr	r2, [r2, #116]	; 0x74
     8f8:	ldr	ip, [fp, #-16]
     8fc:	ldrh	ip, [ip, #104]	; 0x68
     900:	mov	lr, sp
     904:	str	ip, [lr, #8]
     908:	str	r2, [lr, #4]
     90c:	str	r3, [lr]
     910:	movw	r2, #0
     914:	movt	r2, #0
     918:	str	r0, [sp, #20]
     91c:	mov	r0, r1
     920:	mov	r1, r2
     924:	ldr	r2, [sp, #40]	; 0x28
     928:	bl	0 <fprintf>
     92c:	movw	r1, #0
     930:	str	r0, [sp, #16]
     934:	mov	r0, r1
     938:	sub	sp, fp, #8
     93c:	pop	{r4, sl, fp, pc}

00000940 <gen_table_verifier>:
     940:	push	{r4, r5, r6, r7, fp, lr}
     944:	add	fp, sp, #16
     948:	sub	sp, sp, #712	; 0x2c8
     94c:	str	r0, [fp, #-20]	; 0xffffffec
     950:	str	r1, [fp, #-24]	; 0xffffffe8
     954:	movw	r0, #1
     958:	str	r0, [sp, #248]	; 0xf8
     95c:	ldr	r0, [fp, #-20]	; 0xffffffec
     960:	str	r0, [sp, #244]	; 0xf4
     964:	sub	r0, fp, #252	; 0xfc
     968:	mov	r1, r0
     96c:	str	r0, [sp, #240]	; 0xf0
     970:	mov	r0, r1
     974:	movw	r1, #0
     978:	and	r2, r1, #255	; 0xff
     97c:	str	r1, [sp, #236]	; 0xec
     980:	mov	r1, r2
     984:	movw	r2, #220	; 0xdc
     988:	str	r2, [sp, #232]	; 0xe8
     98c:	bl	0 <memset>
     990:	add	r0, sp, #256	; 0x100
     994:	ldr	r1, [sp, #236]	; 0xec
     998:	and	r1, r1, #255	; 0xff
     99c:	ldr	r2, [sp, #232]	; 0xe8
     9a0:	bl	0 <memset>
     9a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
     9a8:	ldr	r1, [sp, #240]	; 0xf0
     9ac:	bl	454 <fb_compound_name>
     9b0:	sub	r2, fp, #252	; 0xfc
     9b4:	ldr	r0, [fp, #-20]	; 0xffffffec
     9b8:	ldr	r0, [r0, #204]	; 0xcc
     9bc:	movw	r1, #0
     9c0:	movt	r1, #0
     9c4:	bl	0 <fprintf>
     9c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
     9cc:	ldr	r1, [r1, #20]
     9d0:	str	r1, [fp, #-28]	; 0xffffffe4
     9d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
     9d8:	movw	r1, #0
     9dc:	cmp	r0, r1
     9e0:	beq	1144 <gen_table_verifier+0x804>
     9e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
     9e8:	str	r0, [fp, #-32]	; 0xffffffe0
     9ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
     9f0:	ldrh	r0, [r0, #72]	; 0x48
     9f4:	and	r0, r0, #4
     9f8:	cmp	r0, #0
     9fc:	beq	a04 <gen_table_verifier+0xc4>
     a00:	b	1134 <gen_table_verifier+0x7f4>
     a04:	ldr	r0, [sp, #248]	; 0xf8
     a08:	cmp	r0, #0
     a0c:	beq	a28 <gen_table_verifier+0xe8>
     a10:	ldr	r0, [fp, #-20]	; 0xffffffec
     a14:	ldr	r0, [r0, #204]	; 0xcc
     a18:	movw	r1, #0
     a1c:	movt	r1, #0
     a20:	bl	0 <fprintf>
     a24:	b	a3c <gen_table_verifier+0xfc>
     a28:	ldr	r0, [fp, #-20]	; 0xffffffec
     a2c:	ldr	r0, [r0, #204]	; 0xcc
     a30:	movw	r1, #0
     a34:	movt	r1, #0
     a38:	bl	0 <fprintf>
     a3c:	mov	r0, #0
     a40:	str	r0, [sp, #248]	; 0xf8
     a44:	ldr	r0, [fp, #-32]	; 0xffffffe0
     a48:	ldrh	r0, [r0, #72]	; 0x48
     a4c:	ubfx	r0, r0, #8, #1
     a50:	str	r0, [sp, #252]	; 0xfc
     a54:	ldr	r0, [fp, #-32]	; 0xffffffe0
     a58:	ldrh	r0, [r0, #24]
     a5c:	sub	r0, r0, #7
     a60:	cmp	r0, #8
     a64:	str	r0, [sp, #228]	; 0xe4
     a68:	bhi	1108 <gen_table_verifier+0x7c8>
     a6c:	add	r0, pc, #8
     a70:	ldr	r1, [sp, #228]	; 0xe4
     a74:	ldr	r0, [r0, r1, lsl #2]
     a78:	mov	pc, r0
     a7c:	.word	0x00000af4
     a80:	.word	0x00000aa0
     a84:	.word	0x00000d04
     a88:	.word	0x00000cd4
     a8c:	.word	0x00001108
     a90:	.word	0x00001108
     a94:	.word	0x00001108
     a98:	.word	0x00000d34
     a9c:	.word	0x00000ed0
     aa0:	ldr	r0, [fp, #-20]	; 0xffffffec
     aa4:	ldr	r0, [r0, #204]	; 0xcc
     aa8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     aac:	ldr	r2, [r1, #88]	; 0x58
     ab0:	ldr	r3, [r1, #92]	; 0x5c
     ab4:	ldr	ip, [r1, #96]	; 0x60
     ab8:	ldr	r1, [r1, #100]	; 0x64
     abc:	ldr	lr, [fp, #-32]	; 0xffffffe0
     ac0:	ldrh	lr, [lr, #74]	; 0x4a
     ac4:	mov	r4, sp
     ac8:	str	lr, [r4, #8]
     acc:	str	r3, [r4, #4]
     ad0:	str	r2, [r4]
     ad4:	movw	r2, #0
     ad8:	movt	r2, #0
     adc:	str	r1, [sp, #224]	; 0xe0
     ae0:	mov	r1, r2
     ae4:	mov	r2, ip
     ae8:	ldr	r3, [sp, #224]	; 0xe0
     aec:	bl	0 <fprintf>
     af0:	b	1108 <gen_table_verifier+0x7c8>
     af4:	ldr	r0, [fp, #-32]	; 0xffffffe0
     af8:	ldr	r0, [r0, #104]	; 0x68
     afc:	movw	r1, #0
     b00:	cmp	r0, r1
     b04:	beq	be4 <gen_table_verifier+0x2a4>
     b08:	ldr	r0, [fp, #-32]	; 0xffffffe0
     b0c:	ldr	r0, [r0, #104]	; 0x68
     b10:	add	r1, sp, #256	; 0x100
     b14:	bl	454 <fb_compound_name>
     b18:	ldr	r0, [fp, #-32]	; 0xffffffe0
     b1c:	ldr	r0, [r0, #104]	; 0x68
     b20:	ldrh	r0, [r0, #8]
     b24:	cmp	r0, #0
     b28:	bne	b88 <gen_table_verifier+0x248>
     b2c:	add	r0, sp, #256	; 0x100
     b30:	ldr	r1, [fp, #-20]	; 0xffffffec
     b34:	ldr	r1, [r1, #204]	; 0xcc
     b38:	ldr	r2, [fp, #-32]	; 0xffffffe0
     b3c:	ldr	r3, [r2, #96]	; 0x60
     b40:	ldr	r2, [r2, #100]	; 0x64
     b44:	ldr	ip, [sp, #252]	; 0xfc
     b48:	ldr	lr, [fp, #-32]	; 0xffffffe0
     b4c:	ldrh	lr, [lr, #74]	; 0x4a
     b50:	mov	r4, sp
     b54:	str	r0, [r4, #8]
     b58:	str	lr, [r4, #4]
     b5c:	str	ip, [r4]
     b60:	movw	r0, #0
     b64:	movt	r0, #0
     b68:	str	r0, [sp, #220]	; 0xdc
     b6c:	mov	r0, r1
     b70:	ldr	r1, [sp, #220]	; 0xdc
     b74:	str	r2, [sp, #216]	; 0xd8
     b78:	mov	r2, r3
     b7c:	ldr	r3, [sp, #216]	; 0xd8
     b80:	bl	0 <fprintf>
     b84:	b	be0 <gen_table_verifier+0x2a0>
     b88:	ldr	r0, [fp, #-20]	; 0xffffffec
     b8c:	ldr	r0, [r0, #204]	; 0xcc
     b90:	ldr	r1, [fp, #-32]	; 0xffffffe0
     b94:	ldr	r2, [r1, #88]	; 0x58
     b98:	ldr	r3, [r1, #92]	; 0x5c
     b9c:	ldr	ip, [r1, #96]	; 0x60
     ba0:	ldr	r1, [r1, #100]	; 0x64
     ba4:	ldr	lr, [sp, #252]	; 0xfc
     ba8:	ldr	r4, [fp, #-32]	; 0xffffffe0
     bac:	ldrh	r4, [r4, #74]	; 0x4a
     bb0:	mov	r5, sp
     bb4:	str	r4, [r5, #16]
     bb8:	str	r3, [r5, #12]
     bbc:	str	r2, [r5, #8]
     bc0:	str	lr, [r5]
     bc4:	movw	r2, #0
     bc8:	movt	r2, #0
     bcc:	str	r1, [sp, #212]	; 0xd4
     bd0:	mov	r1, r2
     bd4:	mov	r2, ip
     bd8:	ldr	r3, [sp, #212]	; 0xd4
     bdc:	bl	0 <fprintf>
     be0:	b	cd0 <gen_table_verifier+0x390>
     be4:	ldr	r0, [fp, #-20]	; 0xffffffec
     be8:	ldr	r0, [r0, #204]	; 0xcc
     bec:	ldr	r1, [fp, #-32]	; 0xffffffe0
     bf0:	ldr	r2, [r1, #88]	; 0x58
     bf4:	ldr	r3, [r1, #92]	; 0x5c
     bf8:	ldr	ip, [r1, #96]	; 0x60
     bfc:	ldr	lr, [r1, #100]	; 0x64
     c00:	ldr	r4, [sp, #252]	; 0xfc
     c04:	ldrh	r1, [r1, #74]	; 0x4a
     c08:	orr	r5, r2, r3
     c0c:	cmp	r5, #0
     c10:	str	r0, [sp, #208]	; 0xd0
     c14:	str	r2, [sp, #204]	; 0xcc
     c18:	str	r3, [sp, #200]	; 0xc8
     c1c:	str	ip, [sp, #196]	; 0xc4
     c20:	str	lr, [sp, #192]	; 0xc0
     c24:	str	r4, [sp, #188]	; 0xbc
     c28:	str	r1, [sp, #184]	; 0xb8
     c2c:	bne	c48 <gen_table_verifier+0x308>
     c30:	b	c34 <gen_table_verifier+0x2f4>
     c34:	mov	r0, #0
     c38:	mov	r1, #1
     c3c:	str	r1, [sp, #180]	; 0xb4
     c40:	str	r0, [sp, #176]	; 0xb0
     c44:	b	c60 <gen_table_verifier+0x320>
     c48:	ldr	r0, [fp, #-32]	; 0xffffffe0
     c4c:	ldr	r1, [r0, #88]	; 0x58
     c50:	ldr	r0, [r0, #92]	; 0x5c
     c54:	str	r1, [sp, #180]	; 0xb4
     c58:	str	r0, [sp, #176]	; 0xb0
     c5c:	b	c60 <gen_table_verifier+0x320>
     c60:	ldr	r0, [sp, #176]	; 0xb0
     c64:	ldr	r1, [sp, #180]	; 0xb4
     c68:	mvn	r2, #0
     c6c:	mov	r3, #0
     c70:	str	r0, [sp, #172]	; 0xac
     c74:	mov	r0, r2
     c78:	str	r1, [sp, #168]	; 0xa8
     c7c:	mov	r1, r3
     c80:	ldr	r2, [sp, #168]	; 0xa8
     c84:	ldr	r3, [sp, #172]	; 0xac
     c88:	bl	0 <__aeabi_uldivmod>
     c8c:	mov	r2, sp
     c90:	str	r1, [r2, #28]
     c94:	str	r0, [r2, #24]
     c98:	ldr	r0, [sp, #184]	; 0xb8
     c9c:	str	r0, [r2, #16]
     ca0:	ldr	r1, [sp, #200]	; 0xc8
     ca4:	str	r1, [r2, #12]
     ca8:	ldr	r3, [sp, #204]	; 0xcc
     cac:	str	r3, [r2, #8]
     cb0:	ldr	ip, [sp, #188]	; 0xbc
     cb4:	str	ip, [r2]
     cb8:	movw	r1, #0
     cbc:	movt	r1, #0
     cc0:	ldr	r0, [sp, #208]	; 0xd0
     cc4:	ldr	r2, [sp, #196]	; 0xc4
     cc8:	ldr	r3, [sp, #192]	; 0xc0
     ccc:	bl	0 <fprintf>
     cd0:	b	1108 <gen_table_verifier+0x7c8>
     cd4:	ldr	r0, [fp, #-20]	; 0xffffffec
     cd8:	ldr	r0, [r0, #204]	; 0xcc
     cdc:	ldr	r1, [fp, #-32]	; 0xffffffe0
     ce0:	ldr	r2, [r1, #96]	; 0x60
     ce4:	ldr	r3, [r1, #100]	; 0x64
     ce8:	ldr	r1, [sp, #252]	; 0xfc
     cec:	mov	ip, sp
     cf0:	str	r1, [ip]
     cf4:	movw	r1, #0
     cf8:	movt	r1, #0
     cfc:	bl	0 <fprintf>
     d00:	b	1108 <gen_table_verifier+0x7c8>
     d04:	ldr	r0, [fp, #-20]	; 0xffffffec
     d08:	ldr	r0, [r0, #204]	; 0xcc
     d0c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     d10:	ldr	r2, [r1, #96]	; 0x60
     d14:	ldr	r3, [r1, #100]	; 0x64
     d18:	ldr	r1, [sp, #252]	; 0xfc
     d1c:	mov	ip, sp
     d20:	str	r1, [ip]
     d24:	movw	r1, #0
     d28:	movt	r1, #0
     d2c:	bl	0 <fprintf>
     d30:	b	1108 <gen_table_verifier+0x7c8>
     d34:	ldr	r0, [fp, #-32]	; 0xffffffe0
     d38:	ldr	r0, [r0, #16]
     d3c:	add	r1, sp, #256	; 0x100
     d40:	bl	454 <fb_compound_name>
     d44:	ldr	r0, [fp, #-32]	; 0xffffffe0
     d48:	ldr	r0, [r0, #16]
     d4c:	ldrh	r0, [r0, #8]
     d50:	cmp	r0, #4
     d54:	str	r0, [sp, #164]	; 0xa4
     d58:	bhi	e74 <gen_table_verifier+0x534>
     d5c:	add	r0, pc, #8
     d60:	ldr	r1, [sp, #164]	; 0xa4
     d64:	ldr	r0, [r0, r1, lsl #2]
     d68:	mov	pc, r0
     d6c:	.word	0x00000dd4
     d70:	.word	0x00000d80
     d74:	.word	0x00000e74
     d78:	.word	0x00000d80
     d7c:	.word	0x00000e24
     d80:	ldr	r0, [fp, #-20]	; 0xffffffec
     d84:	ldr	r0, [r0, #204]	; 0xcc
     d88:	ldr	r1, [fp, #-32]	; 0xffffffe0
     d8c:	ldr	r2, [r1, #88]	; 0x58
     d90:	ldr	r3, [r1, #92]	; 0x5c
     d94:	ldr	ip, [r1, #96]	; 0x60
     d98:	ldr	r1, [r1, #100]	; 0x64
     d9c:	ldr	lr, [fp, #-32]	; 0xffffffe0
     da0:	ldrh	lr, [lr, #74]	; 0x4a
     da4:	mov	r4, sp
     da8:	str	lr, [r4, #8]
     dac:	str	r3, [r4, #4]
     db0:	str	r2, [r4]
     db4:	movw	r2, #0
     db8:	movt	r2, #0
     dbc:	str	r1, [sp, #160]	; 0xa0
     dc0:	mov	r1, r2
     dc4:	mov	r2, ip
     dc8:	ldr	r3, [sp, #160]	; 0xa0
     dcc:	bl	0 <fprintf>
     dd0:	b	ecc <gen_table_verifier+0x58c>
     dd4:	add	r0, sp, #256	; 0x100
     dd8:	ldr	r1, [fp, #-20]	; 0xffffffec
     ddc:	ldr	r1, [r1, #204]	; 0xcc
     de0:	ldr	r2, [fp, #-32]	; 0xffffffe0
     de4:	ldr	r3, [r2, #96]	; 0x60
     de8:	ldr	r2, [r2, #100]	; 0x64
     dec:	ldr	ip, [sp, #252]	; 0xfc
     df0:	mov	lr, sp
     df4:	str	r0, [lr, #4]
     df8:	str	ip, [lr]
     dfc:	movw	r0, #0
     e00:	movt	r0, #0
     e04:	str	r0, [sp, #156]	; 0x9c
     e08:	mov	r0, r1
     e0c:	ldr	r1, [sp, #156]	; 0x9c
     e10:	str	r2, [sp, #152]	; 0x98
     e14:	mov	r2, r3
     e18:	ldr	r3, [sp, #152]	; 0x98
     e1c:	bl	0 <fprintf>
     e20:	b	ecc <gen_table_verifier+0x58c>
     e24:	add	r0, sp, #256	; 0x100
     e28:	ldr	r1, [fp, #-20]	; 0xffffffec
     e2c:	ldr	r1, [r1, #204]	; 0xcc
     e30:	ldr	r2, [fp, #-32]	; 0xffffffe0
     e34:	ldr	r3, [r2, #96]	; 0x60
     e38:	ldr	r2, [r2, #100]	; 0x64
     e3c:	ldr	ip, [sp, #252]	; 0xfc
     e40:	mov	lr, sp
     e44:	str	r0, [lr, #4]
     e48:	str	ip, [lr]
     e4c:	movw	r0, #0
     e50:	movt	r0, #0
     e54:	str	r0, [sp, #148]	; 0x94
     e58:	mov	r0, r1
     e5c:	ldr	r1, [sp, #148]	; 0x94
     e60:	str	r2, [sp, #144]	; 0x90
     e64:	mov	r2, r3
     e68:	ldr	r3, [sp, #144]	; 0x90
     e6c:	bl	0 <fprintf>
     e70:	b	ecc <gen_table_verifier+0x58c>
     e74:	movw	r0, #0
     e78:	movt	r0, #0
     e7c:	ldr	r0, [r0]
     e80:	movw	r1, #0
     e84:	movt	r1, #0
     e88:	movw	r2, #0
     e8c:	movt	r2, #0
     e90:	movw	r3, #178	; 0xb2
     e94:	movw	ip, #0
     e98:	movt	ip, #0
     e9c:	str	ip, [sp]
     ea0:	bl	0 <fprintf>
     ea4:	movw	r1, #0
     ea8:	movt	r1, #0
     eac:	str	r0, [sp, #140]	; 0x8c
     eb0:	mov	r0, r1
     eb4:	movw	r1, #0
     eb8:	movt	r1, #0
     ebc:	movw	r2, #178	; 0xb2
     ec0:	movw	r3, #0
     ec4:	movt	r3, #0
     ec8:	bl	0 <__assert_fail>
     ecc:	b	1108 <gen_table_verifier+0x7c8>
     ed0:	ldr	r0, [fp, #-32]	; 0xffffffe0
     ed4:	ldr	r0, [r0, #16]
     ed8:	add	r1, sp, #256	; 0x100
     edc:	bl	454 <fb_compound_name>
     ee0:	ldr	r0, [fp, #-32]	; 0xffffffe0
     ee4:	ldr	r0, [r0, #16]
     ee8:	ldrh	r0, [r0, #8]
     eec:	cmp	r0, #4
     ef0:	str	r0, [sp, #136]	; 0x88
     ef4:	bhi	10ac <gen_table_verifier+0x76c>
     ef8:	add	r0, pc, #8
     efc:	ldr	r1, [sp, #136]	; 0x88
     f00:	ldr	r0, [r0, r1, lsl #2]
     f04:	mov	pc, r0
     f08:	.word	0x00000f1c
     f0c:	.word	0x00000f6c
     f10:	.word	0x000010ac
     f14:	.word	0x00000f6c
     f18:	.word	0x0000105c
     f1c:	add	r0, sp, #256	; 0x100
     f20:	ldr	r1, [fp, #-20]	; 0xffffffec
     f24:	ldr	r1, [r1, #204]	; 0xcc
     f28:	ldr	r2, [fp, #-32]	; 0xffffffe0
     f2c:	ldr	r3, [r2, #96]	; 0x60
     f30:	ldr	r2, [r2, #100]	; 0x64
     f34:	ldr	ip, [sp, #252]	; 0xfc
     f38:	mov	lr, sp
     f3c:	str	r0, [lr, #4]
     f40:	str	ip, [lr]
     f44:	movw	r0, #0
     f48:	movt	r0, #0
     f4c:	str	r0, [sp, #132]	; 0x84
     f50:	mov	r0, r1
     f54:	ldr	r1, [sp, #132]	; 0x84
     f58:	str	r2, [sp, #128]	; 0x80
     f5c:	mov	r2, r3
     f60:	ldr	r3, [sp, #128]	; 0x80
     f64:	bl	0 <fprintf>
     f68:	b	1104 <gen_table_verifier+0x7c4>
     f6c:	ldr	r0, [fp, #-20]	; 0xffffffec
     f70:	ldr	r0, [r0, #204]	; 0xcc
     f74:	ldr	r1, [fp, #-32]	; 0xffffffe0
     f78:	ldr	r2, [r1, #88]	; 0x58
     f7c:	ldr	r3, [r1, #92]	; 0x5c
     f80:	ldr	ip, [r1, #96]	; 0x60
     f84:	ldr	lr, [r1, #100]	; 0x64
     f88:	ldr	r4, [sp, #252]	; 0xfc
     f8c:	ldrh	r1, [r1, #74]	; 0x4a
     f90:	orr	r5, r2, r3
     f94:	cmp	r5, #0
     f98:	str	r0, [sp, #124]	; 0x7c
     f9c:	str	r2, [sp, #120]	; 0x78
     fa0:	str	r3, [sp, #116]	; 0x74
     fa4:	str	ip, [sp, #112]	; 0x70
     fa8:	str	lr, [sp, #108]	; 0x6c
     fac:	str	r4, [sp, #104]	; 0x68
     fb0:	str	r1, [sp, #100]	; 0x64
     fb4:	bne	fd0 <gen_table_verifier+0x690>
     fb8:	b	fbc <gen_table_verifier+0x67c>
     fbc:	mov	r0, #0
     fc0:	mov	r1, #1
     fc4:	str	r1, [sp, #96]	; 0x60
     fc8:	str	r0, [sp, #92]	; 0x5c
     fcc:	b	fe8 <gen_table_verifier+0x6a8>
     fd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
     fd4:	ldr	r1, [r0, #88]	; 0x58
     fd8:	ldr	r0, [r0, #92]	; 0x5c
     fdc:	str	r1, [sp, #96]	; 0x60
     fe0:	str	r0, [sp, #92]	; 0x5c
     fe4:	b	fe8 <gen_table_verifier+0x6a8>
     fe8:	ldr	r0, [sp, #92]	; 0x5c
     fec:	ldr	r1, [sp, #96]	; 0x60
     ff0:	mvn	r2, #0
     ff4:	mov	r3, #0
     ff8:	str	r0, [sp, #88]	; 0x58
     ffc:	mov	r0, r2
    1000:	str	r1, [sp, #84]	; 0x54
    1004:	mov	r1, r3
    1008:	ldr	r2, [sp, #84]	; 0x54
    100c:	ldr	r3, [sp, #88]	; 0x58
    1010:	bl	0 <__aeabi_uldivmod>
    1014:	mov	r2, sp
    1018:	str	r1, [r2, #28]
    101c:	str	r0, [r2, #24]
    1020:	ldr	r0, [sp, #100]	; 0x64
    1024:	str	r0, [r2, #16]
    1028:	ldr	r1, [sp, #116]	; 0x74
    102c:	str	r1, [r2, #12]
    1030:	ldr	r3, [sp, #120]	; 0x78
    1034:	str	r3, [r2, #8]
    1038:	ldr	ip, [sp, #104]	; 0x68
    103c:	str	ip, [r2]
    1040:	movw	r1, #0
    1044:	movt	r1, #0
    1048:	ldr	r0, [sp, #124]	; 0x7c
    104c:	ldr	r2, [sp, #112]	; 0x70
    1050:	ldr	r3, [sp, #108]	; 0x6c
    1054:	bl	0 <fprintf>
    1058:	b	1104 <gen_table_verifier+0x7c4>
    105c:	add	r0, sp, #256	; 0x100
    1060:	ldr	r1, [fp, #-20]	; 0xffffffec
    1064:	ldr	r1, [r1, #204]	; 0xcc
    1068:	ldr	r2, [fp, #-32]	; 0xffffffe0
    106c:	ldr	r3, [r2, #96]	; 0x60
    1070:	ldr	r2, [r2, #100]	; 0x64
    1074:	ldr	ip, [sp, #252]	; 0xfc
    1078:	mov	lr, sp
    107c:	str	r0, [lr, #4]
    1080:	str	ip, [lr]
    1084:	movw	r0, #0
    1088:	movt	r0, #0
    108c:	str	r0, [sp, #80]	; 0x50
    1090:	mov	r0, r1
    1094:	ldr	r1, [sp, #80]	; 0x50
    1098:	str	r2, [sp, #76]	; 0x4c
    109c:	mov	r2, r3
    10a0:	ldr	r3, [sp, #76]	; 0x4c
    10a4:	bl	0 <fprintf>
    10a8:	b	1104 <gen_table_verifier+0x7c4>
    10ac:	movw	r0, #0
    10b0:	movt	r0, #0
    10b4:	ldr	r0, [r0]
    10b8:	movw	r1, #0
    10bc:	movt	r1, #0
    10c0:	movw	r2, #0
    10c4:	movt	r2, #0
    10c8:	movw	r3, #202	; 0xca
    10cc:	movw	ip, #0
    10d0:	movt	ip, #0
    10d4:	str	ip, [sp]
    10d8:	bl	0 <fprintf>
    10dc:	movw	r1, #0
    10e0:	movt	r1, #0
    10e4:	str	r0, [sp, #72]	; 0x48
    10e8:	mov	r0, r1
    10ec:	movw	r1, #0
    10f0:	movt	r1, #0
    10f4:	movw	r2, #202	; 0xca
    10f8:	movw	r3, #0
    10fc:	movt	r3, #0
    1100:	bl	0 <__assert_fail>
    1104:	b	1108 <gen_table_verifier+0x7c8>
    1108:	ldr	r0, [fp, #-20]	; 0xffffffec
    110c:	ldr	r0, [r0, #204]	; 0xcc
    1110:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1114:	ldr	r1, [r1, #4]
    1118:	ldr	r2, [r1, #4]
    111c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1120:	ldr	r1, [r1, #4]
    1124:	ldr	r3, [r1]
    1128:	movw	r1, #0
    112c:	movt	r1, #0
    1130:	bl	0 <fprintf>
    1134:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1138:	ldr	r0, [r0]
    113c:	str	r0, [fp, #-28]	; 0xffffffe4
    1140:	b	9d4 <gen_table_verifier+0x94>
    1144:	ldr	r0, [sp, #248]	; 0xf8
    1148:	cmp	r0, #0
    114c:	bne	1164 <gen_table_verifier+0x824>
    1150:	ldr	r0, [fp, #-20]	; 0xffffffec
    1154:	ldr	r0, [r0, #204]	; 0xcc
    1158:	movw	r1, #0
    115c:	movt	r1, #0
    1160:	bl	0 <fprintf>
    1164:	ldr	r0, [fp, #-20]	; 0xffffffec
    1168:	ldr	r0, [r0, #204]	; 0xcc
    116c:	movw	r1, #0
    1170:	movt	r1, #0
    1174:	bl	0 <fprintf>
    1178:	ldr	r1, [fp, #-20]	; 0xffffffec
    117c:	ldr	r1, [r1, #204]	; 0xcc
    1180:	str	r0, [sp, #68]	; 0x44
    1184:	mov	r0, r1
    1188:	movw	r1, #0
    118c:	movt	r1, #0
    1190:	bl	0 <fprintf>
    1194:	sub	r1, fp, #252	; 0xfc
    1198:	ldr	r2, [fp, #-20]	; 0xffffffec
    119c:	ldr	r2, [r2, #204]	; 0xcc
    11a0:	str	r0, [sp, #64]	; 0x40
    11a4:	mov	r0, r2
    11a8:	movw	r2, #0
    11ac:	movt	r2, #0
    11b0:	str	r1, [sp, #60]	; 0x3c
    11b4:	mov	r1, r2
    11b8:	ldr	r2, [sp, #60]	; 0x3c
    11bc:	ldr	r3, [sp, #60]	; 0x3c
    11c0:	ldr	ip, [sp, #60]	; 0x3c
    11c4:	str	ip, [sp]
    11c8:	bl	0 <fprintf>
    11cc:	sub	r1, fp, #252	; 0xfc
    11d0:	ldr	r2, [fp, #-20]	; 0xffffffec
    11d4:	ldr	r2, [r2, #204]	; 0xcc
    11d8:	str	r0, [sp, #56]	; 0x38
    11dc:	mov	r0, r2
    11e0:	movw	r2, #0
    11e4:	movt	r2, #0
    11e8:	str	r1, [sp, #52]	; 0x34
    11ec:	mov	r1, r2
    11f0:	ldr	r2, [sp, #52]	; 0x34
    11f4:	ldr	r3, [sp, #52]	; 0x34
    11f8:	ldr	ip, [sp, #52]	; 0x34
    11fc:	str	ip, [sp]
    1200:	bl	0 <fprintf>
    1204:	sub	r1, fp, #252	; 0xfc
    1208:	ldr	r2, [fp, #-20]	; 0xffffffec
    120c:	ldr	r2, [r2, #204]	; 0xcc
    1210:	str	r0, [sp, #48]	; 0x30
    1214:	mov	r0, r2
    1218:	movw	r2, #0
    121c:	movt	r2, #0
    1220:	str	r1, [sp, #44]	; 0x2c
    1224:	mov	r1, r2
    1228:	ldr	r2, [sp, #44]	; 0x2c
    122c:	ldr	r3, [sp, #44]	; 0x2c
    1230:	bl	0 <fprintf>
    1234:	sub	r1, fp, #252	; 0xfc
    1238:	ldr	r2, [fp, #-20]	; 0xffffffec
    123c:	ldr	r2, [r2, #204]	; 0xcc
    1240:	ldr	r3, [sp, #244]	; 0xf4
    1244:	str	r0, [sp, #40]	; 0x28
    1248:	mov	r0, r2
    124c:	movw	r2, #0
    1250:	movt	r2, #0
    1254:	str	r1, [sp, #36]	; 0x24
    1258:	mov	r1, r2
    125c:	ldr	r2, [sp, #36]	; 0x24
    1260:	ldr	ip, [sp, #36]	; 0x24
    1264:	str	ip, [sp]
    1268:	bl	0 <fprintf>
    126c:	movw	r1, #0
    1270:	str	r0, [sp, #32]
    1274:	mov	r0, r1
    1278:	sub	sp, fp, #16
    127c:	pop	{r4, r5, r6, r7, fp, pc}

00001280 <gen_epilogue>:
    1280:	push	{fp, lr}
    1284:	mov	fp, sp
    1288:	sub	sp, sp, #8
    128c:	str	r0, [sp, #4]
    1290:	ldr	r0, [sp, #4]
    1294:	ldr	r0, [r0, #212]	; 0xd4
    1298:	ldr	r0, [r0, #140]	; 0x8c
    129c:	cmp	r0, #0
    12a0:	beq	12b8 <gen_epilogue+0x38>
    12a4:	ldr	r0, [sp, #4]
    12a8:	ldr	r0, [r0, #204]	; 0xcc
    12ac:	movw	r1, #0
    12b0:	movt	r1, #0
    12b4:	bl	0 <fprintf>
    12b8:	movw	r0, #0
    12bc:	mov	sp, fp
    12c0:	pop	{fp, pc}
