Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Simple syhthesis script to use FreePDK/45nm libraries
#
# 
#
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib RAST -path "RAST"
1
#####################
# Config Variables
#####################
# The clock input signal name.
set CLK  "clk"
clk
# The reset input signal name.
set RST  "rst"
rst
set DRIVER_CELL "INV_X1"
INV_X1
set DR_CELL_OUT "ZN"
ZN
#####################
# Path Variables
#####################
set SYN  /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set OPENCELL_45 ../lib/
../lib/
#####################
# Set Design Library
#####################
# OpenCell 45nm Library
set link_library [list NangateOpenCellLibrary.db dw_foundation.sldb]
NangateOpenCellLibrary.db dw_foundation.sldb
set target_library [list NangateOpenCellLibrary.db]
NangateOpenCellLibrary.db
#set link_library { * tcbn45gsbwphvtml.db dw_foundation.sldb}
#set target_library "tcbn45gsbwphvtml.db"
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set sym_lib    $OPENCELL_45
../lib/
set target_lib $OPENCELL_45
../lib/
#set tech_file 
#set mw_reference_library 
#set mw_lib_name 
#set max_tlu_file
#set min_tlu_file
#set prs_map_file
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib ../params/ ]
./ ../rtl/ /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/ ../lib/ ../lib/ ../params/
#set mv_power_net VDD
#set mw_ground_net VSS
#set mw_logic1_net VDD
#set mw_logic0_net VSS
#set mw_power_port VDD
#set mw_ground_port VSS
#create_mw_lib -technology $tech_file #              -mw_reference_library $mw_reference_library #                                    $mw_lib_name
#open_mw_lib $mw_lib_name 
#report_mw_lib
#set_check_library_options -logic_vs_physical
#check_library
#set_tlu_plus_files -max_tluplus  $max_tlu_file #                   -min_tluplus  $min_tlu_file #                   -tech2itf_map $prs_map_file
#check_tlu_plus_files
###################
# Read Design
###################
analyze -library RAST -format sverilog [glob ${RUNDIR}/params/*.sv ${RUNDIR}/rtl/*.v ${RUNDIR}/rtl/*.sv]
Running PRESTO HDLC
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/params/rast_params.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/params/rast_params.sv:1: The package rast_params has already been analyzed. It is being replaced. (VER-26)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/DW_pl_reg.v
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:273: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:274: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/dff_retime.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:127: The statements in initial blocks are ignored. (VER-281)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/dff.sv
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/dff3.sv
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/rast.sv
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/tree_hash.sv
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:352: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:353: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:398: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:399: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:400: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:401: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:432: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:433: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:569: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:574: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:575: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/dff2.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:175: The statements in initial blocks are ignored. (VER-281)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:263: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:358: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:359: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:360: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:361: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:362: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:373: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:378: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:379: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:380: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:381: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:99: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'
1
#analyze -library RAST -format sverilog [glob ${RUNDIR}/genesis_synth/*.v]
#
elaborate ${DESIGN_TARGET} -architecture verilog -library RAST
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rast'.
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=21,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:203: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:204: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:205: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:206: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:226: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:227: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:228: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:229: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:232: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:233: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:234: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:235: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:388: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/bbox.sv:391: signed to unsigned part selection occurs. (VER-318)
Statistics for MUX_OPs
================================================================================================
|                      block name/line                       | Inputs | Outputs | # sel inputs |
================================================================================================
| bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/232 | 131072 |    1    |      17      |
| bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/233 | 131072 |    1    |      17      |
| bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/234 | 131072 |    1    |      17      |
| bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/235 | 131072 |    1    |      17      |
================================================================================================
Presto compilation completed successfully.
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=21,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:280: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:285: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv:288: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 299 in file
	'/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           310            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine test_iterator_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH1 line 239 in file
		'/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/test_iterator.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| genblk1.state_R14H_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=21,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:115: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:127: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:135: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv:100: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 98 in file
	'/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/hash_jtree.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sampletest' instantiated from design 'rast' with
	the parameters "SIGFIG=21,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:139: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:140: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:147: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:148: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:178: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:201: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:202: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:203: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:204: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:225: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:226: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:227: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:228: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2 line 131 in file
		'/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    dist_sign_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Statistics for MUX_OPs
======================================================================================================
|                         block name/line                          | Inputs | Outputs | # sel inputs |
======================================================================================================
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/178 | 131072 |    1    |      17      |
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/179 | 131072 |    1    |      17      |
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/180 | 131072 |    1    |      17      |
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/181 | 131072 |    1    |      17      |
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/202 | 131072 |    1    |      17      |
| sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2/203 | 131072 |    1    |      17      |
======================================================================================================
Warning:  /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/rtl/sampletest.sv:131: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'dff3' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE1=3,ARRAY_SIZE2=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE1=2,ARRAY_SIZE2=2,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_retime' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE1=3,ARRAY_SIZE2=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff3' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE1=2,ARRAY_SIZE2=2,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff' instantiated from design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'test_iterator_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH1' with
	the parameters "WIDTH=21,ARRAY_SIZE=2,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff' instantiated from design 'test_iterator_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH1' with
	the parameters "WIDTH=2,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tree_hash' instantiated from design 'hash_jtree_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "IN_WIDTH=34,OUT_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'hash_jtree_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=21,ARRAY_SIZE=2,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_retime' instantiated from design 'dff2_WIDTH21_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS1' with
	the parameters "WIDTH=21,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff' instantiated from design 'dff2_WIDTH21_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS0' with
	the parameters "WIDTH=21,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
1
link

  Linking design 'rast'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db
  dw_foundation.sldb (library) /afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

1
#################################
# Define Design Environment 
#################################
# go here
#################################
# Design Rule Constraints
#################################
# go here
##################################
# Design Optimization Constraints
##################################
# create clock
create_clock $CLK -period $CLK_PERIOD
1
compile_ultra -gate_clock
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 103 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'dff3_WIDTH21_ARRAY_SIZE13_ARRAY_SIZE23_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 10 instances of design 'dff2_WIDTH21_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff3_WIDTH21_ARRAY_SIZE13_ARRAY_SIZE23_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 14 instances of design 'dff2_WIDTH21_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff3_WIDTH21_ARRAY_SIZE12_ARRAY_SIZE22_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff2_WIDTH21_ARRAY_SIZE2_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 2 instances of design 'tree_hash_IN_WIDTH34_OUT_WIDTH8'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff2_WIDTH21_ARRAY_SIZE2_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 36 instances of design 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 54 instances of design 'dff_WIDTH21_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
  Simplifying Design 'rast'
Information: Removing unused design 'dff_WIDTH21_PIPE_DEPTH1_RETIME_STATUS0_3'. (OPT-1055)
Information: Removing unused design 'dff_WIDTH21_PIPE_DEPTH1_RETIME_STATUS0_0'. (OPT-1055)
Information: Removing unused design 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_3'. (OPT-1055)
Information: Removing unused design 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_0'. (OPT-1055)

Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy test_iterator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d303 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d304 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/xjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/yjit_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[2].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[2].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[2].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[2].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[2].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[1].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[0].dff_arr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f3/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f2/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d303/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d303/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d302/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f2/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy hash_jtree/d_hash_f1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_iterator/d301/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bbox/d_bbx_f1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe before Pass 1 (OPT-776)
Information: Ungrouping 101 of 141 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rast'
Information: Added key list 'DesignWare' to design 'rast'. (DDB-72)
Information: Performing clock-gating on design DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
Information: Performing clock-gating on design DW_pl_reg_width2_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
 Implement Synthetic for 'rast'.
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
  Processing 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'
Information: Added key list 'DesignWare' to design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (DDB-72)
Information: Performing clock-gating on design DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
 Implement Synthetic for 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'.
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
  Processing 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'
Information: Added key list 'DesignWare' to design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (DDB-72)
Information: Performing clock-gating on design DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
 Implement Synthetic for 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'.
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
  Processing 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_22'
 Implement Synthetic for 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_22'.
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_22'. (DDB-72)
  Processing 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_9'
 Implement Synthetic for 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_9'.
Information: Performing clock-gating on design DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH21_PIPE_DEPTH1_RETIME_STATUS1_9'. (DDB-72)
  Processing 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_2'
 Implement Synthetic for 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_2'.
Information: Performing clock-gating on design DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_2'. (DDB-72)
  Processing 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_0'
 Implement Synthetic for 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_0'.
Information: Performing clock-gating on design DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0. (PWR-730)
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1_0'. (DDB-72)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_0' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_0' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_0' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_0' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_0' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_1' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_1' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_1' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_1' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_1' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_2' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_2' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_2' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_2' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_2' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_3' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_3' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_3' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_3' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_3' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_4' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_4' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_4' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_4' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_4' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_5' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_5' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_5' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_5' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_5' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_6' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_6' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_6' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_6' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_6' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_7' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_7' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_7' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_7' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_7' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_8' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_8' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_8' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_8' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_8' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_9' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_9' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_9' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_9' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_9' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_10' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_10' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_10' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_10' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_10' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_11' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_11' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_11' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_11' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_11' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_12' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_12' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_12' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_12' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_12' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_13' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_13' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_13' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_13' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_13' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_14' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_14' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_14' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_14' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_14' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_15' comes before design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_15' in the link_library; 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_15' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_15' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_15' is referenced in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:bbox'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_16' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_16' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_16' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_16' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_16' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_17' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_17' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_17' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_17' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_17' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_18' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_18' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_18' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_18' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_18' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_19' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_19' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_19' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_19' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_19' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_20' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_20' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_20' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_20' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_20' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_21' comes before design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_21' in the link_library; 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_21' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_21' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_21' is referenced in design 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2.db:sampletest'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' comes before design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' in the link_library; 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r3/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r3/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r2/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r2/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r2/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r2/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r2/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r2/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r1/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r1/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_22' is referenced in design 'rast.db:sampletest/d_samp_r1/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Warning: Design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' comes before design 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' in the link_library; 'rast.db:SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' will be ignored. (UIO-92)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:rast'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r2/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r2/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r2/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r3/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r3/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe'. (UIO-93)
Information: Design 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_23' is referenced in design 'rast.db:bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe'. (UIO-93)

  Updating timing information
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][16]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][15]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][14]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][13]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][12]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][11]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][10]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][9]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][8]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][7]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][16]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][15]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][14]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][13]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][12]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][11]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][10]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][9]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][8]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][7]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Clock gated cell 'bbox/d_bbx_f1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' will be ungated, since its clock-gating cell is being removed. (PWR-762)
Information: Ungrouping hierarchy hash_jtree/d_hash_r4. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r4. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r2/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy hash_jtree/d_hash_r3/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r3/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[0].dff_arr/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[1].dff_arr/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r1/genblk1[2].dff_arr/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy bbox/d_bbx_r2/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r3. (OPT-772)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_159J2_125_9067_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_158J2_124_9067_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_157J2_123_9067_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_156J2_122_9067_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DW_cmp_J2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_137J2_131_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_136J2_130_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_135J2_129_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_134J2_128_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_133J2_127_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2_DP_OP_132J2_126_7395_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_108, since there are no registers. (PWR-806)
Information: Performing clock-gating on design bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2. (PWR-730)
Information: Performing clock-gating on design rast. (PWR-730)
Information: Performing clock-gating on design sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2. (PWR-730)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'test_iterator/d301/genblk1[2].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_r3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: Complementing port 'halt_RnnnnL' in design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'.
	 The new name of the port is 'halt_RnnnnL_BAR'. (OPT-319)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bbox/d_bbx_f3/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/genblk1.d305/genblk1[0].dff_arr/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'test_iterator/d303/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_r3/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hash_jtree/d_hash_f3/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_r1/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sampletest/d_samp_f1/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy sampletest 'sampletest_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' #insts = 322. (OPT-777)
  Mapping Optimization (Phase 1)
Information: Removing redundant clock gate 'hash_jtree/d_hash_r2/genblk1[2].genblk1.dff_pipe/genblk1.dff_pipe/clk_gate_data_pipe_a_reg[1]'. (PWR-477)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'rast_DP_OP_136J2_130_7395_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35   10429.9      0.24       0.2      16.9                           184537.5469
    0:00:39   10699.6      0.03       0.0      16.9                           193908.5938
    0:00:39   10699.6      0.03       0.0      16.9                           193908.5938
    0:00:39   10699.6      0.03       0.0      16.9                           193908.5938

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:45   10272.9      0.00       0.0      16.8                           181178.5781
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:45   10254.8      0.00       0.0      16.8                           179863.3125
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:45   10264.4      0.00       0.0       0.0                           180489.5312
    0:00:45   10264.4      0.00       0.0       0.0                           180489.5312


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:45   10264.4      0.00       0.0       0.0                           180489.5312
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:46   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:46   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:46   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:47   10260.4      0.00       0.0       0.0                           180269.5781
    0:00:48   10257.0      0.00       0.0       0.0                           180323.5938
    0:00:48   10257.0      0.00       0.0       0.0                           180323.5938
    0:00:48   10257.0      0.00       0.0       0.0                           180323.5938
    0:00:48   10257.0      0.00       0.0       0.0                           180263.1562
    0:00:49   10256.2      0.00       0.0       0.0                           180251.9375
    0:00:49   10256.2      0.00       0.0       0.0                           180251.9375
    0:00:49   10256.2      0.00       0.0       0.0                           180251.9375
    0:00:49   10256.2      0.00       0.0       0.0                           180251.9375
    0:00:50   10253.2      0.00       0.0       0.0                           179927.4062
Loading db file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# set output delay and load
set_fanout_load 4 [get_ports "*" -filter {@port_direction == out} ]
1
set_output_delay [ expr $CLK_PERIOD*3/4 ] -clock $CLK  [get_ports "*" -filter {@port_direction == out} ]
1
#set_output_delay [ expr $CLK_PERIOD*1/2 ] -clock $CLK halt_RnnnnL
set_wire_load_model -name 1K_hvratio_1_4
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
# set input delay on all input ports except 'clk' and 'rst'
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{tri_R10S[2][2][20] tri_R10S[2][2][19] tri_R10S[2][2][18] tri_R10S[2][2][17] tri_R10S[2][2][16] tri_R10S[2][2][15] tri_R10S[2][2][14] tri_R10S[2][2][13] tri_R10S[2][2][12] tri_R10S[2][2][11] tri_R10S[2][2][10] tri_R10S[2][2][9] tri_R10S[2][2][8] tri_R10S[2][2][7] tri_R10S[2][2][6] tri_R10S[2][2][5] tri_R10S[2][2][4] tri_R10S[2][2][3] tri_R10S[2][2][2] tri_R10S[2][2][1] tri_R10S[2][2][0] tri_R10S[2][1][20] tri_R10S[2][1][19] tri_R10S[2][1][18] tri_R10S[2][1][17] tri_R10S[2][1][16] tri_R10S[2][1][15] tri_R10S[2][1][14] tri_R10S[2][1][13] tri_R10S[2][1][12] tri_R10S[2][1][11] tri_R10S[2][1][10] tri_R10S[2][1][9] tri_R10S[2][1][8] tri_R10S[2][1][7] tri_R10S[2][1][6] tri_R10S[2][1][5] tri_R10S[2][1][4] tri_R10S[2][1][3] tri_R10S[2][1][2] tri_R10S[2][1][1] tri_R10S[2][1][0] tri_R10S[2][0][20] tri_R10S[2][0][19] tri_R10S[2][0][18] tri_R10S[2][0][17] tri_R10S[2][0][16] tri_R10S[2][0][15] tri_R10S[2][0][14] tri_R10S[2][0][13] tri_R10S[2][0][12] tri_R10S[2][0][11] tri_R10S[2][0][10] tri_R10S[2][0][9] tri_R10S[2][0][8] tri_R10S[2][0][7] tri_R10S[2][0][6] tri_R10S[2][0][5] tri_R10S[2][0][4] tri_R10S[2][0][3] tri_R10S[2][0][2] tri_R10S[2][0][1] tri_R10S[2][0][0] tri_R10S[1][2][20] tri_R10S[1][2][19] tri_R10S[1][2][18] tri_R10S[1][2][17] tri_R10S[1][2][16] tri_R10S[1][2][15] tri_R10S[1][2][14] tri_R10S[1][2][13] tri_R10S[1][2][12] tri_R10S[1][2][11] tri_R10S[1][2][10] tri_R10S[1][2][9] tri_R10S[1][2][8] tri_R10S[1][2][7] tri_R10S[1][2][6] tri_R10S[1][2][5] tri_R10S[1][2][4] tri_R10S[1][2][3] tri_R10S[1][2][2] tri_R10S[1][2][1] tri_R10S[1][2][0] tri_R10S[1][1][20] tri_R10S[1][1][19] tri_R10S[1][1][18] tri_R10S[1][1][17] tri_R10S[1][1][16] tri_R10S[1][1][15] tri_R10S[1][1][14] tri_R10S[1][1][13] tri_R10S[1][1][12] tri_R10S[1][1][11] tri_R10S[1][1][10] tri_R10S[1][1][9] tri_R10S[1][1][8] tri_R10S[1][1][7] tri_R10S[1][1][6] tri_R10S[1][1][5] ...}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
1
set_driving_cell -lib_cell $DRIVER_CELL -pin $DR_CELL_OUT [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# set no input delay on control ports
set_input_delay -clock $CLK 0 screen_RnnnnS
1
set_input_delay -clock $CLK 0 subSample_RnnnnU
1
# set target die area
set_max_area $TARGET_AREA
1
# set DC don't touch reset network
remove_driving_cell $RST
1
set_drive 0 $RST
1
set_dont_touch_network $RST
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
#set power analysis
#set_power_prediction
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime -timing_high_effort_script
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 219 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'rast'

Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
Information: Ungrouping 0 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rast'
  Processing 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'
  Processing 'SNPS_CLOCK_GATE_HIGH_DW_pl_reg_width21_in_reg0_stages2_out_reg0_rst_mode0_96'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design rast. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell test_iterator/d303/genblk1[0].genblk1.dff_pipe/genblk1.dff_pipe/data_pipe_a_reg[1][20] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design rast. (RTDC-140)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming rast (top)
Warning: No clock net driving clock pin of cell 'sampletest/dist_sign_reg[1]'. (RTDC-5)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	bbox/U22 (CLKBUF_X1)
	bbox/U27 (CLKBUF_X1)
	bbox/U5 (CLKBUF_X2)
	bbox/U26 (CLKBUF_X1)
	bbox/U28 (CLKBUF_X1)
	bbox/U23 (CLKBUF_X1)
	bbox/U4 (CLKBUF_X2)
	bbox/U25 (CLKBUF_X1)
	bbox/U14 (CLKBUF_X1)
	bbox/U15 (CLKBUF_X1)
	bbox/U16 (CLKBUF_X1)
	bbox/U17 (CLKBUF_X1)
	bbox/U19 (CLKBUF_X1)
	bbox/U21 (CLKBUF_X1)
	bbox/U24 (CLKBUF_X1)
	bbox/U18 (CLKBUF_X1)
	U1251 (CLKBUF_X1)
	U1257 (CLKBUF_X1)
	U1237 (CLKBUF_X1)
	U1236 (CLKBUF_X1)
	U1235 (CLKBUF_X1)
	U1234 (CLKBUF_X1)
	U1233 (CLKBUF_X1)
	U1232 (CLKBUF_X1)
	U1231 (CLKBUF_X1)
	U1230 (CLKBUF_X1)
	U1229 (CLKBUF_X1)
	U1228 (CLKBUF_X1)
	U1238 (CLKBUF_X1)
	U1227 (CLKBUF_X1)
	U1226 (CLKBUF_X1)
	U1225 (CLKBUF_X1)
	U1224 (CLKBUF_X1)
	U1223 (CLKBUF_X1)
	U1254 (CLKBUF_X1)
	U1222 (CLKBUF_X1)
	U1256 (CLKBUF_X1)
	U1255 (CLKBUF_X1)
	U1253 (CLKBUF_X1)
	U1252 (CLKBUF_X1)
	U1250 (CLKBUF_X1)
	U1249 (CLKBUF_X1)
	U1258 (CLKBUF_X1)
	U1248 (CLKBUF_X1)
	U1247 (CLKBUF_X1)
	U1246 (CLKBUF_X1)
	U1245 (CLKBUF_X1)
	U1244 (CLKBUF_X1)
	U1243 (CLKBUF_X1)
	U1242 (CLKBUF_X1)
	U1241 (CLKBUF_X1)
	U1240 (CLKBUF_X1)
	U1239 (CLKBUF_X1)
	U1219 (CLKBUF_X1)
	U1220 (CLKBUF_X1)
	U1221 (CLKBUF_X1)
	bbox/U20 (CLKBUF_X1)
	U695 (INV_X4)
	bbox/U3 (INV_X4)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.06
  Critical path length = 1.06
  Clock correction = 0.12 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 9)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11   10357.0      0.00       0.0    1365.7                           189120.5625
    0:01:11   10357.0      0.00       0.0    1365.7                           189120.5625
    0:01:11   10357.0      0.00       0.0    1365.7                           189120.5625
    0:01:11   10357.0      0.00       0.0    1365.7                           189120.5625

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:15   10334.4      0.00       0.0    1365.7                           188214.5469
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:16   10339.4      0.00       0.0    1352.0                           188402.3438
    0:01:16   10339.4      0.00       0.0    1352.0                           188402.3438


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:16   10339.4      0.00       0.0    1352.0                           188402.3438
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:19   10334.9      0.00       0.0    1352.0                           188155.4531
    0:01:20   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:20   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:20   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:21   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:22   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:22   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:22   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:22   10334.4      0.00       0.0    1352.0                           188118.1406
    0:01:22   10331.7      0.00       0.0    1352.0                           187895.6250
Loading db file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'rast' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'rst': 1356 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
##########################
# Analyze Design 
##########################
redirect "reports/design_report" { report_design }
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Tue Dec  3 00:35:02 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    260
    Unconnected ports (LINT-28)                                   167
    Feedthrough (LINT-29)                                          84
    Shorted outputs (LINT-31)                                       5
    Constant outputs (LINT-52)                                      4

Cells                                                              45
    Connected to power or ground (LINT-32)                         44
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               54
    Unloaded nets (LINT-2)                                         54
--------------------------------------------------------------------------------

Warning: In design 'rast', net 'n1315' driven by pin 'U1248/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1314' driven by pin 'U1258/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1313' driven by pin 'U1249/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1312' driven by pin 'U1253/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1311' driven by pin 'U1250/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1310' driven by pin 'U1252/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1309' driven by pin 'U1256/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1308' driven by pin 'U1255/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1307' driven by pin 'U1246/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1306' driven by pin 'U1245/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1305' driven by pin 'U1243/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1304' driven by pin 'U1242/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1303' driven by pin 'U1241/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1302' driven by pin 'U1240/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1301' driven by pin 'U1257/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1300' driven by pin 'U1237/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1299' driven by pin 'U1236/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1298' driven by pin 'U1235/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1297' driven by pin 'U1234/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1296' driven by pin 'U1233/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1295' driven by pin 'U1230/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1294' driven by pin 'U1228/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1293' driven by pin 'U1238/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1292' driven by pin 'U1227/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1291' driven by pin 'U1226/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1290' driven by pin 'U1225/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1289' driven by pin 'U1224/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1288' driven by pin 'U1223/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1287' driven by pin 'U1222/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1286' driven by pin 'U1229/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1285' driven by pin 'U1219/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1284' driven by pin 'U1220/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1283' driven by pin 'U1221/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1282' driven by pin 'U1232/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1281' driven by pin 'U1231/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1280' driven by pin 'U1239/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1279' driven by pin 'U1251/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1278' driven by pin 'U1254/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1277' driven by pin 'U1247/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'n1276' driven by pin 'U1244/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n946' driven by pin 'bbox/U21/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n945' driven by pin 'bbox/U23/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n944' driven by pin 'bbox/U19/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n943' driven by pin 'bbox/U14/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n942' driven by pin 'bbox/U15/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n941' driven by pin 'bbox/U22/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n940' driven by pin 'bbox/U16/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n939' driven by pin 'bbox/U17/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n938' driven by pin 'bbox/U18/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n937' driven by pin 'bbox/U27/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n936' driven by pin 'bbox/U25/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n935' driven by pin 'bbox/U26/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n13' driven by pin 'bbox/U5/Z' has no loads. (LINT-2)
Warning: In design 'rast', net 'bbox/n1' driven by pin 'bbox/U4/Z' has no loads. (LINT-2)
Warning: In design 'rast', port 'tri_R10S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', port 'tri_R10S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R10S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'subSample_RnnnnU[3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[2][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[1][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R13S[0][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'box_R13S[0][0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][20]' is connected directly to output port 'tri_R13S[0][2][20]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][19]' is connected directly to output port 'tri_R13S[0][2][19]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][18]' is connected directly to output port 'tri_R13S[0][2][18]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][17]' is connected directly to output port 'tri_R13S[0][2][17]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][16]' is connected directly to output port 'tri_R13S[0][2][16]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][15]' is connected directly to output port 'tri_R13S[0][2][15]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][14]' is connected directly to output port 'tri_R13S[0][2][14]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][13]' is connected directly to output port 'tri_R13S[0][2][13]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][12]' is connected directly to output port 'tri_R13S[0][2][12]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][11]' is connected directly to output port 'tri_R13S[0][2][11]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][10]' is connected directly to output port 'tri_R13S[0][2][10]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][9]' is connected directly to output port 'tri_R13S[0][2][9]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][8]' is connected directly to output port 'tri_R13S[0][2][8]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][7]' is connected directly to output port 'tri_R13S[0][2][7]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][6]' is connected directly to output port 'tri_R13S[0][2][6]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][5]' is connected directly to output port 'tri_R13S[0][2][5]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][4]' is connected directly to output port 'tri_R13S[0][2][4]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][3]' is connected directly to output port 'tri_R13S[0][2][3]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][2]' is connected directly to output port 'tri_R13S[0][2][2]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][1]' is connected directly to output port 'tri_R13S[0][2][1]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R10S[0][2][0]' is connected directly to output port 'tri_R13S[0][2][0]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][20]' is connected directly to output port 'color_R13U[2][20]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][19]' is connected directly to output port 'color_R13U[2][19]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][18]' is connected directly to output port 'color_R13U[2][18]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][17]' is connected directly to output port 'color_R13U[2][17]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][16]' is connected directly to output port 'color_R13U[2][16]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][15]' is connected directly to output port 'color_R13U[2][15]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][14]' is connected directly to output port 'color_R13U[2][14]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][13]' is connected directly to output port 'color_R13U[2][13]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][12]' is connected directly to output port 'color_R13U[2][12]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][11]' is connected directly to output port 'color_R13U[2][11]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][10]' is connected directly to output port 'color_R13U[2][10]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][9]' is connected directly to output port 'color_R13U[2][9]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][8]' is connected directly to output port 'color_R13U[2][8]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][7]' is connected directly to output port 'color_R13U[2][7]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][6]' is connected directly to output port 'color_R13U[2][6]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][5]' is connected directly to output port 'color_R13U[2][5]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][4]' is connected directly to output port 'color_R13U[2][4]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][3]' is connected directly to output port 'color_R13U[2][3]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][2]' is connected directly to output port 'color_R13U[2][2]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][1]' is connected directly to output port 'color_R13U[2][1]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[2][0]' is connected directly to output port 'color_R13U[2][0]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][20]' is connected directly to output port 'color_R13U[1][20]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][19]' is connected directly to output port 'color_R13U[1][19]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][18]' is connected directly to output port 'color_R13U[1][18]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][17]' is connected directly to output port 'color_R13U[1][17]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][16]' is connected directly to output port 'color_R13U[1][16]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][15]' is connected directly to output port 'color_R13U[1][15]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][14]' is connected directly to output port 'color_R13U[1][14]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][13]' is connected directly to output port 'color_R13U[1][13]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][12]' is connected directly to output port 'color_R13U[1][12]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][11]' is connected directly to output port 'color_R13U[1][11]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][10]' is connected directly to output port 'color_R13U[1][10]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][9]' is connected directly to output port 'color_R13U[1][9]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][8]' is connected directly to output port 'color_R13U[1][8]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][7]' is connected directly to output port 'color_R13U[1][7]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][6]' is connected directly to output port 'color_R13U[1][6]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][5]' is connected directly to output port 'color_R13U[1][5]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][4]' is connected directly to output port 'color_R13U[1][4]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][3]' is connected directly to output port 'color_R13U[1][3]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][2]' is connected directly to output port 'color_R13U[1][2]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][1]' is connected directly to output port 'color_R13U[1][1]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[1][0]' is connected directly to output port 'color_R13U[1][0]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][20]' is connected directly to output port 'color_R13U[0][20]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][19]' is connected directly to output port 'color_R13U[0][19]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][18]' is connected directly to output port 'color_R13U[0][18]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][17]' is connected directly to output port 'color_R13U[0][17]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][16]' is connected directly to output port 'color_R13U[0][16]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][15]' is connected directly to output port 'color_R13U[0][15]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][14]' is connected directly to output port 'color_R13U[0][14]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][13]' is connected directly to output port 'color_R13U[0][13]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][12]' is connected directly to output port 'color_R13U[0][12]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][11]' is connected directly to output port 'color_R13U[0][11]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][10]' is connected directly to output port 'color_R13U[0][10]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][9]' is connected directly to output port 'color_R13U[0][9]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][8]' is connected directly to output port 'color_R13U[0][8]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][7]' is connected directly to output port 'color_R13U[0][7]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][6]' is connected directly to output port 'color_R13U[0][6]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][5]' is connected directly to output port 'color_R13U[0][5]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][4]' is connected directly to output port 'color_R13U[0][4]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][3]' is connected directly to output port 'color_R13U[0][3]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][2]' is connected directly to output port 'color_R13U[0][2]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][1]' is connected directly to output port 'color_R13U[0][1]'. (LINT-29)
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R10U[0][0]' is connected directly to output port 'color_R13U[0][0]'. (LINT-29)
Warning: In design 'rast', output port 'hit_R18S[1][18]' is connected directly to output port 'hit_R18S[0][4]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][4]' is connected directly to output port 'hit_R18S[0][18]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[0][0]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[0][1]'. (LINT-31)
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to output port 'hit_R18S[1][0]'. (LINT-31)
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[2][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R10S[1][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'bbox' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'subSample_RnnnnU[3]' is connected to logic 0. 
Warning: In design 'bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', a pin on submodule 'd_bbx_r3/genblk1[1].dff_arr/genblk1[1].genblk1.dff_pipe/genblk1.dff_pipe/clk_gate_data_pipe_a_reg[1]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'rast', the same net is connected to more than one pin on submodule 'bbox'. (LINT-33)
   Net 'hit_R18S[1][0]' is connected to pins 'tri_R10S[2][2][20]', 'tri_R10S[2][2][19]'', 'tri_R10S[2][2][18]', 'tri_R10S[2][2][17]', 'tri_R10S[2][2][16]', 'tri_R10S[2][2][15]', 'tri_R10S[2][2][14]', 'tri_R10S[2][2][13]', 'tri_R10S[2][2][12]', 'tri_R10S[2][2][11]', 'tri_R10S[2][2][10]', 'tri_R10S[2][2][9]', 'tri_R10S[2][2][8]', 'tri_R10S[2][2][7]', 'tri_R10S[2][2][6]', 'tri_R10S[2][2][5]', 'tri_R10S[2][2][4]', 'tri_R10S[2][2][3]', 'tri_R10S[2][2][2]', 'tri_R10S[2][2][1]', 'tri_R10S[2][2][0]', 'tri_R10S[1][2][20]', 'tri_R10S[1][2][19]', 'tri_R10S[1][2][18]', 'tri_R10S[1][2][17]', 'tri_R10S[1][2][16]', 'tri_R10S[1][2][15]', 'tri_R10S[1][2][14]', 'tri_R10S[1][2][13]', 'tri_R10S[1][2][12]', 'tri_R10S[1][2][11]', 'tri_R10S[1][2][10]', 'tri_R10S[1][2][9]', 'tri_R10S[1][2][8]', 'tri_R10S[1][2][7]', 'tri_R10S[1][2][6]', 'tri_R10S[1][2][5]', 'tri_R10S[1][2][4]', 'tri_R10S[1][2][3]', 'tri_R10S[1][2][2]', 'tri_R10S[1][2][1]', 'tri_R10S[1][2][0]', 'subSample_RnnnnU[3]'.
Warning: In design 'rast', output port 'hit_R18S[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rast', output port 'hit_R18S[0][0]' is connected directly to 'logic 0'. (LINT-52)
1
redirect "reports/design_check" {check_design }
#report_constraint -all_violators
#redirect "reports/constraint_report" {report_constraint -all_violators}
report_area 
 
****************************************
Report : area
Design : rast
Version: M-2016.12-SP2
Date   : Tue Dec  3 00:35:02 2024
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db)

Number of ports:                         1073
Number of nets:                          5831
Number of cells:                         4933
Number of combinational cells:           3573
Number of sequential cells:              1358
Number of macros/black boxes:               0
Number of buf/inv:                       1691
Number of references:                      33

Combinational area:               3121.776011
Buf/Inv area:                      919.828007
Noncombinational area:            7209.930233
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 10331.706244
Total area:                 undefined
1
redirect "reports/area_report" { report_area }
#redirect "reports/area_hier_report" { report_area -hier }
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : rast
Version: M-2016.12-SP2
Date   : Tue Dec  3 00:35:02 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/lib/NangateOpenCellLibrary.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
rast                   1K_hvratio_1_4    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   8.0896 mW   (83%)
  Net Switching Power  =   1.6567 mW   (17%)
                         ---------
Total Dynamic Power    =   9.7463 mW  (100%)

Cell Leakage Power     = 186.2963 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      8.3489        1.1167e+03           56.0436        1.1251e+03  (  11.33%)
register       7.7546e+03          130.1200        1.1100e+05        7.9957e+03  (  80.50%)
sequential     4.3910e-02        3.2658e-03           38.7485        8.5925e-02  (   0.00%)
combinational    326.6091          409.8328        7.5205e+04          811.6445  (   8.17%)
--------------------------------------------------------------------------------------------------
Total          8.0896e+03 uW     1.6567e+03 uW     1.8630e+05 nW     9.9326e+03 uW
1
redirect "reports/power_report" { report_power -analysis_effort hi }
#redirect "reports/power_hier_report" { report_power -hier }
#report_timing -path full -delay max -max_paths 10
#redirect "report/timing_report_max" { report_timing -path full -delay max -max_paths 200 }
#report_timing -path full -delay min -max_paths 10
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rast
Version: M-2016.12-SP2
Date   : Tue Dec  3 00:35:04 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: bbox/clk_r_REG908_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG864_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rast               1K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bbox/clk_r_REG908_S1/CK (DFFS_X1)                       0.00       0.00 r
  bbox/clk_r_REG908_S1/Q (DFFS_X1)                        0.11       0.11 r
  bbox/U454/ZN (NOR2_X1)                                  0.04       0.15 f
  bbox/U484/ZN (INV_X1)                                   0.02       0.17 r
  bbox/U485/ZN (AND2_X1)                                  0.04       0.21 r
  bbox/U843/ZN (AND2_X1)                                  0.04       0.25 r
  bbox/U844/ZN (OAI21_X1)                                 0.03       0.28 f
  bbox/U845/ZN (NAND2_X1)                                 0.03       0.31 r
  bbox/U863/ZN (NAND4_X1)                                 0.04       0.35 f
  bbox/U864/ZN (NAND2_X1)                                 0.04       0.39 r
  bbox/U865/ZN (NAND2_X1)                                 0.03       0.42 f
  bbox/U866/ZN (OAI21_X1)                                 0.06       0.47 r
  bbox/U39/ZN (AND2_X1)                                   0.12       0.59 r
  bbox/U1014/ZN (NAND2_X1)                                0.05       0.64 f
  bbox/U1016/ZN (OAI211_X1)                               0.05       0.69 r
  bbox/U1017/ZN (OR2_X1)                                  0.05       0.74 r
  bbox/U37/ZN (AND4_X1)                                   0.07       0.81 r
  bbox/U1039/ZN (NAND3_X1)                                0.03       0.84 f
  bbox/U44/ZN (OAI21_X1)                                  0.07       0.91 r
  bbox/U33/ZN (INV_X1)                                    0.03       0.94 f
  bbox/U7/ZN (INV_X1)                                     0.08       1.03 r
  bbox/U1079/Z (MUX2_X1)                                  0.09       1.12 f
  bbox/U1080/ZN (INV_X1)                                  0.02       1.14 r
  bbox/box_R13S[1][0][18] (bbox_SIGFIG21_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2)
                                                          0.00       1.14 r
  clk_r_REG864_S2/D (DFFR_X1)                             0.01       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  clk_r_REG864_S2/CK (DFFR_X1)                            0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
redirect "reports/timing_report_maxsm" { report_timing -significant_digits 4 }
#redirect "reports/timing_report_min" { report_timing -path full -delay min -max_paths 50 }
#report_timing_requirements
#redirect "reports/timing_requirements_report" { report_timing_requirements }
report_qor
 
****************************************
Report : qor
Design : rast
Version: M-2016.12-SP2
Date   : Tue Dec  3 00:35:04 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.15
  Critical Path Slack:           0.02
  Critical Path Clk Period:      1.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        644
  Leaf Cell Count:               4929
  Buf/Inv Cell Count:            1691
  Buf Cell Count:                  64
  Inv Cell Count:                1627
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3573
  Sequential Cell Count:         1356
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3121.776011
  Noncombinational Area:  7209.930233
  Buf/Inv Area:            919.828007
  Total Buffer Area:            52.67
  Total Inverter Area:         867.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             10331.706244
  Design Area:           10331.706244


  Design Rules
  -----------------------------------
  Total Number of Nets:          5366
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: caddy17.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   21.89
  Logic Optimization:                 30.53
  Mapping Optimization:               11.49
  -----------------------------------------
  Overall Compile Time:               82.19
  Overall Compile Wall Clock Time:    84.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect "reports/qor_report" { report_qor }
check_error
0
redirect "reports/error_checking_report" { check_error }
###################################
# Save the Design DataBase
###################################
write_sdf -version 2.1 "netlist/sdf_rasterizer"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/synth/netlist/sdf_rasterizer'. (WT-3)
1
write -hierarchy -format verilog -output "netlist/rast.gv"
Writing verilog file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/synth/netlist/rast.gv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 82 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format verilog -hier -o "netlist/rast.psv"
Writing verilog file '/home/users/andalex/Desktop/EE271/rasterizer-fall-2024/synth/netlist/rast.psv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 82 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc -hierarchy -output "rast.mapped.ddc"
Writing ddc file 'rast.mapped.ddc'.
1
#Concise Results in a singular file
echo $CLK_PERIOD >> results.txt
sh cat reports/error_checking_report >> results.txt
sh grep -i slack reports/timing_report_maxsm >> results.txt
sh cat reports/power_report | grep Total >> results.txt
sh cat reports/power_report | grep Cell | grep Leakage >> results.txt
sh cat reports/area_report | grep Total | grep cell >> results.txt
exit 

Thank you...
