$comment
	File created using the following command:
		vcd file three_to_eight_line_decoder.msim.vcd -direction
$end
$date
	Tue Sep 24 22:27:53 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module three_to_eight_line_decoder_vlg_vec_tst $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$var wire 1 $ D [7] $end
$var wire 1 % D [6] $end
$var wire 1 & D [5] $end
$var wire 1 ' D [4] $end
$var wire 1 ( D [3] $end
$var wire 1 ) D [2] $end
$var wire 1 * D [1] $end
$var wire 1 + D [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 z~input_o $end
$var wire 1 4 x~input_o $end
$var wire 1 5 y~input_o $end
$var wire 1 6 D~0_combout $end
$var wire 1 7 D~1_combout $end
$var wire 1 8 D~2_combout $end
$var wire 1 9 D~3_combout $end
$var wire 1 : D~4_combout $end
$var wire 1 ; D~5_combout $end
$var wire 1 < D~6_combout $end
$var wire 1 = D~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#10000
1#
13
16
17
1*
0+
#20000
1"
0#
15
03
18
07
0*
1)
#30000
1#
13
19
08
0)
1(
#40000
1!
0"
0#
14
05
03
1:
09
0(
1'
#50000
1#
13
1;
0:
0'
1&
#60000
1"
0#
15
03
1<
0;
0&
1%
#70000
1#
13
1=
0<
0%
1$
#80000
0!
0"
0#
04
05
03
06
0=
0$
1+
#800000
