Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/regFileTest_isim_beh.exe -prj C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/regFileTest_beh.prj work.regFileTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/Regs.vhd" into library work
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/pack.vhd" into library work
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/MUX.vhd" into library work
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/Decoder.vhd" into library work
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/RegFile.vhd" into library work
Parsing VHDL file "C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/regFileTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package pack
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Decoder [decoder_default]
Compiling architecture behavioral of entity Regs [regs_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity RegFile [regfile_default]
Compiling architecture behavior of entity regfiletest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/ahmed/OneDrive/Desktop/Phase 1/RegFile/regFileTest_isim_beh.exe
Fuse Memory Usage: 34924 KB
Fuse CPU Usage: 812 ms
