#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b5e2b5bf10 .scope module, "card6_testbench" "card6_testbench" 2 4;
 .timescale -9 -12;
P_0x55b5e2bd1bd0 .param/l "STEP" 0 2 6, +C4<00000000000000000000000000001010>;
P_0x55b5e2bd1c10 .param/l "TICKS" 0 2 7, +C4<00000000000000000000000000010011>;
v0x55b5e2bf3c80_0 .net "TEST_ADRS", 17 0, L_0x55b5e2c07bc0;  1 drivers
v0x55b5e2bf3d60_0 .var "TEST_CLK", 0 0;
o0x7f3935374a58 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55b5e2bf3e20_0 .net "TEST_DATA", 5 0, o0x7f3935374a58;  0 drivers
v0x55b5e2bf3f20_0 .var "TEST_RESET", 0 0;
E_0x55b5e2ba0220 .event posedge, v0x55b5e2bf2ba0_0;
S_0x55b5e2b90ad0 .scope module, "card6_1" "card6" 2 67, 3 2 0, S_0x55b5e2b5bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INOUT 18 "adrs_bus";
    .port_info 3 /INOUT 6 "data_bus";
L_0x55b5e2bf4010 .functor BUFZ 1, v0x55b5e2bf3d60_0, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf40d0 .functor NOT 1, v0x55b5e2bf3d60_0, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf4140 .functor OR 1, L_0x55b5e2bf4010, L_0x55b5e2bf49d0, C4<0>, C4<0>;
L_0x55b5e2bf4200 .functor OR 1, L_0x55b5e2bf4010, L_0x55b5e2bf4ac0, C4<0>, C4<0>;
L_0x55b5e2bf42f0 .functor OR 1, L_0x55b5e2bf4010, L_0x55b5e2bf4bf0, C4<0>, C4<0>;
L_0x55b5e2bf43b0 .functor OR 1, L_0x55b5e2bf4010, L_0x55b5e2bf4c90, C4<0>, C4<0>;
L_0x55b5e2bf44b0 .functor OR 1, L_0x55b5e2bf40d0, L_0x55b5e2bf4810, C4<0>, C4<0>;
L_0x55b5e2bf4570 .functor OR 1, L_0x55b5e2bf40d0, L_0x55b5e2bf4900, C4<0>, C4<0>;
RS_0x7f39353731f8 .resolv tri, L_0x55b5e2bf58d0, L_0x55b5e2c06f80;
v0x55b5e2bf2760_0 .net8 "a_bus", 17 0, RS_0x7f39353731f8;  2 drivers
v0x55b5e2bf2840_0 .net "adrs0", 17 0, L_0x55b5e2bf6d60;  1 drivers
v0x55b5e2bf2900_0 .net "adrs1", 17 0, L_0x55b5e2c07940;  1 drivers
v0x55b5e2bf29a0_0 .net "adrs_bus", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
v0x55b5e2bf2a40_0 .net "c_bus", 7 0, L_0x55b5e2bf51a0;  1 drivers
v0x55b5e2bf2ba0_0 .net "clock", 0 0, v0x55b5e2bf3d60_0;  1 drivers
v0x55b5e2bf2c60_0 .net "control", 7 0, L_0x55b5e2bf6b50;  1 drivers
RS_0x7f3935373828 .resolv tri, L_0x55b5e2bf68f0, L_0x55b5e2c07130;
v0x55b5e2bf2d20_0 .net8 "d_bus", 5 0, RS_0x7f3935373828;  2 drivers
v0x55b5e2bf2dc0_0 .net "d_clk", 0 0, L_0x55b5e2bf4140;  1 drivers
v0x55b5e2bf2ef0_0 .net "data_bus", 5 0, o0x7f3935374a58;  alias, 0 drivers
v0x55b5e2bf2fb0_0 .net "h_clk", 0 0, L_0x55b5e2bf4200;  1 drivers
v0x55b5e2bf3080_0 .net "io", 0 0, L_0x55b5e2bf4630;  1 drivers
v0x55b5e2bf3120_0 .net "l_clk", 0 0, L_0x55b5e2bf43b0;  1 drivers
v0x55b5e2bf31f0_0 .net "ld", 0 0, L_0x55b5e2bf49d0;  1 drivers
v0x55b5e2bf3290_0 .net "ldh", 0 0, L_0x55b5e2bf4ac0;  1 drivers
v0x55b5e2bf3350_0 .net "ldl", 0 0, L_0x55b5e2bf4c90;  1 drivers
v0x55b5e2bf3410_0 .net "ldm", 0 0, L_0x55b5e2bf4bf0;  1 drivers
v0x55b5e2bf34d0_0 .net "m_clk", 0 0, L_0x55b5e2bf42f0;  1 drivers
v0x55b5e2bf35a0_0 .net "oe_d", 0 0, L_0x55b5e2bf4570;  1 drivers
v0x55b5e2bf3640_0 .net "oe_r", 0 0, L_0x55b5e2bf44b0;  1 drivers
v0x55b5e2bf3730_0 .net "pointer", 0 0, L_0x55b5e2bf4720;  1 drivers
v0x55b5e2bf37d0_0 .net "r_bus", 17 0, L_0x55b5e2bf5f10;  1 drivers
v0x55b5e2bf38c0_0 .net "rd_clk", 0 0, L_0x55b5e2bf4010;  1 drivers
v0x55b5e2bf3960_0 .net "reset", 0 0, v0x55b5e2bf3f20_0;  1 drivers
v0x55b5e2bf3a00_0 .net "ret", 0 0, L_0x55b5e2bf4810;  1 drivers
v0x55b5e2bf3aa0_0 .net "st", 0 0, L_0x55b5e2bf4900;  1 drivers
v0x55b5e2bf3b40_0 .net "wr_clk", 0 0, L_0x55b5e2bf40d0;  1 drivers
L_0x55b5e2bf4630 .part L_0x55b5e2bf6b50, 7, 1;
L_0x55b5e2bf4720 .part L_0x55b5e2bf6b50, 6, 1;
L_0x55b5e2bf4810 .part L_0x55b5e2bf6b50, 5, 1;
L_0x55b5e2bf4900 .part L_0x55b5e2bf6b50, 4, 1;
L_0x55b5e2bf49d0 .part L_0x55b5e2bf51a0, 3, 1;
L_0x55b5e2bf4ac0 .part L_0x55b5e2bf51a0, 2, 1;
L_0x55b5e2bf4bf0 .part L_0x55b5e2bf51a0, 1, 1;
L_0x55b5e2bf4c90 .part L_0x55b5e2bf51a0, 0, 1;
L_0x55b5e2c07940 .concat8 [ 6 6 6 0], L_0x55b5e2c077a0, L_0x55b5e2c07560, L_0x55b5e2c07320;
S_0x55b5e2b904b0 .scope module, "mem_a" "a_field" 3 39, 3 77 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 18 "addr";
    .port_info 4 /INOUT 18 "data";
P_0x55b5e2b5b4b0 .param/l "AWIDTH" 0 3 78, +C4<00000000000000000000000000010010>;
P_0x55b5e2b5b4f0 .param/l "DWIDTH" 0 3 78, +C4<00000000000000000000000000010010>;
P_0x55b5e2b5b530 .param/l "WORDS" 0 3 78, +C4<00000000000001000000000000000000>;
L_0x55b5e2bf53f0 .functor NOT 1, L_0x55b5e2bf4010, C4<0>, C4<0>, C4<0>;
L_0x7f393532a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf5460 .functor NOT 1, L_0x7f393532a138, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf54d0 .functor AND 1, L_0x55b5e2bf53f0, L_0x55b5e2bf5460, C4<1>, C4<1>;
L_0x55b5e2bf59c0 .functor NOT 1, L_0x55b5e2bf44b0, C4<0>, C4<0>, C4<0>;
v0x55b5e2bcb260_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf53f0;  1 drivers
L_0x7f393532a0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5e2bc8e80_0 .net *"_ivl_11", 1 0, L_0x7f393532a0f0;  1 drivers
o0x7f3935373078 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bc7b10_0 name=_ivl_12
v0x55b5e2bc6320_0 .net *"_ivl_17", 0 0, L_0x55b5e2bf59c0;  1 drivers
v0x55b5e2bc3670_0 .net *"_ivl_2", 0 0, L_0x55b5e2bf5460;  1 drivers
v0x55b5e2bc0bf0_0 .net *"_ivl_4", 0 0, L_0x55b5e2bf54d0;  1 drivers
v0x55b5e2bbdf10_0 .net *"_ivl_6", 17 0, L_0x55b5e2bf55e0;  1 drivers
v0x55b5e2be9270_0 .net *"_ivl_8", 19 0, L_0x55b5e2bf5680;  1 drivers
v0x55b5e2be9350_0 .net "addr", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
v0x55b5e2be94c0_0 .net "cs", 0 0, L_0x7f393532a138;  1 drivers
v0x55b5e2be9580_0 .net8 "data", 17 0, RS_0x7f39353731f8;  alias, 2 drivers
v0x55b5e2be9660 .array "mem", 0 262143, 17 0;
v0x55b5e2be9720_0 .net "oe", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2be97e0_0 .net "we", 0 0, L_0x55b5e2bf44b0;  alias, 1 drivers
E_0x55b5e2b7d1d0 .event anyedge, L_0x55b5e2bf59c0;
L_0x55b5e2bf55e0 .array/port v0x55b5e2be9660, L_0x55b5e2bf5680;
L_0x55b5e2bf5680 .concat [ 18 2 0 0], L_0x55b5e2c07bc0, L_0x7f393532a0f0;
L_0x55b5e2bf58d0 .functor MUXZ 18, o0x7f3935373078, L_0x55b5e2bf55e0, L_0x55b5e2bf54d0, C4<>;
S_0x55b5e2be9940 .scope module, "mem_c" "c_field" 3 38, 3 59 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 18 "addr";
    .port_info 4 /INOUT 8 "data";
P_0x55b5e2be9af0 .param/l "AWIDTH" 0 3 60, +C4<00000000000000000000000000010010>;
P_0x55b5e2be9b30 .param/l "DWIDTH" 0 3 60, +C4<00000000000000000000000000001000>;
P_0x55b5e2be9b70 .param/l "WORDS" 0 3 60, +C4<00000000000001000000000000000000>;
L_0x55b5e2bf4dd0 .functor NOT 1, L_0x55b5e2bf4010, C4<0>, C4<0>, C4<0>;
L_0x7f393532a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf4e40 .functor NOT 1, L_0x7f393532a0a8, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf4eb0 .functor AND 1, L_0x55b5e2bf4dd0, L_0x55b5e2bf4e40, C4<1>, C4<1>;
L_0x7f393532a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf52e0 .functor NOT 1, L_0x7f393532a060, C4<0>, C4<0>, C4<0>;
v0x55b5e2be9d60_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf4dd0;  1 drivers
L_0x7f393532a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5e2be9e60_0 .net *"_ivl_11", 1 0, L_0x7f393532a018;  1 drivers
o0x7f39353733d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2be9f40_0 name=_ivl_12
v0x55b5e2bea000_0 .net *"_ivl_17", 0 0, L_0x55b5e2bf52e0;  1 drivers
v0x55b5e2bea0e0_0 .net *"_ivl_2", 0 0, L_0x55b5e2bf4e40;  1 drivers
v0x55b5e2bea1c0_0 .net *"_ivl_4", 0 0, L_0x55b5e2bf4eb0;  1 drivers
v0x55b5e2bea2a0_0 .net *"_ivl_6", 7 0, L_0x55b5e2bf4fc0;  1 drivers
v0x55b5e2bea380_0 .net *"_ivl_8", 19 0, L_0x55b5e2bf5060;  1 drivers
v0x55b5e2bea460_0 .net "addr", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
v0x55b5e2bea520_0 .net "cs", 0 0, L_0x7f393532a0a8;  1 drivers
v0x55b5e2bea5c0_0 .net "data", 7 0, L_0x55b5e2bf51a0;  alias, 1 drivers
v0x55b5e2bea6a0 .array "mem", 0 262143, 7 0;
v0x55b5e2bea760_0 .net "oe", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2bea800_0 .net "we", 0 0, L_0x7f393532a060;  1 drivers
E_0x55b5e2bd3540 .event anyedge, L_0x55b5e2bf52e0;
L_0x55b5e2bf4fc0 .array/port v0x55b5e2bea6a0, L_0x55b5e2bf5060;
L_0x55b5e2bf5060 .concat [ 18 2 0 0], L_0x55b5e2c07bc0, L_0x7f393532a018;
L_0x55b5e2bf51a0 .functor MUXZ 8, o0x7f39353733d8, L_0x55b5e2bf4fc0, L_0x55b5e2bf4eb0, C4<>;
S_0x55b5e2bea970 .scope module, "mem_d" "d_field" 3 41, 3 113 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 18 "addr";
    .port_info 4 /INOUT 6 "data";
P_0x55b5e2beab00 .param/l "AWIDTH" 0 3 114, +C4<00000000000000000000000000010010>;
P_0x55b5e2beab40 .param/l "DWIDTH" 0 3 114, +C4<00000000000000000000000000000110>;
P_0x55b5e2beab80 .param/l "WORDS" 0 3 114, +C4<00000000000001000000000000000000>;
L_0x55b5e2bf6510 .functor AND 1, L_0x55b5e2bf6190, L_0x55b5e2bf6440, C4<1>, C4<1>;
L_0x55b5e2bf69e0 .functor NOT 1, L_0x55b5e2bf4570, C4<0>, C4<0>, C4<0>;
v0x55b5e2beae30_0 .net *"_ivl_1", 0 0, L_0x55b5e2bf6190;  1 drivers
L_0x7f393532a258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5e2beaf10_0 .net *"_ivl_11", 1 0, L_0x7f393532a258;  1 drivers
o0x7f39353736d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2beaff0_0 name=_ivl_12
v0x55b5e2beb0e0_0 .net *"_ivl_17", 0 0, L_0x55b5e2bf69e0;  1 drivers
v0x55b5e2beb1c0_0 .net *"_ivl_3", 0 0, L_0x55b5e2bf6440;  1 drivers
v0x55b5e2beb280_0 .net *"_ivl_5", 0 0, L_0x55b5e2bf6510;  1 drivers
v0x55b5e2beb340_0 .net *"_ivl_6", 5 0, L_0x55b5e2bf6650;  1 drivers
v0x55b5e2beb420_0 .net *"_ivl_8", 19 0, L_0x55b5e2bf66f0;  1 drivers
v0x55b5e2beb500_0 .net "addr", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
L_0x7f393532a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b5e2beb5c0_0 .net "cs", 0 0, L_0x7f393532a2a0;  1 drivers
v0x55b5e2beb680_0 .net8 "data", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2beb760 .array "mem", 0 262143, 5 0;
v0x55b5e2beb820_0 .net "oe", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2beb910_0 .net "we", 0 0, L_0x55b5e2bf4570;  alias, 1 drivers
E_0x55b5e2bd38b0 .event anyedge, L_0x55b5e2bf69e0;
L_0x55b5e2bf6190 .reduce/nor L_0x55b5e2bf4010;
L_0x55b5e2bf6440 .reduce/nor L_0x7f393532a2a0;
L_0x55b5e2bf6650 .array/port v0x55b5e2beb760, L_0x55b5e2bf66f0;
L_0x55b5e2bf66f0 .concat [ 18 2 0 0], L_0x55b5e2c07bc0, L_0x7f393532a258;
L_0x55b5e2bf68f0 .functor MUXZ 6, o0x7f39353736d8, L_0x55b5e2bf6650, L_0x55b5e2bf6510, C4<>;
S_0x55b5e2beba70 .scope module, "mem_r" "r_field" 3 40, 3 95 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 18 "addr";
    .port_info 4 /INOUT 18 "data";
P_0x55b5e2bebc50 .param/l "AWIDTH" 0 3 96, +C4<00000000000000000000000000010010>;
P_0x55b5e2bebc90 .param/l "DWIDTH" 0 3 96, +C4<00000000000000000000000000010010>;
P_0x55b5e2bebcd0 .param/l "WORDS" 0 3 96, +C4<00000000000001000000000000000000>;
L_0x55b5e2bf5b40 .functor NOT 1, L_0x55b5e2bf4010, C4<0>, C4<0>, C4<0>;
L_0x7f393532a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf5bb0 .functor NOT 1, L_0x7f393532a210, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf5c20 .functor AND 1, L_0x55b5e2bf5b40, L_0x55b5e2bf5bb0, C4<1>, C4<1>;
L_0x7f393532a1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf6050 .functor NOT 1, L_0x7f393532a1c8, C4<0>, C4<0>, C4<0>;
v0x55b5e2bebf10_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf5b40;  1 drivers
L_0x7f393532a180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b5e2bec010_0 .net *"_ivl_11", 1 0, L_0x7f393532a180;  1 drivers
o0x7f39353739d8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bec0f0_0 name=_ivl_12
v0x55b5e2bec1e0_0 .net *"_ivl_17", 0 0, L_0x55b5e2bf6050;  1 drivers
v0x55b5e2bec2c0_0 .net *"_ivl_2", 0 0, L_0x55b5e2bf5bb0;  1 drivers
v0x55b5e2bec3f0_0 .net *"_ivl_4", 0 0, L_0x55b5e2bf5c20;  1 drivers
v0x55b5e2bec4d0_0 .net *"_ivl_6", 17 0, L_0x55b5e2bf5d30;  1 drivers
v0x55b5e2bec5b0_0 .net *"_ivl_8", 19 0, L_0x55b5e2bf5dd0;  1 drivers
v0x55b5e2bec690_0 .net "addr", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
v0x55b5e2bec750_0 .net "cs", 0 0, L_0x7f393532a210;  1 drivers
v0x55b5e2bec810_0 .net "data", 17 0, L_0x55b5e2bf5f10;  alias, 1 drivers
v0x55b5e2bec8f0 .array "mem", 0 262143, 17 0;
v0x55b5e2bec9b0_0 .net "oe", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2beca50_0 .net "we", 0 0, L_0x7f393532a1c8;  1 drivers
E_0x55b5e2bd3930 .event anyedge, L_0x55b5e2bf6050;
L_0x55b5e2bf5d30 .array/port v0x55b5e2bec8f0, L_0x55b5e2bf5dd0;
L_0x55b5e2bf5dd0 .concat [ 18 2 0 0], L_0x55b5e2c07bc0, L_0x7f393532a180;
L_0x55b5e2bf5f10 .functor MUXZ 18, o0x7f39353739d8, L_0x55b5e2bf5d30, L_0x55b5e2bf5c20, C4<>;
S_0x55b5e2becbb0 .scope module, "reg_a" "a_reg" 3 45, 3 149 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 18 "d";
    .port_info 3 /OUTPUT 18 "q";
P_0x55b5e2becd90 .param/l "AWIDTH" 0 3 150, +C4<00000000000000000000000000010010>;
P_0x55b5e2becdd0 .param/l "DWIDTH" 0 3 150, +C4<00000000000000000000000000010010>;
P_0x55b5e2bece10 .param/l "WORDS" 0 3 150, +C4<00000000000001000000000000000000>;
L_0x7f393532a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf6cc0 .functor NOT 1, L_0x7f393532a330, C4<0>, C4<0>, C4<0>;
v0x55b5e2bed080_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf6cc0;  1 drivers
o0x7f3935373ca8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bed180_0 name=_ivl_2
v0x55b5e2bed260_0 .net "clk", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2bed330_0 .net8 "d", 17 0, RS_0x7f39353731f8;  alias, 2 drivers
v0x55b5e2bed400_0 .net "oe", 0 0, L_0x7f393532a330;  1 drivers
v0x55b5e2bed4a0_0 .net "q", 17 0, L_0x55b5e2bf6d60;  alias, 1 drivers
v0x55b5e2bed580_0 .var "r", 17 0;
E_0x55b5e2bd2ec0 .event posedge, v0x55b5e2be9720_0;
L_0x55b5e2bf6d60 .functor MUXZ 18, o0x7f3935373ca8, v0x55b5e2bed580_0, L_0x55b5e2bf6cc0, C4<>;
S_0x55b5e2bed6e0 .scope module, "reg_c" "c_reg" 3 44, 3 131 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55b5e2bed8c0 .param/l "AWIDTH" 0 3 132, +C4<00000000000000000000000000010010>;
P_0x55b5e2bed900 .param/l "DWIDTH" 0 3 132, +C4<00000000000000000000000000001000>;
P_0x55b5e2bed940 .param/l "WORDS" 0 3 132, +C4<00000000000001000000000000000000>;
L_0x7f393532a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2bf6ae0 .functor NOT 1, L_0x7f393532a2e8, C4<0>, C4<0>, C4<0>;
v0x55b5e2bedba0_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf6ae0;  1 drivers
o0x7f3935373e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bedca0_0 name=_ivl_2
v0x55b5e2bedd80_0 .net "clk", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2bede50_0 .net "d", 7 0, L_0x55b5e2bf51a0;  alias, 1 drivers
v0x55b5e2bedf20_0 .net "oe", 0 0, L_0x7f393532a2e8;  1 drivers
v0x55b5e2bee010_0 .net "q", 7 0, L_0x55b5e2bf6b50;  alias, 1 drivers
v0x55b5e2bee0f0_0 .var "r", 7 0;
L_0x55b5e2bf6b50 .functor MUXZ 8, o0x7f3935373e58, v0x55b5e2bee0f0_0, L_0x55b5e2bf6ae0, C4<>;
S_0x55b5e2bee250 .scope module, "reg_d" "d_reg" 3 47, 3 184 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x55b5e2bee430 .param/l "AWIDTH" 0 3 185, +C4<00000000000000000000000000010010>;
P_0x55b5e2bee470 .param/l "DWIDTH" 0 3 185, +C4<00000000000000000000000000000110>;
P_0x55b5e2bee4b0 .param/l "WORDS" 0 3 185, +C4<00000000000001000000000000000000>;
L_0x55b5e2c070c0 .functor NOT 1, L_0x55b5e2bf4570, C4<0>, C4<0>, C4<0>;
v0x55b5e2bee700_0 .net *"_ivl_0", 0 0, L_0x55b5e2c070c0;  1 drivers
o0x7f3935374008 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bee800_0 name=_ivl_2
v0x55b5e2bee8e0_0 .net "clk", 0 0, L_0x55b5e2bf4140;  alias, 1 drivers
v0x55b5e2bee9b0_0 .net8 "d", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2beeaa0_0 .net "oe", 0 0, L_0x55b5e2bf4570;  alias, 1 drivers
v0x55b5e2beeb90_0 .net8 "q", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2beec80_0 .var "r", 5 0;
E_0x55b5e2bee680 .event posedge, v0x55b5e2bee8e0_0;
L_0x55b5e2c07130 .functor MUXZ 6, o0x7f3935374008, v0x55b5e2beec80_0, L_0x55b5e2c070c0, C4<>;
S_0x55b5e2beedc0 .scope module, "reg_h" "d_reg" 3 48, 3 184 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x55b5e2beefa0 .param/l "AWIDTH" 0 3 185, +C4<00000000000000000000000000010010>;
P_0x55b5e2beefe0 .param/l "DWIDTH" 0 3 185, +C4<00000000000000000000000000000110>;
P_0x55b5e2bef020 .param/l "WORDS" 0 3 185, +C4<00000000000001000000000000000000>;
L_0x7f393532a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2c07250 .functor NOT 1, L_0x7f393532a3c0, C4<0>, C4<0>, C4<0>;
v0x55b5e2bef2e0_0 .net *"_ivl_0", 0 0, L_0x55b5e2c07250;  1 drivers
o0x7f3935374188 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bef3e0_0 name=_ivl_2
v0x55b5e2bef4c0_0 .net "clk", 0 0, L_0x55b5e2bf4200;  alias, 1 drivers
v0x55b5e2bef590_0 .net8 "d", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2bef650_0 .net "oe", 0 0, L_0x7f393532a3c0;  1 drivers
v0x55b5e2bef760_0 .net "q", 5 0, L_0x55b5e2c07320;  1 drivers
v0x55b5e2bef840_0 .var "r", 5 0;
E_0x55b5e2bef260 .event posedge, v0x55b5e2bef4c0_0;
L_0x55b5e2c07320 .functor MUXZ 6, o0x7f3935374188, v0x55b5e2bef840_0, L_0x55b5e2c07250, C4<>;
S_0x55b5e2bef9a0 .scope module, "reg_l" "d_reg" 3 50, 3 184 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x55b5e2befb80 .param/l "AWIDTH" 0 3 185, +C4<00000000000000000000000000010010>;
P_0x55b5e2befbc0 .param/l "DWIDTH" 0 3 185, +C4<00000000000000000000000000000110>;
P_0x55b5e2befc00 .param/l "WORDS" 0 3 185, +C4<00000000000001000000000000000000>;
L_0x7f393532a450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2c07700 .functor NOT 1, L_0x7f393532a450, C4<0>, C4<0>, C4<0>;
v0x55b5e2beff50_0 .net *"_ivl_0", 0 0, L_0x55b5e2c07700;  1 drivers
o0x7f3935374368 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bf0050_0 name=_ivl_2
v0x55b5e2bf0130_0 .net "clk", 0 0, L_0x55b5e2bf43b0;  alias, 1 drivers
v0x55b5e2bf0200_0 .net8 "d", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2bf02c0_0 .net "oe", 0 0, L_0x7f393532a450;  1 drivers
v0x55b5e2bf0380_0 .net "q", 5 0, L_0x55b5e2c077a0;  1 drivers
v0x55b5e2bf0460_0 .var "r", 5 0;
E_0x55b5e2befed0 .event posedge, v0x55b5e2bf0130_0;
L_0x55b5e2c077a0 .functor MUXZ 6, o0x7f3935374368, v0x55b5e2bf0460_0, L_0x55b5e2c07700, C4<>;
S_0x55b5e2bf05c0 .scope module, "reg_m" "d_reg" 3 49, 3 184 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x55b5e2bf0750 .param/l "AWIDTH" 0 3 185, +C4<00000000000000000000000000010010>;
P_0x55b5e2bf0790 .param/l "DWIDTH" 0 3 185, +C4<00000000000000000000000000000110>;
P_0x55b5e2bf07d0 .param/l "WORDS" 0 3 185, +C4<00000000000001000000000000000000>;
L_0x7f393532a408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55b5e2c074c0 .functor NOT 1, L_0x7f393532a408, C4<0>, C4<0>, C4<0>;
v0x55b5e2bf0b20_0 .net *"_ivl_0", 0 0, L_0x55b5e2c074c0;  1 drivers
o0x7f3935374548 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bf0c20_0 name=_ivl_2
v0x55b5e2bf0d00_0 .net "clk", 0 0, L_0x55b5e2bf42f0;  alias, 1 drivers
v0x55b5e2bf0dd0_0 .net8 "d", 5 0, RS_0x7f3935373828;  alias, 2 drivers
v0x55b5e2bf0e90_0 .net "oe", 0 0, L_0x7f393532a408;  1 drivers
v0x55b5e2bf0fa0_0 .net "q", 5 0, L_0x55b5e2c07560;  1 drivers
v0x55b5e2bf1080_0 .var "r", 5 0;
E_0x55b5e2bf0aa0 .event posedge, v0x55b5e2bf0d00_0;
L_0x55b5e2c07560 .functor MUXZ 6, o0x7f3935374548, v0x55b5e2bf1080_0, L_0x55b5e2c074c0, C4<>;
S_0x55b5e2bf11e0 .scope module, "reg_r" "r_reg" 3 46, 3 166 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 18 "d";
    .port_info 3 /OUTPUT 18 "q";
P_0x55b5e2bf13c0 .param/l "AWIDTH" 0 3 167, +C4<00000000000000000000000000010010>;
P_0x55b5e2bf1400 .param/l "DWIDTH" 0 3 167, +C4<00000000000000000000000000010010>;
P_0x55b5e2bf1440 .param/l "WORDS" 0 3 167, +C4<00000000000001000000000000000000>;
L_0x55b5e2bf6ed0 .functor NOT 1, L_0x55b5e2bf44b0, C4<0>, C4<0>, C4<0>;
v0x55b5e2bf1680_0 .net *"_ivl_0", 0 0, L_0x55b5e2bf6ed0;  1 drivers
L_0x7f393532a378 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b5e2bf1780_0 .net/2u *"_ivl_2", 17 0, L_0x7f393532a378;  1 drivers
v0x55b5e2bf1860_0 .net "clk", 0 0, L_0x55b5e2bf4010;  alias, 1 drivers
v0x55b5e2bf1930_0 .net "d", 17 0, L_0x55b5e2bf5f10;  alias, 1 drivers
v0x55b5e2bf1a00_0 .net "oe", 0 0, L_0x55b5e2bf44b0;  alias, 1 drivers
v0x55b5e2bf1af0_0 .net8 "q", 17 0, RS_0x7f39353731f8;  alias, 2 drivers
v0x55b5e2bf1be0_0 .var "r", 17 0;
L_0x55b5e2c06f80 .functor MUXZ 18, L_0x7f393532a378, v0x55b5e2bf1be0_0, L_0x55b5e2bf6ed0, C4<>;
S_0x55b5e2bf1d20 .scope module, "select" "adrs_sel" 3 53, 3 202 0, S_0x55b5e2b90ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 18 "in0";
    .port_info 3 /INPUT 18 "in1";
    .port_info 4 /OUTPUT 18 "out";
P_0x55b5e2bf0870 .param/l "AWIDTH" 0 3 203, +C4<00000000000000000000000000010010>;
P_0x55b5e2bf08b0 .param/l "WORDS" 0 3 203, +C4<00000000000001000000000000000000>;
v0x55b5e2bf2090_0 .net *"_ivl_0", 17 0, L_0x55b5e2c07b20;  1 drivers
o0x7f3935374878 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b5e2bf2190_0 name=_ivl_2
v0x55b5e2bf2270_0 .net "g", 0 0, v0x55b5e2bf3f20_0;  alias, 1 drivers
v0x55b5e2bf2340_0 .net "in0", 17 0, L_0x55b5e2bf6d60;  alias, 1 drivers
v0x55b5e2bf2430_0 .net "in1", 17 0, L_0x55b5e2c07940;  alias, 1 drivers
v0x55b5e2bf2540_0 .net "out", 17 0, L_0x55b5e2c07bc0;  alias, 1 drivers
v0x55b5e2bf2600_0 .net "sel", 0 0, L_0x55b5e2bf4720;  alias, 1 drivers
L_0x55b5e2c07b20 .functor MUXZ 18, L_0x55b5e2bf6d60, L_0x55b5e2c07940, L_0x55b5e2bf4720, C4<>;
L_0x55b5e2c07bc0 .functor MUXZ 18, o0x7f3935374878, L_0x55b5e2c07b20, v0x55b5e2bf3f20_0, C4<>;
    .scope S_0x55b5e2be9940;
T_0 ;
    %wait E_0x55b5e2bd3540;
    %load/vec4 v0x55b5e2bea520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b5e2bea5c0_0;
    %load/vec4 v0x55b5e2bea460_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e2bea6a0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b5e2b904b0;
T_1 ;
    %wait E_0x55b5e2b7d1d0;
    %load/vec4 v0x55b5e2be94c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55b5e2be9580_0;
    %load/vec4 v0x55b5e2be9350_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e2be9660, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b5e2beba70;
T_2 ;
    %wait E_0x55b5e2bd3930;
    %load/vec4 v0x55b5e2bec750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55b5e2bec810_0;
    %load/vec4 v0x55b5e2bec690_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e2bec8f0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b5e2bea970;
T_3 ;
    %wait E_0x55b5e2bd38b0;
    %load/vec4 v0x55b5e2beb5c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b5e2beb680_0;
    %load/vec4 v0x55b5e2beb500_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e2beb760, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b5e2bed6e0;
T_4 ;
    %wait E_0x55b5e2bd2ec0;
    %load/vec4 v0x55b5e2bede50_0;
    %assign/vec4 v0x55b5e2bee0f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b5e2becbb0;
T_5 ;
    %wait E_0x55b5e2bd2ec0;
    %load/vec4 v0x55b5e2bed330_0;
    %assign/vec4 v0x55b5e2bed580_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b5e2bf11e0;
T_6 ;
    %wait E_0x55b5e2bd2ec0;
    %load/vec4 v0x55b5e2bf1930_0;
    %assign/vec4 v0x55b5e2bf1be0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b5e2bee250;
T_7 ;
    %wait E_0x55b5e2bee680;
    %load/vec4 v0x55b5e2bee9b0_0;
    %assign/vec4 v0x55b5e2beec80_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b5e2beedc0;
T_8 ;
    %wait E_0x55b5e2bef260;
    %load/vec4 v0x55b5e2bef590_0;
    %assign/vec4 v0x55b5e2bef840_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b5e2bf05c0;
T_9 ;
    %wait E_0x55b5e2bf0aa0;
    %load/vec4 v0x55b5e2bf0dd0_0;
    %assign/vec4 v0x55b5e2bf1080_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b5e2bef9a0;
T_10 ;
    %wait E_0x55b5e2befed0;
    %load/vec4 v0x55b5e2bf0200_0;
    %assign/vec4 v0x55b5e2bf0460_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b5e2b5bf10;
T_11 ;
    %vpi_call 2 20 "$dumpfile", "card6.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b5e2b90ad0 {0 0 0};
    %vpi_call 2 25 "$monitor", "ADDR: %05x", v0x55b5e2bf29a0_0 {0 0 0};
    %vpi_call 2 26 "$monitor", "DATA: %02x", v0x55b5e2bf2ef0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55b5e2b5bf10;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5e2bf3d60_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55b5e2bf3d60_0;
    %inv;
    %store/vec4 v0x55b5e2bf3d60_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x55b5e2b5bf10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e2bf3f20_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b5e2ba0220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e2bf3f20_0, 0;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %wait E_0x55b5e2ba0220;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e2bf3f20_0, 0;
    %end;
    .thread T_13;
    .scope S_0x55b5e2b5bf10;
T_14 ;
    %pushi/vec4 19, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b5e2ba0220;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55b5e2b5bf10;
T_15 ;
    %vpi_call 2 60 "$readmemh", "mem_c.txt", v0x55b5e2bea6a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000111111111111111111 {0 0 0};
    %vpi_call 2 61 "$readmemh", "mem_a.txt", v0x55b5e2be9660, 32'sb00000000000000000000000000000000, 32'sb00000000000000111111111111111111 {0 0 0};
    %vpi_call 2 62 "$readmemh", "mem_r.txt", v0x55b5e2bec8f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000111111111111111111 {0 0 0};
    %vpi_call 2 63 "$readmemh", "mem_d.txt", v0x55b5e2beb760, 32'sb00000000000000000000000000000000, 32'sb00000000000000111111111111111111 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "card6_testbench.v";
    "card6.v";
