/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  reg [25:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [6:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_58z;
  wire [7:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_6z = in_data[20] ? celloutsig_0_3z : celloutsig_0_5z;
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_9z[1] : celloutsig_1_9z[3];
  assign celloutsig_1_16z = celloutsig_1_10z ? celloutsig_1_11z : celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_15z ? celloutsig_1_13z : celloutsig_1_12z;
  assign celloutsig_0_14z = celloutsig_0_3z ? celloutsig_0_3z : in_data[20];
  assign celloutsig_0_35z = ~celloutsig_0_25z;
  assign celloutsig_0_0z = ~in_data[20];
  assign celloutsig_0_33z = ~celloutsig_0_37z;
  assign celloutsig_1_6z = ~((celloutsig_1_4z | in_data[132]) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_5z) & (in_data[177] | celloutsig_1_7z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z | celloutsig_0_8z[10]) & (in_data[20] | celloutsig_0_8z[6]));
  assign celloutsig_0_13z = ~((celloutsig_0_37z | in_data[86]) & (celloutsig_0_10z[8] | celloutsig_0_4z));
  assign celloutsig_0_38z = celloutsig_0_35z | ~(celloutsig_0_0z);
  assign celloutsig_0_52z = celloutsig_0_45z | ~(celloutsig_0_6z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_0z);
  assign celloutsig_0_37z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_1_12z = celloutsig_1_6z | ~(in_data[178]);
  assign celloutsig_1_17z = celloutsig_1_16z | ~(celloutsig_1_9z[2]);
  assign celloutsig_0_9z = celloutsig_0_37z | ~(celloutsig_0_3z);
  assign celloutsig_0_22z = celloutsig_0_0z | ~(celloutsig_0_11z);
  assign celloutsig_0_26z = celloutsig_0_13z | ~(celloutsig_0_18z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_10z[7:0], celloutsig_0_3z, celloutsig_0_14z };
  reg [4:0] _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_0_5z, celloutsig_0_13z, in_data[20], celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[4:3], _00_, _02_[1:0] } = _26_;
  assign celloutsig_0_34z = ! { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_31z };
  assign celloutsig_0_45z = ! celloutsig_0_44z[12:10];
  assign celloutsig_1_0z = ! in_data[120:116];
  assign celloutsig_1_1z = ! in_data[172:168];
  assign celloutsig_1_5z = ! { in_data[144:132], celloutsig_1_0z };
  assign celloutsig_1_7z = ! { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_8z = ! { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = ! { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_15z = ! celloutsig_1_9z[8:6];
  assign celloutsig_0_1z = ! { in_data[80:69], celloutsig_0_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, in_data[20], celloutsig_0_37z };
  assign celloutsig_0_20z = ! { _02_[4:3], _00_, _02_[1] };
  assign celloutsig_0_3z = ! { in_data[25:24], celloutsig_0_0z };
  assign celloutsig_0_23z = ! { _02_[4:3], _00_, _02_[1:0] };
  assign celloutsig_0_25z = ! _01_[9:6];
  assign celloutsig_0_28z = ! { celloutsig_0_27z[10:3], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_46z = celloutsig_0_38z ? { celloutsig_0_27z[3:2], celloutsig_0_0z } : { celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_9z = celloutsig_1_1z ? { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, 2'h3, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z } : { in_data[172:171], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_4z ? { in_data[43:29], 1'h1, celloutsig_0_5z, 1'h1 } : in_data[22:5];
  assign celloutsig_0_32z = celloutsig_0_21z ? in_data[25:18] : celloutsig_0_8z[9:2];
  assign celloutsig_0_58z = { celloutsig_0_46z[1:0], celloutsig_0_31z } !== { celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_34z };
  assign celloutsig_1_4z = in_data[178:164] !== { in_data[154:141], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5:3], celloutsig_1_4z } !== { celloutsig_1_9z[3:1], celloutsig_1_0z };
  assign celloutsig_0_18z = { _02_[1:0], celloutsig_0_5z } !== { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_21z = { _01_[7:6], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_15z } !== { _02_[4:3], _00_, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_48z = | { celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_21z, _01_, celloutsig_0_11z, celloutsig_0_10z[0], in_data[31:28] };
  assign celloutsig_0_49z = | { celloutsig_0_32z[6:3], celloutsig_0_12z };
  assign celloutsig_1_2z = | in_data[121:119];
  assign celloutsig_0_15z = | { celloutsig_0_10z[7:0], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_24z = | { celloutsig_0_37z, celloutsig_0_22z, _01_, celloutsig_0_11z, celloutsig_0_10z[0] };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_1z, in_data[20] };
  assign celloutsig_0_31z = | celloutsig_0_8z[14:2];
  assign celloutsig_0_40z = { celloutsig_0_27z[4:2], celloutsig_0_5z, in_data[20], celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } << { _01_[8:4], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_37z };
  assign celloutsig_0_59z = { celloutsig_0_50z[5:1], celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_3z } << { celloutsig_0_50z[6:3], celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_52z };
  assign celloutsig_0_10z = { celloutsig_0_4z, in_data[20], celloutsig_0_5z, in_data[20], celloutsig_0_9z, in_data[20], celloutsig_0_37z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z } << { celloutsig_0_8z[8:4], celloutsig_0_37z, celloutsig_0_1z, celloutsig_0_37z, in_data[20], celloutsig_0_37z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_21z, in_data[20], celloutsig_0_18z, celloutsig_0_11z } << { celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z, in_data[20], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_29z = { _01_[4], celloutsig_0_26z, celloutsig_0_9z } << { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_24z };
  always_latch
    if (clkin_data[0]) celloutsig_0_44z = 26'h0000000;
    else if (clkin_data[96]) celloutsig_0_44z = { celloutsig_0_40z[4:0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_35z, in_data[20] };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 7'h00;
    else if (clkin_data[96]) celloutsig_0_50z = { celloutsig_0_28z, in_data[20], celloutsig_0_49z, celloutsig_0_48z, celloutsig_0_29z };
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
