Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan  9 23:03:17 2022
| Host         : DESKTOP-UQUHPMB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_ssd_control_sets_placed.rpt
| Design       : multiplier_ssd
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           20 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |              64 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+--------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | et1/eqOp      |                  |                2 |              2 |         1.00 |
|  et2/et2/CLK     |               | Rst_IBUF         |                3 |              9 |         3.00 |
|  Button_mpg_BUFG | et2/Q[1]      | Rst_IBUF         |                5 |             16 |         3.20 |
|  Button_mpg_BUFG | et2/Q[2]      | Rst_IBUF         |                3 |             16 |         5.33 |
|  Button_mpg_BUFG | et2/Q[0]      | Rst_IBUF         |                5 |             16 |         3.20 |
|  Button_mpg_BUFG | et2/Q[3]      | Rst_IBUF         |                4 |             16 |         4.00 |
|  et2/E[0]        |               |                  |                9 |             26 |         2.89 |
|  clock_IBUF_BUFG |               |                  |               11 |             36 |         3.27 |
+------------------+---------------+------------------+------------------+----------------+--------------+


