/*
 * RISC-V Capacity and Bandwidth QoS Register Interface
 * URL: https://github.com/riscv-non-isa/riscv-cbqri/releases/tag/v1.0
 *
 * Copyright (c) 2023 BayLibre SAS
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#ifndef HW_RISCV_CBQRI_H
#define HW_RISCV_CBQRI_H

#include "qemu/typedefs.h"

#define RISCV_CBQRI_VERSION_MAJOR   0
#define RISCV_CBQRI_VERSION_MINOR   1

#define TYPE_RISCV_CBQRI_CC         "riscv.cbqri.capacity"

/* Capacity Controller hardware capabilities */
typedef struct RiscvCbqriCapacityCaps {
    uint16_t nb_mcids;
    uint16_t nb_rcids;

    uint16_t ncblks;

    bool supports_at_data:1;
    bool supports_at_code:1;

    bool supports_alloc_op_config_limit:1;
    bool supports_alloc_op_read_limit:1;
    bool supports_alloc_op_flush_rcid:1;

    bool supports_mon_op_config_event:1;
    bool supports_mon_op_read_counter:1;

    bool supports_mon_evt_id_none:1;
    bool supports_mon_evt_id_occupancy:1;
} RiscvCbqriCapacityCaps;

DeviceState *riscv_cbqri_cc_create(hwaddr addr,
                                   const RiscvCbqriCapacityCaps *caps,
                                   const char *target_name);
#endif
