###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134578   # Number of WRITE/WRITEP commands
num_reads_done                 =       663713   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       520103   # Number of read row buffer hits
num_read_cmds                  =       663716   # Number of READ/READP commands
num_writes_done                =       134592   # Number of read requests issued
num_write_row_hits             =       108769   # Number of write row buffer hits
num_act_cmds                   =       170144   # Number of ACT commands
num_pre_cmds                   =       170113   # Number of PRE commands
num_ondemand_pres              =       147269   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331378   # Cyles of rank active rank.0
rank_active_cycles.1           =      9002878   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668622   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       997122   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750488   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9379   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7186   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6243   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          746   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          483   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          699   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          992   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          759   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1011   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20323   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          239   # Write cmd latency (cycles)
write_latency[40-59]           =          280   # Write cmd latency (cycles)
write_latency[60-79]           =          415   # Write cmd latency (cycles)
write_latency[80-99]           =          952   # Write cmd latency (cycles)
write_latency[100-119]         =         1734   # Write cmd latency (cycles)
write_latency[120-139]         =         3145   # Write cmd latency (cycles)
write_latency[140-159]         =         4466   # Write cmd latency (cycles)
write_latency[160-179]         =         5418   # Write cmd latency (cycles)
write_latency[180-199]         =         5805   # Write cmd latency (cycles)
write_latency[200-]            =       112117   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       243353   # Read request latency (cycles)
read_latency[40-59]            =        77672   # Read request latency (cycles)
read_latency[60-79]            =        85331   # Read request latency (cycles)
read_latency[80-99]            =        40845   # Read request latency (cycles)
read_latency[100-119]          =        29672   # Read request latency (cycles)
read_latency[120-139]          =        23778   # Read request latency (cycles)
read_latency[140-159]          =        15673   # Read request latency (cycles)
read_latency[160-179]          =        12331   # Read request latency (cycles)
read_latency[180-199]          =        10123   # Read request latency (cycles)
read_latency[200-]             =       124935   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.71813e+08   # Write energy
read_energy                    =   2.6761e+09   # Read energy
act_energy                     =  4.65514e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20939e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.78619e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82278e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6178e+09   # Active standby energy rank.1
average_read_latency           =      146.854   # Average read request latency (cycles)
average_interarrival           =      12.5264   # Average request interarrival latency (cycles)
total_energy                   =  1.67582e+10   # Total energy (pJ)
average_power                  =      1675.82   # Average power (mW)
average_bandwidth              =       6.8122   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125391   # Number of WRITE/WRITEP commands
num_reads_done                 =       657242   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495146   # Number of read row buffer hits
num_read_cmds                  =       657242   # Number of READ/READP commands
num_writes_done                =       125410   # Number of read requests issued
num_write_row_hits             =        96321   # Number of write row buffer hits
num_act_cmds                   =       192000   # Number of ACT commands
num_pre_cmds                   =       191972   # Number of PRE commands
num_ondemand_pres              =       170602   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9173597   # Cyles of rank active rank.0
rank_active_cycles.1           =      9113385   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       826403   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       886615   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       734339   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9785   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7363   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6222   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          752   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          487   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          664   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          984   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          781   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1035   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20245   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          192   # Write cmd latency (cycles)
write_latency[40-59]           =          180   # Write cmd latency (cycles)
write_latency[60-79]           =          303   # Write cmd latency (cycles)
write_latency[80-99]           =          569   # Write cmd latency (cycles)
write_latency[100-119]         =         1161   # Write cmd latency (cycles)
write_latency[120-139]         =         2112   # Write cmd latency (cycles)
write_latency[140-159]         =         3284   # Write cmd latency (cycles)
write_latency[160-179]         =         4205   # Write cmd latency (cycles)
write_latency[180-199]         =         4952   # Write cmd latency (cycles)
write_latency[200-]            =       108409   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       237334   # Read request latency (cycles)
read_latency[40-59]            =        72720   # Read request latency (cycles)
read_latency[60-79]            =        89907   # Read request latency (cycles)
read_latency[80-99]            =        41797   # Read request latency (cycles)
read_latency[100-119]          =        30955   # Read request latency (cycles)
read_latency[120-139]          =        25476   # Read request latency (cycles)
read_latency[140-159]          =        16653   # Read request latency (cycles)
read_latency[160-179]          =        12975   # Read request latency (cycles)
read_latency[180-199]          =        10880   # Read request latency (cycles)
read_latency[200-]             =       118543   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.25952e+08   # Write energy
read_energy                    =     2.65e+09   # Read energy
act_energy                     =  5.25312e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.96673e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.25575e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72432e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68675e+09   # Active standby energy rank.1
average_read_latency           =      136.854   # Average read request latency (cycles)
average_interarrival           =      12.7769   # Average request interarrival latency (cycles)
total_energy                   =  1.67392e+10   # Total energy (pJ)
average_power                  =      1673.92   # Average power (mW)
average_bandwidth              =      6.67863   # Average bandwidth
