# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/sim/bd_44e3_psr_aclk_0.vhd" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
