{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634844612026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634844612027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 16:30:11 2021 " "Processing started: Thu Oct 21 16:30:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634844612027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844612027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula8 -c Aula8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula8 -c Aula8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844612027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634844612256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618220 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebounceMemorizacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebounceMemorizacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceMemorizacao-comportamento " "Found design unit 1: debounceMemorizacao-comportamento" {  } { { "DebounceMemorizacao.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/DebounceMemorizacao.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618221 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounceMemorizacao " "Found entity 1: debounceMemorizacao" {  } { { "DebounceMemorizacao.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/DebounceMemorizacao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3state_8portas-comportamento " "Found design unit 1: buffer_3state_8portas-comportamento" {  } { { "buffer_3state_8portas.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618222 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3state_8portas " "Found entity 1: buffer_3state_8portas" {  } { { "buffer_3state_8portas.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3state_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3state_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3state_1bit-comportamento " "Found design unit 1: buffer_3state_1bit-comportamento" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618223 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3state_1bit " "Found entity 1: buffer_3state_1bit" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618224 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aula8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Aula8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula8-arquitetura " "Found design unit 1: Aula8-arquitetura" {  } { { "Aula8.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula8 " "Found entity 1: Aula8" {  } { { "Aula8.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "MemoriaRAM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618227 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "MemoriaRAM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "MuxGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MuxGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618228 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "MuxGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MuxGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EdgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file EdgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/EdgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/EdgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618229 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/EdgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618231 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618231 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaSomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/UlaSomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/UlaSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/SomaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618233 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/SomaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618233 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicaDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicaDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-arch_name " "Found design unit 1: LogicaDesvio-arch_name" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/LogicaDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618234 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/LogicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador1X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador1X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador1X1-comportamento " "Found design unit 1: Registrador1X1-comportamento" {  } { { "Registrador1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Registrador1X1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador1X1 " "Found entity 1: Registrador1X1" {  } { { "Registrador1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Registrador1X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder3X8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder3X8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3x8-arquitetura " "Found design unit 1: Decoder3x8-arquitetura" {  } { { "Decoder3X8.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Decoder3X8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "Decoder3X8.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Decoder3X8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618236 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico1X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico1X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxGenerico1x1-comportamento " "Found design unit 1: MuxGenerico1x1-comportamento" {  } { { "MuxGenerico1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MuxGenerico1X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618237 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxGenerico1x1 " "Found entity 1: MuxGenerico1x1" {  } { { "MuxGenerico1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MuxGenerico1X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634844618237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844618237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula8 " "Elaborating entity \"Aula8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634844618287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Aula8.vhd" "CPU" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618289 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Reset_A CPU.vhd(49) " "VHDL Signal Declaration warning at CPU.vhd(49): used implicit default value for signal \"Reset_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634844618290 "|Aula8|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX2x1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX2x1\"" {  } { { "CPU.vhd" "MUX2x1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX4x1 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX4x1\"" {  } { { "CPU.vhd" "MUX4x1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:BancoRegistradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:BancoRegistradores\"" {  } { { "CPU.vhd" "BancoRegistradores" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador1X1 CPU:CPU\|Registrador1X1:FLAG " "Elaborating entity \"Registrador1X1\" for hierarchy \"CPU:CPU\|Registrador1X1:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REG_RET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REG_RET\"" {  } { { "CPU.vhd" "REG_RET" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:somaUm\"" {  } { { "CPU.vhd" "somaUm" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:CPU\|Decoder:Decoder " "Elaborating entity \"Decoder\" for hierarchy \"CPU:CPU\|Decoder:Decoder\"" {  } { { "CPU.vhd" "Decoder" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP Decoder.vhd(16) " "Verilog HDL or VHDL warning at Decoder.vhd(16): object \"NOP\" assigned a value but never read" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Decoder.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634844618298 "|Aula8|CPU:CPU|Decoder:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio CPU:CPU\|LogicaDesvio:LogicaDesvio " "Elaborating entity \"LogicaDesvio\" for hierarchy \"CPU:CPU\|LogicaDesvio:LogicaDesvio\"" {  } { { "CPU.vhd" "LogicaDesvio" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 Decoder3x8:Decoder1 " "Elaborating entity \"Decoder3x8\" for hierarchy \"Decoder3x8:Decoder1\"" {  } { { "Aula8.vhd" "Decoder1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:LEDRP " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:LEDRP\"" {  } { { "Aula8.vhd" "LEDRP" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador1X1 Registrador1X1:LEDR8 " "Elaborating entity \"Registrador1X1\" for hierarchy \"Registrador1X1:LEDR8\"" {  } { { "Aula8.vhd" "LEDR8" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Aula8.vhd" "ROM" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Aula8.vhd" "RAM" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_HEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_HEX0\"" {  } { { "Aula8.vhd" "REG_HEX0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:CONV_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:CONV_HEX0\"" {  } { { "Aula8.vhd" "CONV_HEX0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3state_1bit buffer_3state_1bit:BUF3STATE_KEY0 " "Elaborating entity \"buffer_3state_1bit\" for hierarchy \"buffer_3state_1bit:BUF3STATE_KEY0\"" {  } { { "Aula8.vhd" "BUF3STATE_KEY0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3state_8portas buffer_3state_8portas:BUF3STATE_SW " "Elaborating entity \"buffer_3state_8portas\" for hierarchy \"buffer_3state_8portas:BUF3STATE_SW\"" {  } { { "Aula8.vhd" "BUF3STATE_SW" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub1 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub1\"" {  } { { "Aula8.vhd" "detectorSub1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceMemorizacao debounceMemorizacao:DEBOUNCE_KEY0 " "Elaborating entity \"debounceMemorizacao\" for hierarchy \"debounceMemorizacao:DEBOUNCE_KEY0\"" {  } { { "Aula8.vhd" "DEBOUNCE_KEY0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:divisor " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:divisor\"" {  } { { "Aula8.vhd" "divisor" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:divisorRapido " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:divisorRapido\"" {  } { { "Aula8.vhd" "divisorRapido" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxGenerico1x1 MuxGenerico1x1:MUX_RELOGIO " "Elaborating entity \"MuxGenerico1x1\" for hierarchy \"MuxGenerico1x1:MUX_RELOGIO\"" {  } { { "Aula8.vhd" "MUX_RELOGIO" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844618317 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MuxGenerico1x1:MUX_RELOGIO\|saida_MUX " "Found clock multiplexer MuxGenerico1x1:MUX_RELOGIO\|saida_MUX" {  } { { "MuxGenerico1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MuxGenerico1X1.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1634844618522 "|Aula8|MuxGenerico1x1:MUX_RELOGIO|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1634844618522 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "MemoriaRAM.vhd" "ram" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634844618640 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634844618640 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634844618640 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[0\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[0\]\" into an OR gate" {  } { { "MemoriaRAM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/MemoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[1\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[1\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[1\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[2\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[2\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[2\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[3\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[3\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[3\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[4\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[4\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[4\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[5\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[5\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[5\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[6\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[6\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[6\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3state_1bit:BUF3STATE_KEY0\|saida\[7\] CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_3state_1bit:BUF3STATE_KEY0\|saida\[7\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX2x1\|saida_MUX\[7\]\" into an OR gate" {  } { { "buffer_3state_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/buffer_3state_1Bit.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1634844619085 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634844619085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634844619465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634844620279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634844620279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Aula8.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula8/Aula8.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634844620441 "|Aula8|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634844620441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1289 " "Implemented 1289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634844620445 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634844620445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1180 " "Implemented 1180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634844620445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634844620445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634844620453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 16:30:20 2021 " "Processing ended: Thu Oct 21 16:30:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634844620453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634844620453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634844620453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634844620453 ""}
