--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -a -s
3 -n 3 -fastpaths -xml firwrapper.twx firwrapper.ncd -o firwrapper.twr
firwrapper.pcf

Design file:              firwrapper.ncd
Physical constraint file: firwrapper.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 72900 paths analyzed, 1367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.591ns.
--------------------------------------------------------------------------------

Paths for end point firfilter/last_calc_13 (SLICE_X5Y18.B4), 2124 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.591ns (data path - clock path skew + uncertainty)
  Source:               h_in_100 (FF)
  Destination:          firfilter/last_calc_13 (FF)
  Data Path Delay:      9.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_100 to firfilter/last_calc_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.391   h_in_103
                                                       h_in_100
    SLICE_X21Y28.C1      net (fanout=2)        1.674   h_in_100
    SLICE_X21Y28.C       Tilo                  0.259   h_in_103
                                                       firfilter/Sh503512
    SLICE_X16Y27.A1      net (fanout=1)        1.226   firfilter/Sh503512
    SLICE_X16Y27.A       Tilo                  0.205   h_in_595
                                                       firfilter/Sh503515
    SLICE_X10Y27.C5      net (fanout=1)        0.630   firfilter/Sh503515
    SLICE_X10Y27.C       Tilo                  0.204   firfilter/Sh503520
                                                       firfilter/Sh503521
    DSP48_X0Y4.A11       net (fanout=1)        0.901   firfilter/Sh5035
    DSP48_X0Y4.M18       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y18.B4       net (fanout=1)        0.893   firfilter/count[0]_h_in[0]_MuLt_11_OUT<18>
    SLICE_X5Y18.CLK      Tas                   0.322   firfilter/last_calc<13>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT101
                                                       firfilter/last_calc_13
    -------------------------------------------------  ---------------------------
    Total                                      9.540ns (4.216ns logic, 5.324ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.567ns (data path - clock path skew + uncertainty)
  Source:               h_in_54 (FF)
  Destination:          firfilter/last_calc_13 (FF)
  Data Path Delay:      9.517ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_54 to firfilter/last_calc_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.CQ       Tcko                  0.408   h_in_55
                                                       h_in_54
    SLICE_X5Y26.B2       net (fanout=2)        1.306   h_in_54
    SLICE_X5Y26.B        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50334
    SLICE_X5Y26.A4       net (fanout=1)        1.103   firfilter/Sh50334
    SLICE_X5Y26.A        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50335
    SLICE_X13Y26.A2      net (fanout=1)        1.074   firfilter/Sh50335
    SLICE_X13Y26.A       Tilo                  0.259   firfilter/Sh503420
                                                       firfilter/Sh503321
    DSP48_X0Y4.A9        net (fanout=1)        0.799   firfilter/Sh5033
    DSP48_X0Y4.M18       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y18.B4       net (fanout=1)        0.893   firfilter/count[0]_h_in[0]_MuLt_11_OUT<18>
    SLICE_X5Y18.CLK      Tas                   0.322   firfilter/last_calc<13>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT101
                                                       firfilter/last_calc_13
    -------------------------------------------------  ---------------------------
    Total                                      9.517ns (4.342ns logic, 5.175ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.458ns (data path - clock path skew + uncertainty)
  Source:               firfilter/count_0_12 (FF)
  Destination:          firfilter/last_calc_13 (FF)
  Data Path Delay:      9.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/count_0_12 to firfilter/last_calc_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   firfilter/count_0_12
                                                       firfilter/count_0_12
    SLICE_X5Y33.C1       net (fanout=19)       1.395   firfilter/count_0_12
    SLICE_X5Y33.C        Tilo                  0.259   h_in_567
                                                       firfilter/Sh50281
    SLICE_X7Y29.A1       net (fanout=1)        1.273   firfilter/Sh50281
    SLICE_X7Y29.A        Tilo                  0.259   h_in_307
                                                       firfilter/Sh50285
    SLICE_X10Y22.C3      net (fanout=1)        1.002   firfilter/Sh50285
    SLICE_X10Y22.C       Tilo                  0.204   h_in_463
                                                       firfilter/Sh502821
    DSP48_X0Y4.A4        net (fanout=1)        0.573   firfilter/Sh5028
    DSP48_X0Y4.M18       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y18.B4       net (fanout=1)        0.893   firfilter/count[0]_h_in[0]_MuLt_11_OUT<18>
    SLICE_X5Y18.CLK      Tas                   0.322   firfilter/last_calc<13>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT101
                                                       firfilter/last_calc_13
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (4.270ns logic, 5.136ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/last_calc_10 (SLICE_X8Y18.C4), 2124 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.478ns (data path - clock path skew + uncertainty)
  Source:               h_in_100 (FF)
  Destination:          firfilter/last_calc_10 (FF)
  Data Path Delay:      9.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_100 to firfilter/last_calc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.391   h_in_103
                                                       h_in_100
    SLICE_X21Y28.C1      net (fanout=2)        1.674   h_in_100
    SLICE_X21Y28.C       Tilo                  0.259   h_in_103
                                                       firfilter/Sh503512
    SLICE_X16Y27.A1      net (fanout=1)        1.226   firfilter/Sh503512
    SLICE_X16Y27.A       Tilo                  0.205   h_in_595
                                                       firfilter/Sh503515
    SLICE_X10Y27.C5      net (fanout=1)        0.630   firfilter/Sh503515
    SLICE_X10Y27.C       Tilo                  0.204   firfilter/Sh503520
                                                       firfilter/Sh503521
    DSP48_X0Y4.A11       net (fanout=1)        0.901   firfilter/Sh5035
    DSP48_X0Y4.M21       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X8Y18.C4       net (fanout=1)        0.761   firfilter/count[0]_h_in[0]_MuLt_11_OUT<21>
    SLICE_X8Y18.CLK      Tas                   0.341   firfilter/last_calc<10>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT141
                                                       firfilter/last_calc_10
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (4.235ns logic, 5.192ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.454ns (data path - clock path skew + uncertainty)
  Source:               h_in_54 (FF)
  Destination:          firfilter/last_calc_10 (FF)
  Data Path Delay:      9.404ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_54 to firfilter/last_calc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.CQ       Tcko                  0.408   h_in_55
                                                       h_in_54
    SLICE_X5Y26.B2       net (fanout=2)        1.306   h_in_54
    SLICE_X5Y26.B        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50334
    SLICE_X5Y26.A4       net (fanout=1)        1.103   firfilter/Sh50334
    SLICE_X5Y26.A        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50335
    SLICE_X13Y26.A2      net (fanout=1)        1.074   firfilter/Sh50335
    SLICE_X13Y26.A       Tilo                  0.259   firfilter/Sh503420
                                                       firfilter/Sh503321
    DSP48_X0Y4.A9        net (fanout=1)        0.799   firfilter/Sh5033
    DSP48_X0Y4.M21       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X8Y18.C4       net (fanout=1)        0.761   firfilter/count[0]_h_in[0]_MuLt_11_OUT<21>
    SLICE_X8Y18.CLK      Tas                   0.341   firfilter/last_calc<10>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT141
                                                       firfilter/last_calc_10
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (4.361ns logic, 5.043ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.345ns (data path - clock path skew + uncertainty)
  Source:               firfilter/count_0_12 (FF)
  Destination:          firfilter/last_calc_10 (FF)
  Data Path Delay:      9.293ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/count_0_12 to firfilter/last_calc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   firfilter/count_0_12
                                                       firfilter/count_0_12
    SLICE_X5Y33.C1       net (fanout=19)       1.395   firfilter/count_0_12
    SLICE_X5Y33.C        Tilo                  0.259   h_in_567
                                                       firfilter/Sh50281
    SLICE_X7Y29.A1       net (fanout=1)        1.273   firfilter/Sh50281
    SLICE_X7Y29.A        Tilo                  0.259   h_in_307
                                                       firfilter/Sh50285
    SLICE_X10Y22.C3      net (fanout=1)        1.002   firfilter/Sh50285
    SLICE_X10Y22.C       Tilo                  0.204   h_in_463
                                                       firfilter/Sh502821
    DSP48_X0Y4.A4        net (fanout=1)        0.573   firfilter/Sh5028
    DSP48_X0Y4.M21       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X8Y18.C4       net (fanout=1)        0.761   firfilter/count[0]_h_in[0]_MuLt_11_OUT<21>
    SLICE_X8Y18.CLK      Tas                   0.341   firfilter/last_calc<10>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT141
                                                       firfilter/last_calc_10
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (4.289ns logic, 5.004ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/last_calc_20 (SLICE_X9Y15.A5), 2124 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.470ns (data path - clock path skew + uncertainty)
  Source:               h_in_100 (FF)
  Destination:          firfilter/last_calc_20 (FF)
  Data Path Delay:      9.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.510 - 0.509)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_100 to firfilter/last_calc_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.391   h_in_103
                                                       h_in_100
    SLICE_X21Y28.C1      net (fanout=2)        1.674   h_in_100
    SLICE_X21Y28.C       Tilo                  0.259   h_in_103
                                                       firfilter/Sh503512
    SLICE_X16Y27.A1      net (fanout=1)        1.226   firfilter/Sh503512
    SLICE_X16Y27.A       Tilo                  0.205   h_in_595
                                                       firfilter/Sh503515
    SLICE_X10Y27.C5      net (fanout=1)        0.630   firfilter/Sh503515
    SLICE_X10Y27.C       Tilo                  0.204   firfilter/Sh503520
                                                       firfilter/Sh503521
    DSP48_X0Y4.A11       net (fanout=1)        0.901   firfilter/Sh5035
    DSP48_X0Y4.M11       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X9Y15.A5       net (fanout=1)        0.789   firfilter/count[0]_h_in[0]_MuLt_11_OUT<11>
    SLICE_X9Y15.CLK      Tas                   0.322   firfilter/last_calc<23>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT33
                                                       firfilter/last_calc_20
    -------------------------------------------------  ---------------------------
    Total                                      9.436ns (4.216ns logic, 5.220ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.446ns (data path - clock path skew + uncertainty)
  Source:               h_in_54 (FF)
  Destination:          firfilter/last_calc_20 (FF)
  Data Path Delay:      9.413ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_in_54 to firfilter/last_calc_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.CQ       Tcko                  0.408   h_in_55
                                                       h_in_54
    SLICE_X5Y26.B2       net (fanout=2)        1.306   h_in_54
    SLICE_X5Y26.B        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50334
    SLICE_X5Y26.A4       net (fanout=1)        1.103   firfilter/Sh50334
    SLICE_X5Y26.A        Tilo                  0.259   h_in_135
                                                       firfilter/Sh50335
    SLICE_X13Y26.A2      net (fanout=1)        1.074   firfilter/Sh50335
    SLICE_X13Y26.A       Tilo                  0.259   firfilter/Sh503420
                                                       firfilter/Sh503321
    DSP48_X0Y4.A9        net (fanout=1)        0.799   firfilter/Sh5033
    DSP48_X0Y4.M11       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X9Y15.A5       net (fanout=1)        0.789   firfilter/count[0]_h_in[0]_MuLt_11_OUT<11>
    SLICE_X9Y15.CLK      Tas                   0.322   firfilter/last_calc<23>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT33
                                                       firfilter/last_calc_20
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (4.342ns logic, 5.071ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.337ns (data path - clock path skew + uncertainty)
  Source:               firfilter/count_0_12 (FF)
  Destination:          firfilter/last_calc_20 (FF)
  Data Path Delay:      9.302ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/count_0_12 to firfilter/last_calc_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   firfilter/count_0_12
                                                       firfilter/count_0_12
    SLICE_X5Y33.C1       net (fanout=19)       1.395   firfilter/count_0_12
    SLICE_X5Y33.C        Tilo                  0.259   h_in_567
                                                       firfilter/Sh50281
    SLICE_X7Y29.A1       net (fanout=1)        1.273   firfilter/Sh50281
    SLICE_X7Y29.A        Tilo                  0.259   h_in_307
                                                       firfilter/Sh50285
    SLICE_X10Y22.C3      net (fanout=1)        1.002   firfilter/Sh50285
    SLICE_X10Y22.C       Tilo                  0.204   h_in_463
                                                       firfilter/Sh502821
    DSP48_X0Y4.A4        net (fanout=1)        0.573   firfilter/Sh5028
    DSP48_X0Y4.M11       Tdspdo_A_M            2.835   firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
                                                       firfilter/Mmult_count[0]_h_in[0]_MuLt_11_OUT
    SLICE_X9Y15.A5       net (fanout=1)        0.789   firfilter/count[0]_h_in[0]_MuLt_11_OUT<11>
    SLICE_X9Y15.CLK      Tas                   0.322   firfilter/last_calc<23>
                                                       firfilter/Mmux_last_calc[0]_count[0]_mux_22_OUT33
                                                       firfilter/last_calc_20
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (4.270ns logic, 5.032ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point h_in_903 (SLICE_X4Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_902 (FF)
  Destination:          h_in_903 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_902 to h_in_903
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.200   h_in_903
                                                       h_in_902
    SLICE_X4Y26.DX       net (fanout=2)        0.131   h_in_902
    SLICE_X4Y26.CLK      Tckdi       (-Th)    -0.048   h_in_903
                                                       h_in_903
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point h_in_255 (SLICE_X8Y29.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_254 (FF)
  Destination:          h_in_255 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_254 to h_in_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.200   h_in_255
                                                       h_in_254
    SLICE_X8Y29.DX       net (fanout=2)        0.131   h_in_254
    SLICE_X8Y29.CLK      Tckdi       (-Th)    -0.048   h_in_255
                                                       h_in_255
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point h_in_467 (SLICE_X16Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_466 (FF)
  Destination:          h_in_467 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_466 to h_in_467
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.200   h_in_467
                                                       h_in_466
    SLICE_X16Y23.DX      net (fanout=2)        0.131   h_in_466
    SLICE_X16Y23.CLK     Tckdi       (-Th)    -0.048   h_in_467
                                                       h_in_467
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1742 paths analyzed, 1353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.718ns.
--------------------------------------------------------------------------------

Paths for end point h_in_996 (SLICE_X24Y29.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.718ns (data path - clock path + uncertainty)
  Source:               h_enabled (PAD)
  Destination:          h_in_996 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.553ns (Levels of Logic = 1)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_enabled to h_in_996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 0.790   h_enabled
                                                       h_enabled
                                                       h_enabled_IBUF
                                                       ProtoComp19.IMUX.3
    SLICE_X24Y29.CE      net (fanout=205)      7.428   h_enabled_IBUF
    SLICE_X24Y29.CLK     Tceck                 0.335   h_in_999
                                                       h_in_996
    -------------------------------------------------  ---------------------------
    Total                                      8.553ns (1.125ns logic, 7.428ns route)
                                                       (13.2% logic, 86.8% route)

  Minimum Clock Path at Slow Process Corner: clk to h_in_996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y29.CLK     net (fanout=258)      1.193   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.881ns logic, 1.979ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point h_in_999 (SLICE_X24Y29.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.698ns (data path - clock path + uncertainty)
  Source:               h_enabled (PAD)
  Destination:          h_in_999 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.533ns (Levels of Logic = 1)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_enabled to h_in_999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 0.790   h_enabled
                                                       h_enabled
                                                       h_enabled_IBUF
                                                       ProtoComp19.IMUX.3
    SLICE_X24Y29.CE      net (fanout=205)      7.428   h_enabled_IBUF
    SLICE_X24Y29.CLK     Tceck                 0.315   h_in_999
                                                       h_in_999
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.105ns logic, 7.428ns route)
                                                       (12.9% logic, 87.1% route)

  Minimum Clock Path at Slow Process Corner: clk to h_in_999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y29.CLK     net (fanout=258)      1.193   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.881ns logic, 1.979ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point h_in_998 (SLICE_X24Y29.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.697ns (data path - clock path + uncertainty)
  Source:               h_enabled (PAD)
  Destination:          h_in_998 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.532ns (Levels of Logic = 1)
  Clock Path Delay:     2.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_enabled to h_in_998
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 0.790   h_enabled
                                                       h_enabled
                                                       h_enabled_IBUF
                                                       ProtoComp19.IMUX.3
    SLICE_X24Y29.CE      net (fanout=205)      7.428   h_enabled_IBUF
    SLICE_X24Y29.CLK     Tceck                 0.314   h_in_999
                                                       h_in_998
    -------------------------------------------------  ---------------------------
    Total                                      8.532ns (1.104ns logic, 7.428ns route)
                                                       (12.9% logic, 87.1% route)

  Minimum Clock Path at Slow Process Corner: clk to h_in_998
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y29.CLK     net (fanout=258)      1.193   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.881ns logic, 1.979ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point firfilter/sum_8 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.497ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/sum_8 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Clock Path Delay:     3.099ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/sum_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp19.IMUX.2
    SLICE_X2Y7.SR        net (fanout=20)       1.926   rst_IBUF
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.016   firfilter/sum<11>
                                                       firfilter/sum_8
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.700ns logic, 1.926ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/sum_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y7.CLK       net (fanout=258)      1.265   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.999ns logic, 2.100ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/sum_10 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.492ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/sum_10 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.631ns (Levels of Logic = 1)
  Clock Path Delay:     3.099ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/sum_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp19.IMUX.2
    SLICE_X2Y7.SR        net (fanout=20)       1.926   rst_IBUF
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.021   firfilter/sum<11>
                                                       firfilter/sum_10
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.705ns logic, 1.926ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/sum_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y7.CLK       net (fanout=258)      1.265   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.999ns logic, 2.100ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/sum_11 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.484ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/sum_11 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.639ns (Levels of Logic = 1)
  Clock Path Delay:     3.099ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/sum_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp19.IMUX.2
    SLICE_X2Y7.SR        net (fanout=20)       1.926   rst_IBUF
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.029   firfilter/sum<11>
                                                       firfilter/sum_11
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.713ns logic, 1.926ns route)
                                                       (27.0% logic, 73.0% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/sum_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y7.CLK       net (fanout=258)      1.265   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.999ns logic, 2.100ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.434ns.
--------------------------------------------------------------------------------

Paths for end point req_in (U1.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.434ns (clock path + data path + uncertainty)
  Source:               firfilter/req_in_buf (FF)
  Destination:          req_in (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.334ns (Levels of Logic = 1)
  Clock Path Delay:     3.075ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/req_in_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y21.CLK      net (fanout=258)      1.241   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.999ns logic, 2.076ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Data Path at Slow Process Corner: firfilter/req_in_buf to req_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AMUX     Tshcko                0.461   firfilter/req_out_buf
                                                       firfilter/req_in_buf
    U1.O                 net (fanout=10)       2.872   firfilter/req_in_buf
    U1.PAD               Tioop                 2.001   req_in
                                                       req_in_OBUF
                                                       req_in
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (2.462ns logic, 2.872ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point req_out (U2.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.373ns (clock path + data path + uncertainty)
  Source:               firfilter/req_out_buf (FF)
  Destination:          req_out (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.273ns (Levels of Logic = 1)
  Clock Path Delay:     3.075ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/req_out_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y21.CLK      net (fanout=258)      1.241   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.999ns logic, 2.076ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Data Path at Slow Process Corner: firfilter/req_out_buf to req_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AQ       Tcko                  0.391   firfilter/req_out_buf
                                                       firfilter/req_out_buf
    U2.O                 net (fanout=8)        2.881   firfilter/req_out_buf
    U2.PAD               Tioop                 2.001   req_out
                                                       req_out_OBUF
                                                       req_out
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (2.392ns logic, 2.881ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point data_out<4> (U5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 7.900ns (clock path + data path + uncertainty)
  Source:               firfilter/sum_4 (FF)
  Destination:          data_out<4> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      4.778ns (Levels of Logic = 1)
  Clock Path Delay:     3.097ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y7.CLK       net (fanout=258)      1.263   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.999ns logic, 2.098ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: firfilter/sum_4 to data_out<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.AQ        Tcko                  0.391   firfilter/sum<7>
                                                       firfilter/sum_4
    U5.O                 net (fanout=1)        2.386   firfilter/sum<4>
    U5.PAD               Tioop                 2.001   data_out<4>
                                                       data_out_4_OBUF
                                                       data_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (2.392ns logic, 2.386ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point data_out<15> (P4.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.737ns (clock path + data path - uncertainty)
  Source:               firfilter/sum_15 (FF)
  Destination:          data_out<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.308ns (Levels of Logic = 1)
  Clock Path Delay:     1.454ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/sum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y8.CLK       net (fanout=258)      0.718   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.380ns logic, 1.074ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Data Path at Fast Process Corner: firfilter/sum_15 to data_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.DQ        Tcko                  0.234   firfilter/sum<15>
                                                       firfilter/sum_15
    P4.O                 net (fanout=1)        1.036   firfilter/sum<15>
    P4.PAD               Tioop                 1.038   data_out<15>
                                                       data_out_15_OBUF
                                                       data_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (1.272ns logic, 1.036ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point data_out<14> (N4.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.850ns (clock path + data path - uncertainty)
  Source:               firfilter/sum_14 (FF)
  Destination:          data_out<14> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Clock Path Delay:     1.454ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/sum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y8.CLK       net (fanout=258)      0.718   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.380ns logic, 1.074ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Data Path at Fast Process Corner: firfilter/sum_14 to data_out<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.CQ        Tcko                  0.234   firfilter/sum<15>
                                                       firfilter/sum_14
    N4.O                 net (fanout=1)        1.149   firfilter/sum<14>
    N4.PAD               Tioop                 1.038   data_out<14>
                                                       data_out_14_OBUF
                                                       data_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (1.272ns logic, 1.149ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point data_out<2> (R5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.975ns (clock path + data path - uncertainty)
  Source:               firfilter/sum_2 (FF)
  Destination:          data_out<2> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Clock Path Delay:     1.452ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/sum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp19.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y7.CLK      net (fanout=258)      0.716   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.380ns logic, 1.072ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Data Path at Fast Process Corner: firfilter/sum_2 to data_out<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y7.CQ       Tcko                  0.198   firfilter/sum<3>
                                                       firfilter/sum_2
    R5.O                 net (fanout=1)        1.312   firfilter/sum<2>
    R5.PAD               Tioop                 1.038   data_out<2>
                                                       data_out_2_OBUF
                                                       data_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.236ns logic, 1.312ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ack_in      |    4.950(R)|      SLOW  |   -1.391(R)|      FAST  |clk_BUFGP         |   0.000|
ack_out     |    5.121(R)|      SLOW  |   -1.236(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    0.875(R)|      FAST  |   -0.313(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |    0.730(R)|      FAST  |   -0.105(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |    0.812(R)|      FAST  |   -0.250(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |    0.802(R)|      FAST  |   -0.235(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |    0.648(R)|      FAST  |   -0.022(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |    0.495(R)|      FAST  |    0.259(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |    0.568(R)|      FAST  |    0.063(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |    0.786(R)|      FAST  |   -0.213(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<8>  |    0.562(R)|      FAST  |    0.137(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<9>  |    0.625(R)|      FAST  |    0.027(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<10> |    0.620(R)|      FAST  |    0.065(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<11> |    0.720(R)|      FAST  |   -0.090(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<12> |    0.369(R)|      FAST  |    0.348(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<13> |    0.510(R)|      FAST  |    0.204(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<14> |    0.527(R)|      FAST  |    0.172(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<15> |    0.513(R)|      FAST  |    0.208(R)|      SLOW  |clk_BUFGP         |   0.000|
h           |    0.508(R)|      FAST  |    0.250(R)|      SLOW  |clk_BUFGP         |   0.000|
h_enabled   |    5.718(R)|      SLOW  |   -0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    3.527(R)|      SLOW  |    0.498(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         7.821(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         7.821(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         7.496(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         7.496(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         7.900(R)|      SLOW  |         4.198(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         7.900(R)|      SLOW  |         4.198(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         7.799(R)|      SLOW  |         4.180(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         7.705(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<8> |         7.732(R)|      SLOW  |         4.096(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<9> |         7.732(R)|      SLOW  |         4.096(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<10>|         7.625(R)|      SLOW  |         4.030(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<11>|         7.625(R)|      SLOW  |         4.030(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<12>|         7.680(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<13>|         7.680(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<14>|         7.381(R)|      SLOW  |         3.850(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<15>|         7.192(R)|      SLOW  |         3.737(R)|      FAST  |clk_BUFGP         |   0.000|
req_in      |         8.434(R)|      SLOW  |         4.531(R)|      FAST  |clk_BUFGP         |   0.000|
req_out     |         8.373(R)|      SLOW  |         4.487(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.591|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 74660 paths, 0 nets, and 4132 connections

Design statistics:
   Minimum period:   9.591ns{1}   (Maximum frequency: 104.264MHz)
   Minimum input required time before clock:   5.718ns
   Maximum output delay after clock:   8.434ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 08 22:49:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 312 MB



