#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    position: right # position of the sidebar : left or right
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Jaeseung Lee
    tagline: MS.-Ph.D student at EE, POSTECH from 2022
    avatar: profile_JS.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: jae2seung@postech.ac.kr
    phone: 
    timezone: Korea, Seoul Timezone
    citizenship:
    website: 
    linkedin: jaeseung-lee-969b22255
    xing: 
    github: LeeJS00
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: 

    languages:
      title: Languages
      info:
        - idiom: Korean
          level: Native

        - idiom: English
          level: Normal

        - idiom: 
          level: 

    interests:
      title: Interests
      info:
        - item: AI based EDA
          link:

        - item: Fast Circuit Simulation with ML based Approaches
          link:

        - item: Data augmentation in VLSI
          link:

career-profile:
    title: Student
    summary: Jaeseung Lee is currently M.S.-Ph.D. student in the Department of Electrical Engineering in Pohang University of Science and Technology (POSTECH), Korea. He is working with Professor Seokhyeong Kang in CAD & SoC Design Lab(CSDL).
      
education:
    title: Education
    info:
      - degree: B.S. from CiTE and CSE 
        university: POSTECH, Pohang
        time: Mar.2018 ~ Feb.2022
        details: Convergence IT Engineering & Computer Science Engineering double major
            - Bullet point
            - Bullet point
      - degree: M.S. to Ph.D from EE
        university: POSTECH, Pohang
        time: Feb.2022 ~ 
        details: 

experiences:
    title: Experiences
    info:
      - role: Graduated Student Researcher
        time: Feb 2022 - Present
        company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
        details: 
        
projects:
    title: Projects
    intro: Participated projects and assignments
    assignments:
      - title: Development of AI Model for Performance Prediction of Display Panel
        link: "#hook"
        tagline: "ML based display panel circuit SPICE simulator. "
    
      - title: Dummy metal fill (Planned)
        link: "#hook"
        tagline: "ML based efficient dummy fill. "

publications:
    title: Publications
    intro: Published or on-going papers
    papers:
        - title: Multi-Source Transfer Learning for Design Technology Co-Optimization
            link: https://ieeexplore.ieee.org/document/10244484/
            authors: Jakang Lee, Jaeseung Lee, Seonghyeon Park, and Seokhyeong Kang.
            conference: ISLPED (2023 published)

        - title: Machine Learning-based Fast Circuit Simulation for Analog Circuit Array
            link: https://ieeexplore.ieee.org/iel7/10299723/10299805/10299876.pdf
            authors: Jaeseung Lee, Sejin Park, Minhyeok Kwon, and Seokhyeong Kang.
            conference: MLCAD (2023 published)

        - title: LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization
            link: 
            authors: Jaeseung Lee, Sunggyu Jang, Jakang Lee, and Seokhyeong Kang.
            conference: ASP-DAC (2025 published)

        - title: Leveraging Machine Learning Techniques to Enhance Traditional EDAWorkflows
            link: 
            authors: Jinoh Cho*, Jaekyung Im*, Jaeseung Lee*, Kyungjun Min*, Seonghyeon Park*, Jaemin Seo*, Jongho Yoon* and Seokhyeong Kang*.
            conference: ASP-DAC (2025 published, invited)


skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: C & Cpp
        level: 70%

      - name: Python & Pytorch
        level: 80%       
       
      - name: Innovus
        level: 60%
        
      - name: Verilog & HLS
        level: 50%                      
        
      - name: Java & Flutter
        level: 50%
        
      - name: Javascript & jQuery
        level: 50%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
