// Seed: 960973250
module module_0 (
    input wand id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8
    , id_16,
    output wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wand id_14
);
  id_17 :
  assert property (@(posedge id_6) -1)
  else $signed(67);
  ;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wand id_3,
    output wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_1,
      id_3,
      id_1,
      id_3
  );
  wire id_7;
  wire id_8;
  assign id_3 = id_2;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
