Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr  2 01:12:28 2022
| Host         : ic-ifi-de-08 running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file /home/carlosan/M-drive/privat/in3160/oblig8/src_cpy/timing_report.txt
| Design       : system_struct
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (29)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[10]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[11]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[12]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[13]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[14]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[15]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[16]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[17]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[18]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[19]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[1]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[2]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[3]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[4]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[5]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[6]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[7]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[8]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: q_struct_0/SEG_7/counter_reg[9]/Q (HIGH)

q_struct_0/SEG_7/current_c_reg/G

 There are 9 register/latch pins with no clock driven by root clock pin: self_test_struct_0/PWM_O/TICK_0/tick_reg/Q (HIGH)

self_test_struct_0/PWM_O/microsec_count_reg[0]/C
self_test_struct_0/PWM_O/microsec_count_reg[1]/C
self_test_struct_0/PWM_O/microsec_count_reg[2]/C
self_test_struct_0/PWM_O/microsec_count_reg[3]/C
self_test_struct_0/PWM_O/microsec_count_reg[4]/C
self_test_struct_0/PWM_O/microsec_count_reg[5]/C
self_test_struct_0/PWM_O/microsec_count_reg[6]/C
self_test_struct_0/PWM_O/microsec_count_reg[7]/C
self_test_struct_0/PWM_O/microsec_count_reg[8]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

q_struct_0/SEG_7/current_c_reg/D
self_test_struct_0/PWM_O/microsec_count_reg[0]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[0]/D
self_test_struct_0/PWM_O/microsec_count_reg[1]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[1]/D
self_test_struct_0/PWM_O/microsec_count_reg[2]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[2]/D
self_test_struct_0/PWM_O/microsec_count_reg[3]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[3]/D
self_test_struct_0/PWM_O/microsec_count_reg[4]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[4]/D
self_test_struct_0/PWM_O/microsec_count_reg[5]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[5]/D
self_test_struct_0/PWM_O/microsec_count_reg[6]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[6]/D
self_test_struct_0/PWM_O/microsec_count_reg[7]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[7]/D
self_test_struct_0/PWM_O/microsec_count_reg[8]/CLR
self_test_struct_0/PWM_O/microsec_count_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

SA
SB
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

DIR_sync
EN_sync
abcdefg[0]
abcdefg[1]
abcdefg[2]
abcdefg[3]
abcdefg[4]
abcdefg[5]
abcdefg[6]
c

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)

q_struct_0/SEG_7/current_c_reg/D



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.157        0.000                      0                  228        0.136        0.000                      0                  228        4.020        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                4.157        0.000                      0                  203        0.136        0.000                      0                  203        4.020        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mclk               mclk                     5.647        0.000                      0                   25        0.563        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        mclk                        
(none)                      mclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.037ns (36.315%)  route 3.572ns (63.684%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_0
    SLICE_X9Y46                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/CI
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.125    self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1_n_0
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[27]/C
                         clock pessimism              0.455    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)       -0.198    15.282    self_test_struct_0/TEST_0/TICK_0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.257ns (38.719%)  route 3.572ns (61.281%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_0
    SLICE_X9Y46                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/CI
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.345 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.345    self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1_n_6
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                         clock pessimism              0.455    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.062    15.542    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 2.143ns (37.497%)  route 3.572ns (62.503%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.231    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_6
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[21]/C
                         clock pessimism              0.430    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    15.517    self_test_struct_0/TEST_0/TICK_0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.162ns (37.704%)  route 3.572ns (62.296%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_0
    SLICE_X9Y46                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/CI
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.250 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.250    self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1_n_5
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[26]/C
                         clock pessimism              0.455    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.062    15.542    self_test_struct_0/TEST_0/TICK_0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.122ns (37.266%)  route 3.572ns (62.734%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.210 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.210    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_4
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[23]/C
                         clock pessimism              0.430    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    15.517    self_test_struct_0/TEST_0/TICK_0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 2.146ns (37.529%)  route 3.572ns (62.471%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_0
    SLICE_X9Y46                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/CI
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.234 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.234    self_test_struct_0/TEST_0/TICK_0/counter_reg[24]_i_1_n_7
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[24]/C
                         clock pessimism              0.455    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.062    15.542    self_test_struct_0/TEST_0/TICK_0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 q_struct_0/VELOCITY_READER_0/rcount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/VELOCITY_READER_0/pos_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.443ns (43.267%)  route 3.203ns (56.733%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.820     5.582    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     6.100 f  q_struct_0/VELOCITY_READER_0/rcount_reg[15]/Q
                         net (fo=5, routed)           0.852     6.952    q_struct_0/VELOCITY_READER_0/rcount_reg[15]
    SLICE_X7Y20                                                       f  q_struct_0/VELOCITY_READER_0/rcount[12]_i_7/I2
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  q_struct_0/VELOCITY_READER_0/rcount[12]_i_7/O
                         net (fo=4, routed)           0.172     7.248    q_struct_0/VELOCITY_READER_0/rcount[12]_i_7_n_0
    SLICE_X7Y20                                                       f  q_struct_0/VELOCITY_READER_0/rcount[0]_i_8/I3
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     7.372 f  q_struct_0/VELOCITY_READER_0/rcount[0]_i_8/O
                         net (fo=13, routed)          0.869     8.241    q_struct_0/VELOCITY_READER_0/rcount[0]_i_8_n_0
    SLICE_X7Y19                                                       f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5/I0
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.150     8.391 f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.154     8.545    q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5_n_0
    SLICE_X7Y19                                                       f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_2/I5
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.326     8.871 r  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_2/O
                         net (fo=60, routed)          0.651     9.522    q_struct_0/VELOCITY_READER_0/ten_ms_pulse
    SLICE_X4Y17                                                       r  q_struct_0/VELOCITY_READER_0/i__carry_i_4/I3
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.117     9.639 r  q_struct_0/VELOCITY_READER_0/i__carry_i_4/O
                         net (fo=1, routed)           0.506    10.145    q_struct_0/VELOCITY_READER_0/i__carry_i_4_n_0
    SLICE_X5Y17                                                       r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry/DI[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750    10.895 r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.895    q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry_n_0
    SLICE_X5Y18                                                       r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0/CI
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    11.229    q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0_n_6
    SLICE_X5Y18          FDCE                                         r  q_struct_0/VELOCITY_READER_0/pos_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.645    15.128    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  q_struct_0/VELOCITY_READER_0/pos_count_reg[5]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)        0.062    15.588    q_struct_0/VELOCITY_READER_0/pos_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 q_struct_0/VELOCITY_READER_0/rcount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.422ns (43.056%)  route 3.203ns (56.944%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.820     5.582    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     6.100 f  q_struct_0/VELOCITY_READER_0/rcount_reg[15]/Q
                         net (fo=5, routed)           0.852     6.952    q_struct_0/VELOCITY_READER_0/rcount_reg[15]
    SLICE_X7Y20                                                       f  q_struct_0/VELOCITY_READER_0/rcount[12]_i_7/I2
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  q_struct_0/VELOCITY_READER_0/rcount[12]_i_7/O
                         net (fo=4, routed)           0.172     7.248    q_struct_0/VELOCITY_READER_0/rcount[12]_i_7_n_0
    SLICE_X7Y20                                                       f  q_struct_0/VELOCITY_READER_0/rcount[0]_i_8/I3
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     7.372 f  q_struct_0/VELOCITY_READER_0/rcount[0]_i_8/O
                         net (fo=13, routed)          0.869     8.241    q_struct_0/VELOCITY_READER_0/rcount[0]_i_8_n_0
    SLICE_X7Y19                                                       f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5/I0
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.150     8.391 f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.154     8.545    q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_5_n_0
    SLICE_X7Y19                                                       f  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_2/I5
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.326     8.871 r  q_struct_0/VELOCITY_READER_0/moving_sum[11]_i_2/O
                         net (fo=60, routed)          0.651     9.522    q_struct_0/VELOCITY_READER_0/ten_ms_pulse
    SLICE_X4Y17                                                       r  q_struct_0/VELOCITY_READER_0/i__carry_i_4/I3
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.117     9.639 r  q_struct_0/VELOCITY_READER_0/i__carry_i_4/O
                         net (fo=1, routed)           0.506    10.145    q_struct_0/VELOCITY_READER_0/i__carry_i_4_n_0
    SLICE_X5Y17                                                       r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry/DI[0]
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750    10.895 r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.895    q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry_n_0
    SLICE_X5Y18                                                       r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0/CI
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.208 r  q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    11.208    q_struct_0/VELOCITY_READER_0/_inferred__0/i__carry__0_n_4
    SLICE_X5Y18          FDCE                                         r  q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.645    15.128    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)        0.062    15.588    q_struct_0/VELOCITY_READER_0/pos_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.048ns (36.440%)  route 3.572ns (63.560%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.136 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.136    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_5
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[22]/C
                         clock pessimism              0.430    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    15.517    self_test_struct_0/TEST_0/TICK_0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.032ns (36.259%)  route 3.572ns (63.741%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.753     5.515    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.456     5.971 f  self_test_struct_0/TEST_0/TICK_0/counter_reg[25]/Q
                         net (fo=19, routed)          1.061     7.033    self_test_struct_0/TEST_0/TICK_0/counter_reg[25]
    SLICE_X10Y45                                                      f  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/I1
    SLICE_X10Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10/O
                         net (fo=17, routed)          0.898     8.055    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_10_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/I4
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11/O
                         net (fo=2, routed)           0.452     8.631    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_11_n_0
    SLICE_X8Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.755 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8/O
                         net (fo=11, routed)          1.161     9.916    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_8_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/I0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000    10.040    self_test_struct_0/TEST_0/TICK_0/counter[0]_i_3__1_n_0
    SLICE_X9Y40                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/S[3]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    self_test_struct_0/TEST_0/TICK_0/counter_reg[0]_i_1__1_n_0
    SLICE_X9Y41                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CI
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.555    self_test_struct_0/TEST_0/TICK_0/counter_reg[4]_i_1__1_n_0
    SLICE_X9Y42                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CI
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    self_test_struct_0/TEST_0/TICK_0/counter_reg[8]_i_1__0_n_0
    SLICE_X9Y43                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CI
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.783    self_test_struct_0/TEST_0/TICK_0/counter_reg[12]_i_1__0_n_0
    SLICE_X9Y44                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CI
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.897    self_test_struct_0/TEST_0/TICK_0/counter_reg[16]_i_1__0_n_0
    SLICE_X9Y45                                                       r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/CI
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.120 r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.120    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]_i_1_n_7
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.577    15.060    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[20]/C
                         clock pessimism              0.430    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    15.517    self_test_struct_0/TEST_0/TICK_0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  4.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/current_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/sec_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.623     1.570    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/current_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  self_test_struct_0/TEST_0/TICK_0/current_tick_reg/Q
                         net (fo=2, routed)           0.091     1.802    self_test_struct_0/TEST_0/current_tick
    SLICE_X4Y44                                                       r  self_test_struct_0/TEST_0/sec_count[1]_i_1/I2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.048     1.850 r  self_test_struct_0/TEST_0/sec_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    self_test_struct_0/TEST_0/sec_count[1]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  self_test_struct_0/TEST_0/sec_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.892     2.086    self_test_struct_0/TEST_0/mclk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  self_test_struct_0/TEST_0/sec_count_reg[1]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.131     1.714    self_test_struct_0/TEST_0/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 self_test_struct_0/TEST_0/TICK_0/current_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/TEST_0/sec_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.623     1.570    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/current_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  self_test_struct_0/TEST_0/TICK_0/current_tick_reg/Q
                         net (fo=2, routed)           0.091     1.802    self_test_struct_0/TEST_0/current_tick
    SLICE_X4Y44                                                       r  self_test_struct_0/TEST_0/sec_count[0]_i_1/I0
    SLICE_X4Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  self_test_struct_0/TEST_0/sec_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    self_test_struct_0/TEST_0/sec_count[0]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  self_test_struct_0/TEST_0/sec_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.892     2.086    self_test_struct_0/TEST_0/mclk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  self_test_struct_0/TEST_0/sec_count_reg[0]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.121     1.704    self_test_struct_0/TEST_0/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.623     1.570    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/Q
                         net (fo=1, routed)           0.110     1.821    self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg_n_0
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.893     2.087    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/C
                         clock pessimism             -0.501     1.586    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.070     1.656    self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 self_test_struct_0/PWM_O/en_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     1.571    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.712 r  self_test_struct_0/PWM_O/en_reg/Q
                         net (fo=1, routed)           0.110     1.822    self_test_struct_0/OUTPUT_SYNCRONIZER/en
    SLICE_X1Y46          FDCE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.893     2.087    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg/C
                         clock pessimism             -0.501     1.586    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.070     1.656    self_test_struct_0/OUTPUT_SYNCRONIZER/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/Q
                         net (fo=6, routed)           0.115     1.844    q_struct_0/DECODER_O/SA_sync
    SLICE_X5Y16                                                       r  q_struct_0/DECODER_O/next_state[1]_i_1/I3
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.048     1.892 r  q_struct_0/DECODER_O/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    q_struct_0/DECODER_O/next_state[1]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[1]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.107     1.685    q_struct_0/DECODER_O/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.321%)  route 0.270ns (65.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.616     1.563    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  q_struct_0/VELOCITY_READER_0/pos_count_reg[7]/Q
                         net (fo=9, routed)           0.270     1.974    q_struct_0/VELOCITY_READER_0/pos_count[7]
    SLICE_X4Y15          SRL16E                                       r  q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.886     2.080    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X4Y15          SRL16E                                       r  q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.580    
    SLICE_X4Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.763    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 self_test_struct_0/PWM_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/PWM_O/next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     1.571    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     1.699 r  self_test_struct_0/PWM_O/next_state_reg[0]/Q
                         net (fo=3, routed)           0.082     1.781    self_test_struct_0/TEST_0/next_state_reg[0]_0[0]
    SLICE_X1Y47                                                       r  self_test_struct_0/TEST_0/next_state[1]_i_1/I3
    SLICE_X1Y47          LUT5 (Prop_lut5_I3_O)        0.099     1.880 r  self_test_struct_0/TEST_0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    self_test_struct_0/PWM_O/D[1]
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.894     2.088    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/next_state_reg[1]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.092     1.663    self_test_struct_0/PWM_O/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 self_test_struct_0/PWM_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            self_test_struct_0/PWM_O/en_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     1.571    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     1.699 r  self_test_struct_0/PWM_O/next_state_reg[0]/Q
                         net (fo=3, routed)           0.083     1.782    self_test_struct_0/TEST_0/next_state_reg[0]_0[0]
    SLICE_X1Y47                                                       r  self_test_struct_0/TEST_0/en_i_1/I4
    SLICE_X1Y47          LUT6 (Prop_lut6_I4_O)        0.099     1.881 r  self_test_struct_0/TEST_0/en_i_1/O
                         net (fo=1, routed)           0.000     1.881    self_test_struct_0/PWM_O/en_reg_0
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.894     2.088    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  self_test_struct_0/PWM_O/en_reg/C
                         clock pessimism             -0.517     1.571    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.091     1.662    self_test_struct_0/PWM_O/en_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/Q
                         net (fo=6, routed)           0.116     1.845    q_struct_0/DECODER_O/SA_sync
    SLICE_X5Y16                                                       r  q_struct_0/DECODER_O/next_state[2]_i_1/I3
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  q_struct_0/DECODER_O/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    q_struct_0/DECODER_O/next_state[2]_i_1_n_0
    SLICE_X5Y16          FDPE                                         r  q_struct_0/DECODER_O/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  q_struct_0/DECODER_O/next_state_reg[2]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X5Y16          FDPE (Hold_fdpe_C_D)         0.092     1.670    q_struct_0/DECODER_O/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/Q
                         net (fo=6, routed)           0.115     1.844    q_struct_0/DECODER_O/SA_sync
    SLICE_X5Y16                                                       r  q_struct_0/DECODER_O/next_state[0]_i_1/I3
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.889 r  q_struct_0/DECODER_O/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    q_struct_0/DECODER_O/next_state[0]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.091     1.669    q_struct_0/DECODER_O/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    q_struct_0/DECODER_O/next_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    q_struct_0/DECODER_O/next_state_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    q_struct_0/DECODER_O/next_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    q_struct_0/DECODER_O/pos_dec_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y16    q_struct_0/DECODER_O/pos_inc_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y37    q_struct_0/SEG_7/counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y37    q_struct_0/SEG_7/counter_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y37    q_struct_0/SEG_7/counter_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38    q_struct_0/SEG_7/counter_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][0]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][1]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][2]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][3]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][4]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][5]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][6]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][0]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][1]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][0]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][1]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][2]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][3]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][4]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][5]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][6]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][7]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][0]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y15    q_struct_0/VELOCITY_READER_0/pos_shift_reg[7][1]_srl8_q_struct_0_VELOCITY_READER_0_pos_shift_reg_c_6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[16]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.257%)  route 3.109ns (77.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.593    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653    15.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[16]/C
                         clock pessimism              0.458    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    15.240    q_struct_0/SEG_7/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[17]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.257%)  route 3.109ns (77.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.593    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653    15.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[17]/C
                         clock pessimism              0.458    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    15.240    q_struct_0/SEG_7/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[18]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.257%)  route 3.109ns (77.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.593    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653    15.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[18]/C
                         clock pessimism              0.458    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    15.240    q_struct_0/SEG_7/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[19]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.890ns (22.257%)  route 3.109ns (77.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.593    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653    15.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
                         clock pessimism              0.458    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    15.240    q_struct_0/SEG_7/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[12]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.055%)  route 2.970ns (76.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.926     9.455    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y37          FDCE                                         f  q_struct_0/SEG_7/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.652    15.135    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[12]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.319    15.214    q_struct_0/SEG_7/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[13]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.055%)  route 2.970ns (76.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.926     9.455    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y37          FDCE                                         f  q_struct_0/SEG_7/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.652    15.135    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[13]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.319    15.214    q_struct_0/SEG_7/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[14]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.055%)  route 2.970ns (76.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.926     9.455    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y37          FDCE                                         f  q_struct_0/SEG_7/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.652    15.135    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.319    15.214    q_struct_0/SEG_7/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[15]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.055%)  route 2.970ns (76.945%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.926     9.455    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y37          FDCE                                         f  q_struct_0/SEG_7/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.652    15.135    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[15]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X2Y37          FDCE (Recov_fdce_C_CLR)     -0.319    15.214    q_struct_0/SEG_7/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[0]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.040%)  route 2.812ns (75.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.767     9.297    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y34          FDCE                                         f  q_struct_0/SEG_7/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.650    15.133    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  q_struct_0/SEG_7/counter_reg[0]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    15.212    q_struct_0/SEG_7/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 q_struct_0/SEG_7/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[1]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.040%)  route 2.812ns (75.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.832     5.594    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     6.112 f  q_struct_0/SEG_7/counter_reg[19]/Q
                         net (fo=3, routed)           0.997     7.109    q_struct_0/SEG_7/counter_reg[19]
    SLICE_X3Y37                                                       f  q_struct_0/SEG_7/current_c_reg_i_7/I1
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  q_struct_0/SEG_7/current_c_reg_i_7/O
                         net (fo=1, routed)           0.405     7.638    q_struct_0/SEG_7/current_c_reg_i_7_n_0
    SLICE_X3Y35                                                       f  q_struct_0/SEG_7/current_c_reg_i_3/I2
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     7.762 f  q_struct_0/SEG_7/current_c_reg_i_3/O
                         net (fo=2, routed)           0.643     8.405    q_struct_0/SEG_7/current_c_reg_i_3_n_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.529 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.767     9.297    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y34          FDCE                                         f  q_struct_0/SEG_7/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.650    15.133    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  q_struct_0/SEG_7/counter_reg[1]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.319    15.212    q_struct_0/SEG_7/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 q_struct_0/DECODER_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[0]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/DECODER_O/next_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.871    q_struct_0/DECODER_O/next_state_reg_n_0_[0]
    SLICE_X5Y16                                                       f  q_struct_0/DECODER_O/next_state[2]_i_2/I0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.916 f  q_struct_0/DECODER_O/next_state[2]_i_2/O
                         net (fo=5, routed)           0.119     2.035    q_struct_0/DECODER_O/next_state[2]_i_2_n_0
    SLICE_X5Y16          FDCE                                         f  q_struct_0/DECODER_O/next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
                         clock pessimism             -0.514     1.565    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.473    q_struct_0/DECODER_O/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 q_struct_0/DECODER_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[1]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/DECODER_O/next_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.871    q_struct_0/DECODER_O/next_state_reg_n_0_[0]
    SLICE_X5Y16                                                       f  q_struct_0/DECODER_O/next_state[2]_i_2/I0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.916 f  q_struct_0/DECODER_O/next_state[2]_i_2/O
                         net (fo=5, routed)           0.119     2.035    q_struct_0/DECODER_O/next_state[2]_i_2_n_0
    SLICE_X5Y16          FDCE                                         f  q_struct_0/DECODER_O/next_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[1]/C
                         clock pessimism             -0.514     1.565    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.473    q_struct_0/DECODER_O/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 q_struct_0/DECODER_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/pos_dec_reg/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/DECODER_O/next_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.871    q_struct_0/DECODER_O/next_state_reg_n_0_[0]
    SLICE_X5Y16                                                       f  q_struct_0/DECODER_O/next_state[2]_i_2/I0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.916 f  q_struct_0/DECODER_O/next_state[2]_i_2/O
                         net (fo=5, routed)           0.119     2.035    q_struct_0/DECODER_O/next_state[2]_i_2_n_0
    SLICE_X5Y16          FDCE                                         f  q_struct_0/DECODER_O/pos_dec_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/pos_dec_reg/C
                         clock pessimism             -0.514     1.565    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.473    q_struct_0/DECODER_O/pos_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 q_struct_0/DECODER_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/pos_inc_reg/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/DECODER_O/next_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.871    q_struct_0/DECODER_O/next_state_reg_n_0_[0]
    SLICE_X5Y16                                                       f  q_struct_0/DECODER_O/next_state[2]_i_2/I0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.916 f  q_struct_0/DECODER_O/next_state[2]_i_2/O
                         net (fo=5, routed)           0.119     2.035    q_struct_0/DECODER_O/next_state[2]_i_2_n_0
    SLICE_X5Y16          FDCE                                         f  q_struct_0/DECODER_O/pos_inc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/pos_inc_reg/C
                         clock pessimism             -0.514     1.565    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.473    q_struct_0/DECODER_O/pos_inc_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 q_struct_0/DECODER_O/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/DECODER_O/next_state_reg[2]/PRE
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  q_struct_0/DECODER_O/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/DECODER_O/next_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.871    q_struct_0/DECODER_O/next_state_reg_n_0_[0]
    SLICE_X5Y16                                                       f  q_struct_0/DECODER_O/next_state[2]_i_2/I0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.916 f  q_struct_0/DECODER_O/next_state[2]_i_2/O
                         net (fo=5, routed)           0.119     2.035    q_struct_0/DECODER_O/next_state[2]_i_2_n_0
    SLICE_X5Y16          FDPE                                         f  q_struct_0/DECODER_O/next_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.885     2.079    q_struct_0/DECODER_O/mclk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  q_struct_0/DECODER_O/next_state_reg[2]/C
                         clock pessimism             -0.514     1.565    
    SLICE_X5Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.470    q_struct_0/DECODER_O/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 q_struct_0/SEG_7/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[10]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.353%)  route 0.309ns (59.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.620     1.567    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 f  q_struct_0/SEG_7/counter_reg[14]/Q
                         net (fo=4, routed)           0.125     1.856    q_struct_0/SEG_7/counter_reg[14]
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.901 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.184     2.085    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y36          FDCE                                         f  q_struct_0/SEG_7/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.888     2.082    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  q_struct_0/SEG_7/counter_reg[10]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.514    q_struct_0/SEG_7/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 q_struct_0/SEG_7/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[11]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.353%)  route 0.309ns (59.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.620     1.567    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 f  q_struct_0/SEG_7/counter_reg[14]/Q
                         net (fo=4, routed)           0.125     1.856    q_struct_0/SEG_7/counter_reg[14]
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.901 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.184     2.085    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y36          FDCE                                         f  q_struct_0/SEG_7/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.888     2.082    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  q_struct_0/SEG_7/counter_reg[11]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.514    q_struct_0/SEG_7/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 q_struct_0/SEG_7/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[8]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.353%)  route 0.309ns (59.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.620     1.567    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 f  q_struct_0/SEG_7/counter_reg[14]/Q
                         net (fo=4, routed)           0.125     1.856    q_struct_0/SEG_7/counter_reg[14]
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.901 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.184     2.085    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y36          FDCE                                         f  q_struct_0/SEG_7/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.888     2.082    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  q_struct_0/SEG_7/counter_reg[8]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.514    q_struct_0/SEG_7/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 q_struct_0/SEG_7/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[9]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.353%)  route 0.309ns (59.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.620     1.567    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 f  q_struct_0/SEG_7/counter_reg[14]/Q
                         net (fo=4, routed)           0.125     1.856    q_struct_0/SEG_7/counter_reg[14]
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.901 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.184     2.085    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y36          FDCE                                         f  q_struct_0/SEG_7/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.888     2.082    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  q_struct_0/SEG_7/counter_reg[9]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.514    q_struct_0/SEG_7/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 q_struct_0/SEG_7/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_struct_0/SEG_7/counter_reg[4]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.630%)  route 0.362ns (63.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.620     1.567    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  q_struct_0/SEG_7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 f  q_struct_0/SEG_7/counter_reg[14]/Q
                         net (fo=4, routed)           0.125     1.856    q_struct_0/SEG_7/counter_reg[14]
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.901 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          0.236     2.137    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y35          FDCE                                         f  q_struct_0/SEG_7/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.888     2.082    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  q_struct_0/SEG_7/counter_reg[4]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.514    q_struct_0/SEG_7/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.624    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.231ns  (logic 4.786ns (42.618%)  route 6.445ns (57.382%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          2.051     2.610    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X3Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7/I3
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.124     2.734 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.665     3.399    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7_n_0
    SLICE_X3Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6/I0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.523 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6/O
                         net (fo=2, routed)           1.012     4.535    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5/I3
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.152     4.687 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.799     5.486    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/I5
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.332     5.818 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917     7.736    abcdefg_OBUF[1]
    W7                                                                r  abcdefg_OBUF[1]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.495    11.231 r  abcdefg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.231    abcdefg[1]
    W7                                                                r  abcdefg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.545ns (44.010%)  route 5.783ns (55.990%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          2.051     2.610    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X3Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7/I3
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.124     2.734 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.665     3.399    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_7_n_0
    SLICE_X3Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6/I0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.523 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6/O
                         net (fo=2, routed)           0.743     4.266    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_6_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_2/I4
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.390 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.452     4.842    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/I0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.966 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.838    abcdefg_OBUF[0]
    V5                                                                r  abcdefg_OBUF[0]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.490    10.328 r  abcdefg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.328    abcdefg[0]
    V5                                                                r  abcdefg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.063ns  (logic 4.673ns (46.441%)  route 5.390ns (53.559%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          1.538     2.097    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/I0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.150     2.247 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           1.098     3.345    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5/I5
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.326     3.671 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.938     4.609    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/I3
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.733 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816     6.549    abcdefg_OBUF[4]
    Y4                                                                r  abcdefg_OBUF[4]_inst/I
    Y4                   OBUF (Prop_obuf_I_O)         3.514    10.063 r  abcdefg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.063    abcdefg[4]
    Y4                                                                r  abcdefg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.717ns (47.278%)  route 5.260ns (52.722%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          2.056     2.615    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X3Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_4/I1
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.152     2.767 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.544     3.311    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_4/I2
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.332     3.643 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.823     4.466    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/I4
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.837     6.427    abcdefg_OBUF[6]
    AB7                                                               r  abcdefg_OBUF[6]_inst/I
    AB7                  OBUF (Prop_obuf_I_O)         3.550     9.977 r  abcdefg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.977    abcdefg[6]
    AB7                                                               r  abcdefg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 4.651ns (46.915%)  route 5.262ns (53.085%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          1.488     2.047    q_struct_0/SEG_7/counter_reg[15]_0
    SLICE_X3Y10                                                       f  q_struct_0/SEG_7/abcdefg_OBUF[2]_inst_i_6/I0
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.150     2.197 r  q_struct_0/SEG_7/abcdefg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           1.085     3.282    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1_0
    SLICE_X2Y10                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3/I2
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.326     3.608 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.667     4.275    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y11                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/I4
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.124     4.399 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.022     6.421    abcdefg_OBUF[2]
    V7                                                                r  abcdefg_OBUF[2]_inst/I
    V7                   OBUF (Prop_obuf_I_O)         3.492     9.913 r  abcdefg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.913    abcdefg[2]
    V7                                                                r  abcdefg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 4.693ns (49.330%)  route 4.820ns (50.670%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          1.618     2.177    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X2Y11                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_4/I1
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.148     2.325 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.559     2.884    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/I5
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     3.212 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.949     4.160    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/I1
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.124     4.284 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.695     5.979    abcdefg_OBUF[3]
    AA4                                                               r  abcdefg_OBUF[3]_inst/I
    AA4                  OBUF (Prop_obuf_I_O)         3.534     9.513 r  abcdefg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.513    abcdefg[3]
    AA4                                                               r  abcdefg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            abcdefg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.700ns (50.679%)  route 4.574ns (49.321%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          1.538     2.097    q_struct_0/VELOCITY_READER_0/abcdefg[6]
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/I0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.150     2.247 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.927     3.174    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7_n_0
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/I2
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.326     3.500 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     3.933    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/I1
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124     4.057 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.733    abcdefg_OBUF[5]
    AB6                                                               r  abcdefg_OBUF[5]_inst/I
    AB6                  OBUF (Prop_obuf_I_O)         3.541     9.275 r  abcdefg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.275    abcdefg[5]
    AB6                                                               r  abcdefg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.053ns (57.651%)  route 2.978ns (42.349%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          2.978     3.537    c_OBUF
    V4                                                                r  c_OBUF_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.494     7.031 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     7.031    c
    V4                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 1.471ns (21.060%)  route 5.514ns (78.940%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         5.514     6.985    self_test_struct_0/PWM_O/reset_IBUF
    SLICE_X2Y46          FDCE                                         f  self_test_struct_0/PWM_O/microsec_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 1.471ns (21.060%)  route 5.514ns (78.940%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         5.514     6.985    self_test_struct_0/PWM_O/reset_IBUF
    SLICE_X2Y46          FDCE                                         f  self_test_struct_0/PWM_O/microsec_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[3]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  self_test_struct_0/PWM_O/microsec_count_reg[3]/Q
                         net (fo=6, routed)           0.101     0.249    self_test_struct_0/PWM_O/Q[2]
    SLICE_X2Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[4]_i_1/I3
    SLICE_X2Y46          LUT6 (Prop_lut6_I3_O)        0.098     0.347 r  self_test_struct_0/PWM_O/microsec_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.347    self_test_struct_0/PWM_O/p_0_in[4]
    SLICE_X2Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/C
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/Q
                         net (fo=4, routed)           0.175     0.339    self_test_struct_0/PWM_O/Q[6]
    SLICE_X4Y47                                                       r  self_test_struct_0/PWM_O/microsec_count[8]_i_1/I1
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.043     0.382 r  self_test_struct_0/PWM_O/microsec_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.382    self_test_struct_0/PWM_O/p_0_in[8]
    SLICE_X4Y47          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/C
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/Q
                         net (fo=4, routed)           0.175     0.339    self_test_struct_0/PWM_O/Q[6]
    SLICE_X4Y47                                                       r  self_test_struct_0/PWM_O/microsec_count[7]_i_1/I2
    SLICE_X4Y47          LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  self_test_struct_0/PWM_O/microsec_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.384    self_test_struct_0/PWM_O/p_0_in[7]
    SLICE_X4Y47          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[2]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[2]/Q
                         net (fo=7, routed)           0.186     0.350    self_test_struct_0/PWM_O/Q[1]
    SLICE_X2Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[3]_i_1/I2
    SLICE_X2Y46          LUT5 (Prop_lut5_I2_O)        0.043     0.393 r  self_test_struct_0/PWM_O/microsec_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    self_test_struct_0/PWM_O/p_0_in[3]
    SLICE_X2Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[0]/C
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[0]/Q
                         net (fo=8, routed)           0.187     0.351    self_test_struct_0/PWM_O/microsec_count_reg[0]
    SLICE_X4Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[1]_i_1/I0
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.043     0.394 r  self_test_struct_0/PWM_O/microsec_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    self_test_struct_0/PWM_O/p_0_in[1]
    SLICE_X4Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[2]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[2]/Q
                         net (fo=7, routed)           0.186     0.350    self_test_struct_0/PWM_O/Q[1]
    SLICE_X2Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[2]_i_1/I2
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.045     0.395 r  self_test_struct_0/PWM_O/microsec_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    self_test_struct_0/PWM_O/p_0_in[2]
    SLICE_X2Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[0]/C
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  self_test_struct_0/PWM_O/microsec_count_reg[0]/Q
                         net (fo=8, routed)           0.187     0.351    self_test_struct_0/PWM_O/microsec_count_reg[0]
    SLICE_X4Y46                                                       f  self_test_struct_0/PWM_O/microsec_count[0]_i_1/I0
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  self_test_struct_0/PWM_O/microsec_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    self_test_struct_0/PWM_O/p_0_in[0]
    SLICE_X4Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[5]/C
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[5]/Q
                         net (fo=4, routed)           0.233     0.397    self_test_struct_0/PWM_O/Q[4]
    SLICE_X4Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[5]_i_1/I1
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.045     0.442 r  self_test_struct_0/PWM_O/microsec_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.442    self_test_struct_0/PWM_O/p_0_in[5]
    SLICE_X4Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/microsec_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.245ns (48.956%)  route 0.255ns (51.044%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[6]/C
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  self_test_struct_0/PWM_O/microsec_count_reg[6]/Q
                         net (fo=5, routed)           0.255     0.403    self_test_struct_0/PWM_O/Q[5]
    SLICE_X4Y46                                                       r  self_test_struct_0/PWM_O/microsec_count[6]_i_1/I1
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.097     0.500 r  self_test_struct_0/PWM_O/microsec_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.500    self_test_struct_0/PWM_O/p_0_in[6]
    SLICE_X4Y46          FDCE                                         r  self_test_struct_0/PWM_O/microsec_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/SEG_7/current_c_reg/G
                            (positive level-sensitive latch)
  Destination:            q_struct_0/SEG_7/current_c_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.203ns (34.545%)  route 0.385ns (65.455%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  q_struct_0/SEG_7/current_c_reg/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  q_struct_0/SEG_7/current_c_reg/Q
                         net (fo=32, routed)          0.240     0.398    q_struct_0/SEG_7/counter_reg[15]_0
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/current_c_reg_i_1/I0
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  q_struct_0/SEG_7/current_c_reg_i_1/O
                         net (fo=1, routed)           0.145     0.588    q_struct_0/SEG_7/current_c_reg_i_1_n_0
    SLICE_X3Y36          LDCE                                         r  q_struct_0/SEG_7/current_c_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mclk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.862ns  (logic 6.468ns (46.661%)  route 7.394ns (53.339%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/I2
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.150    11.636 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           1.098    12.734    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5/I5
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.326    13.060 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.938    13.998    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_5_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/I3
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.122 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816    15.938    abcdefg_OBUF[4]
    Y4                                                                r  abcdefg_OBUF[4]_inst/I
    Y4                   OBUF (Prop_obuf_I_O)         3.514    19.452 r  abcdefg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.452    abcdefg[4]
    Y4                                                                r  abcdefg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 6.216ns (46.418%)  route 7.176ns (53.582%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/I2
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.610 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/O
                         net (fo=4, routed)           0.960    12.570    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_3/I5
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.694 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.802    13.496    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/I1
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124    13.620 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.871    15.491    abcdefg_OBUF[0]
    V5                                                                r  abcdefg_OBUF[0]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.490    18.981 r  abcdefg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.981    abcdefg[0]
    V5                                                                r  abcdefg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.300ns  (logic 6.218ns (46.752%)  route 7.082ns (53.248%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/I2
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.610 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/O
                         net (fo=4, routed)           0.687    12.297    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/I2
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.830    13.251    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y11                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/I0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.124    13.375 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.022    15.397    abcdefg_OBUF[2]
    V7                                                                r  abcdefg_OBUF[2]_inst/I
    V7                   OBUF (Prop_obuf_I_O)         3.492    18.889 r  abcdefg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.889    abcdefg[2]
    V7                                                                r  abcdefg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.132ns  (logic 6.260ns (47.666%)  route 6.873ns (52.334%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/I2
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.610 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/O
                         net (fo=4, routed)           0.687    12.297    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/I2
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.949    13.369    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/I1
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.493 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.695    15.188    abcdefg_OBUF[3]
    AA4                                                               r  abcdefg_OBUF[3]_inst/I
    AA4                  OBUF (Prop_obuf_I_O)         3.534    18.722 r  abcdefg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.722    abcdefg[3]
    AA4                                                               r  abcdefg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.074ns  (logic 6.495ns (49.681%)  route 6.579ns (50.319%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/I2
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.150    11.636 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.927    12.563    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_7_n_0
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/I2
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.326    12.889 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433    13.322    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/I1
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.446 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676    15.122    abcdefg_OBUF[5]
    AB6                                                               r  abcdefg_OBUF[5]_inst/I
    AB6                  OBUF (Prop_obuf_I_O)         3.541    18.664 r  abcdefg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.664    abcdefg[5]
    AB6                                                               r  abcdefg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.969ns  (logic 6.424ns (49.537%)  route 6.545ns (50.463%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 f  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.429    11.486    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X1Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/I2
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.610 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8/O
                         net (fo=4, routed)           0.286    11.896    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5/I2
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.119    12.015 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.799    12.814    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/I5
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.332    13.146 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917    15.063    abcdefg_OBUF[1]
    W7                                                                r  abcdefg_OBUF[1]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.495    18.558 r  abcdefg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.558    abcdefg[1]
    W7                                                                r  abcdefg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 6.152ns (52.206%)  route 5.632ns (47.794%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.827     5.589    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     6.045 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[0]/Q
                         net (fo=4, routed)           0.673     6.719    q_struct_0/VELOCITY_READER_0/moving_sum[0]
    SLICE_X6Y14                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/I0
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     6.843 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.628     7.471    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_18_n_0
    SLICE_X4Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CYINIT
    SLICE_X4Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.066 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.066    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_10_n_0
    SLICE_X4Y12                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.389 f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_9/O[1]
                         net (fo=2, routed)           0.812     9.201    q_struct_0/VELOCITY_READER_0/velocity3[6]
    SLICE_X5Y11                                                       f  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/I4
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.306     9.507 r  q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6/O
                         net (fo=1, routed)           0.000     9.507    q_struct_0/VELOCITY_READER_0/velocity1_carry_i_6_n_0
    SLICE_X5Y11                                                       r  q_struct_0/VELOCITY_READER_0/velocity1_carry/S[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.057 r  q_struct_0/VELOCITY_READER_0/velocity1_carry/CO[3]
                         net (fo=14, routed)          1.517    11.574    q_struct_0/VELOCITY_READER_0/velocity1
    SLICE_X2Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_5/I5
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.165    11.863    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/I5
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124    11.987 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.837    13.823    abcdefg_OBUF[6]
    AB7                                                               r  abcdefg_OBUF[6]_inst/I
    AB7                  OBUF (Prop_obuf_I_O)         3.550    17.373 r  abcdefg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.373    abcdefg[6]
    AB7                                                               r  abcdefg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIR_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 4.182ns (69.189%)  route 1.862ns (30.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.835     5.597    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     6.053 r  self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/Q
                         net (fo=1, routed)           1.862     7.916    DIR_sync_OBUF
    W12                                                               r  DIR_sync_OBUF_inst/I
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.642 r  DIR_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.642    DIR_sync
    W12                                                               r  DIR_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 4.116ns (69.513%)  route 1.805ns (30.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.835     5.597    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     6.053 r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/Q
                         net (fo=1, routed)           1.805     7.859    EN_sync_OBUF
    W11                                                               r  EN_sync_OBUF_inst/I
    W11                  OBUF (Prop_obuf_I_O)         3.660    11.518 r  EN_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.518    EN_sync
    W11                                                               r  EN_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.500ns (79.617%)  route 0.384ns (20.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.623     1.570    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  self_test_struct_0/OUTPUT_SYNCRONIZER/D1_reg/Q
                         net (fo=1, routed)           0.384     2.095    EN_sync_OBUF
    W11                                                               r  EN_sync_OBUF_inst/I
    W11                  OBUF (Prop_obuf_I_O)         1.359     3.454 r  EN_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    EN_sync
    W11                                                               r  EN_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIR_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.566ns (79.316%)  route 0.408ns (20.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.623     1.570    self_test_struct_0/OUTPUT_SYNCRONIZER/mclk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  self_test_struct_0/OUTPUT_SYNCRONIZER/D2_reg/Q
                         net (fo=1, routed)           0.408     2.119    DIR_sync_OBUF
    W12                                                               r  DIR_sync_OBUF_inst/I
    W12                  OBUF (Prop_obuf_I_O)         1.425     3.545 r  DIR_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    DIR_sync
    W12                                                               r  DIR_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.383ns (65.548%)  route 0.727ns (34.452%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.617     1.564    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[8]/Q
                         net (fo=14, routed)          0.283     1.988    q_struct_0/VELOCITY_READER_0/moving_sum[8]
    SLICE_X0Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/I3
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.033 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.477    abcdefg_OBUF[1]
    W7                                                                r  abcdefg_OBUF[1]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.197     3.673 r  abcdefg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.673    abcdefg[1]
    W7                                                                r  abcdefg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.473ns (67.571%)  route 0.707ns (32.429%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/Q
                         net (fo=17, routed)          0.247     1.953    q_struct_0/VELOCITY_READER_0/moving_sum[4]
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/I3
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.998 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.133    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/I1
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.045     2.178 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.503    abcdefg_OBUF[5]
    AB6                                                               r  abcdefg_OBUF[5]_inst/I
    AB6                  OBUF (Prop_obuf_I_O)         1.242     3.745 r  abcdefg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.745    abcdefg[5]
    AB6                                                               r  abcdefg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.437ns (64.364%)  route 0.795ns (35.636%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.617     1.564    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[11]/Q
                         net (fo=39, routed)          0.395     2.099    q_struct_0/VELOCITY_READER_0/Q[0]
    SLICE_X2Y14                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/I2
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.045     2.144 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.545    abcdefg_OBUF[6]
    AB7                                                               r  abcdefg_OBUF[6]_inst/I
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.796 r  abcdefg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.796    abcdefg[6]
    AB7                                                               r  abcdefg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.466ns (65.482%)  route 0.773ns (34.518%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/Q
                         net (fo=17, routed)          0.376     2.082    q_struct_0/VELOCITY_READER_0/moving_sum[4]
    SLICE_X2Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_4/I1
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.045     2.127 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.056     2.183    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/I2
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.228 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.568    abcdefg_OBUF[3]
    AA4                                                               r  abcdefg_OBUF[3]_inst/I
    AA4                  OBUF (Prop_obuf_I_O)         1.235     3.803 r  abcdefg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.803    abcdefg[3]
    AA4                                                               r  abcdefg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.486ns (59.752%)  route 1.001ns (40.248%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[4]/Q
                         net (fo=17, routed)          0.367     2.073    q_struct_0/VELOCITY_READER_0/moving_sum[4]
    SLICE_X3Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_5/I1
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.046     2.119 f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.211     2.330    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_5_n_0
    SLICE_X2Y12                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/I3
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.107     2.437 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.859    abcdefg_OBUF[0]
    V5                                                                r  abcdefg_OBUF[0]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.192     4.051 r  abcdefg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.051    abcdefg[0]
    V5                                                                r  abcdefg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.424ns (57.279%)  route 1.062ns (42.721%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[5]/Q
                         net (fo=17, routed)          0.401     2.106    q_struct_0/VELOCITY_READER_0/moving_sum[5]
    SLICE_X2Y10                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3/I4
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     2.151 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.193     2.345    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y11                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/I4
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.045     2.390 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.858    abcdefg_OBUF[2]
    V7                                                                r  abcdefg_OBUF[2]_inst/I
    V7                   OBUF (Prop_obuf_I_O)         1.193     4.051 r  abcdefg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.051    abcdefg[2]
    V7                                                                r  abcdefg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_struct_0/VELOCITY_READER_0/moving_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.661ns (65.922%)  route 0.859ns (34.078%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.618     1.565    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_struct_0/VELOCITY_READER_0/moving_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.706 f  q_struct_0/VELOCITY_READER_0/moving_sum_reg[6]/Q
                         net (fo=12, routed)          0.194     1.900    q_struct_0/VELOCITY_READER_0/moving_sum[6]
    SLICE_X5Y13                                                       f  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_9/I0
    SLICE_X5Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.945 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.945    q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_9_n_0
    SLICE_X5Y13                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_3/S[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.097 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[6]_inst_i_3/O[2]
                         net (fo=5, routed)           0.287     2.384    q_struct_0/VELOCITY_READER_0/ARG3[7]
    SLICE_X1Y12                                                       r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/I4
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.108     2.492 r  q_struct_0/VELOCITY_READER_0/abcdefg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.870    abcdefg_OBUF[4]
    Y4                                                                r  abcdefg_OBUF[4]_inst/I
    Y4                   OBUF (Prop_obuf_I_O)         1.215     4.085 r  abcdefg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.085    abcdefg[4]
    Y4                                                                r  abcdefg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mclk

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/INPUT_SYNCHRONIZER/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.782ns  (logic 1.621ns (16.570%)  route 8.161ns (83.430%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               r  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  reset_IBUF_inst/O
                         net (fo=119, routed)         8.161     9.632    q_struct_0/INPUT_SYNCHRONIZER/reset_IBUF
    SLICE_X4Y16                                                       r  q_struct_0/INPUT_SYNCHRONIZER/D2_i_1/I1
    SLICE_X4Y16          LUT3 (Prop_lut3_I1_O)        0.150     9.782 r  q_struct_0/INPUT_SYNCHRONIZER/D2_i_1/O
                         net (fo=1, routed)           0.000     9.782    q_struct_0/INPUT_SYNCHRONIZER/D2_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.648     5.131    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/INPUT_SYNCHRONIZER/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.756ns  (logic 1.595ns (16.348%)  route 8.161ns (83.652%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               r  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  reset_IBUF_inst/O
                         net (fo=119, routed)         8.161     9.632    q_struct_0/INPUT_SYNCHRONIZER/reset_IBUF
    SLICE_X4Y16                                                       r  q_struct_0/INPUT_SYNCHRONIZER/D1_i_1__0/I1
    SLICE_X4Y16          LUT3 (Prop_lut3_I1_O)        0.124     9.756 r  q_struct_0/INPUT_SYNCHRONIZER/D1_i_1__0/O
                         net (fo=1, routed)           0.000     9.756    q_struct_0/INPUT_SYNCHRONIZER/D1_i_1__0_n_0
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.648     5.131    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  q_struct_0/INPUT_SYNCHRONIZER/D1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/VELOCITY_READER_0/rcount_reg[4]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.471ns (15.531%)  route 8.000ns (84.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         8.000     9.471    q_struct_0/VELOCITY_READER_0/reset_IBUF
    SLICE_X6Y19          FDCE                                         f  q_struct_0/VELOCITY_READER_0/rcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.644     5.127    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/VELOCITY_READER_0/rcount_reg[5]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.471ns (15.531%)  route 8.000ns (84.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         8.000     9.471    q_struct_0/VELOCITY_READER_0/reset_IBUF
    SLICE_X6Y19          FDCE                                         f  q_struct_0/VELOCITY_READER_0/rcount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.644     5.127    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/VELOCITY_READER_0/rcount_reg[6]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.471ns (15.531%)  route 8.000ns (84.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         8.000     9.471    q_struct_0/VELOCITY_READER_0/reset_IBUF
    SLICE_X6Y19          FDCE                                         f  q_struct_0/VELOCITY_READER_0/rcount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.644     5.127    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/VELOCITY_READER_0/rcount_reg[7]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 1.471ns (15.531%)  route 8.000ns (84.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         8.000     9.471    q_struct_0/VELOCITY_READER_0/reset_IBUF
    SLICE_X6Y19          FDCE                                         f  q_struct_0/VELOCITY_READER_0/rcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.644     5.127    q_struct_0/VELOCITY_READER_0/mclk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  q_struct_0/VELOCITY_READER_0/rcount_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/SEG_7/counter_reg[16]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.342ns  (logic 1.595ns (17.073%)  route 7.747ns (82.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         6.683     8.154    q_struct_0/SEG_7/reset_IBUF
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I5
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.278 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.342    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653     5.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/SEG_7/counter_reg[17]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.342ns  (logic 1.595ns (17.073%)  route 7.747ns (82.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         6.683     8.154    q_struct_0/SEG_7/reset_IBUF
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I5
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.278 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.342    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653     5.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/SEG_7/counter_reg[18]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.342ns  (logic 1.595ns (17.073%)  route 7.747ns (82.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         6.683     8.154    q_struct_0/SEG_7/reset_IBUF
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I5
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.278 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.342    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653     5.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_struct_0/SEG_7/counter_reg[19]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.342ns  (logic 1.595ns (17.073%)  route 7.747ns (82.927%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  reset_IBUF_inst/O
                         net (fo=119, routed)         6.683     8.154    q_struct_0/SEG_7/reset_IBUF
    SLICE_X3Y36                                                       f  q_struct_0/SEG_7/counter[0]_i_2__1/I5
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.278 f  q_struct_0/SEG_7/counter[0]_i_2__1/O
                         net (fo=20, routed)          1.064     9.342    q_struct_0/SEG_7/counter[0]_i_2__1_n_0
    SLICE_X2Y38          FDCE                                         f  q_struct_0/SEG_7/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.653     5.136    q_struct_0/SEG_7/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  q_struct_0/SEG_7/counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 self_test_struct_0/PWM_O/microsec_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            self_test_struct_0/PWM_O/pwm_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.400ns (71.114%)  route 0.162ns (28.886%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE                         0.000     0.000 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/C
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  self_test_struct_0/PWM_O/microsec_count_reg[7]/Q
                         net (fo=4, routed)           0.162     0.326    self_test_struct_0/TEST_0/Q[6]
    SLICE_X3Y46                                                       r  self_test_struct_0/TEST_0/pwm0_carry_i_5/I3
    SLICE_X3Y46          LUT6 (Prop_lut6_I3_O)        0.045     0.371 r  self_test_struct_0/TEST_0/pwm0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.371    self_test_struct_0/PWM_O/S[2]
    SLICE_X3Y46                                                       r  self_test_struct_0/PWM_O/pwm0_carry/S[3]
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.486 r  self_test_struct_0/PWM_O/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.486    self_test_struct_0/PWM_O/pwm0_carry_n_0
    SLICE_X3Y47                                                       r  self_test_struct_0/PWM_O/pwm0_carry__0/CI
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.562 r  self_test_struct_0/PWM_O/pwm0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.562    self_test_struct_0/PWM_O/pwm0_carry__0_n_3
    SLICE_X3Y47          FDCE                                         r  self_test_struct_0/PWM_O/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.894     2.088    self_test_struct_0/PWM_O/mclk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  self_test_struct_0/PWM_O/pwm_reg/C

Slack:                    inf
  Source:                 SA
                            (input port)
  Destination:            q_struct_0/INPUT_SYNCHRONIZER/Q1_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.266ns (24.690%)  route 0.813ns (75.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SA (IN)
                         net (fo=0)                   0.000     0.000    SA
    V10                                                               r  SA_IBUF_inst/I
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SA_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.079    q_struct_0/INPUT_SYNCHRONIZER/SA_IBUF
    SLICE_X4Y18          FDCE                                         r  q_struct_0/INPUT_SYNCHRONIZER/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.883     2.077    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  q_struct_0/INPUT_SYNCHRONIZER/Q1_reg/C

Slack:                    inf
  Source:                 SB
                            (input port)
  Destination:            q_struct_0/INPUT_SYNCHRONIZER/Q2_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.350ns (30.361%)  route 0.802ns (69.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  SB (IN)
                         net (fo=0)                   0.000     0.000    SB
    W8                                                                r  SB_IBUF_inst/I
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SB_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.151    q_struct_0/INPUT_SYNCHRONIZER/SB_IBUF
    SLICE_X4Y18          FDCE                                         r  q_struct_0/INPUT_SYNCHRONIZER/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.883     2.077    q_struct_0/INPUT_SYNCHRONIZER/mclk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  q_struct_0/INPUT_SYNCHRONIZER/Q2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[12]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.239ns (9.387%)  route 2.306ns (90.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.306     2.545    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y43          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.057    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[13]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.239ns (9.387%)  route 2.306ns (90.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.306     2.545    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y43          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.057    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[14]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.239ns (9.387%)  route 2.306ns (90.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.306     2.545    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y43          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.057    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[15]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.239ns (9.387%)  route 2.306ns (90.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.306     2.545    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y43          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.057    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.239ns (9.216%)  route 2.353ns (90.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.353     2.592    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y42          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.056    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.239ns (9.216%)  route 2.353ns (90.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.353     2.592    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y42          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.056    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_struct_0/TEST_0/TICK_0/counter_reg[8]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.239ns (9.216%)  route 2.353ns (90.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M15                                                               f  reset_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.353     2.592    self_test_struct_0/TEST_0/TICK_0/reset_IBUF
    SLICE_X9Y42          FDCE                                         f  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                                                                r  mclk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0                                                     r  mclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.056    self_test_struct_0/TEST_0/TICK_0/mclk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  self_test_struct_0/TEST_0/TICK_0/counter_reg[8]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port  | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
mclk      | SA    | FDCE    | -     |    -0.115 (r) | FAST    |     2.740 (r) | SLOW    |          |
mclk      | SB    | FDCE    | -     |    -0.042 (r) | FAST    |     2.645 (r) | SLOW    |          |
mclk      | reset | FDCE    | -     |     4.663 (r) | SLOW    |    -0.280 (r) | SLOW    |          |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
mclk      | DIR_sync   | FDRE   | -     |     11.667 (r) | SLOW    |      3.520 (r) | FAST    |          |
mclk      | EN_sync    | FDRE   | -     |     11.543 (r) | SLOW    |      3.429 (r) | FAST    |          |
mclk      | abcdefg[0] | FDCE   | -     |     19.006 (r) | SLOW    |      4.026 (r) | FAST    |          |
mclk      | abcdefg[1] | FDCE   | -     |     18.583 (r) | SLOW    |      3.648 (r) | FAST    |          |
mclk      | abcdefg[2] | FDCE   | -     |     18.914 (r) | SLOW    |      4.026 (r) | FAST    |          |
mclk      | abcdefg[3] | FDCE   | -     |     18.747 (r) | SLOW    |      3.778 (r) | FAST    |          |
mclk      | abcdefg[4] | FDCE   | -     |     19.477 (r) | SLOW    |      4.060 (r) | FAST    |          |
mclk      | abcdefg[5] | FDCE   | -     |     18.689 (r) | SLOW    |      3.720 (r) | FAST    |          |
mclk      | abcdefg[6] | FDCE   | -     |     17.398 (r) | SLOW    |      3.771 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
mclk   | mclk        |         5.843 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: mclk
Bus Skew: 2.079 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
abcdefg[0]         |   19.006 (r) | SLOW    |   4.026 (r) | FAST    |    1.608 |
abcdefg[1]         |   18.583 (r) | SLOW    |   3.648 (r) | FAST    |    1.185 |
abcdefg[2]         |   18.914 (r) | SLOW    |   4.026 (r) | FAST    |    1.516 |
abcdefg[3]         |   18.747 (r) | SLOW    |   3.778 (r) | FAST    |    1.348 |
abcdefg[4]         |   19.477 (r) | SLOW    |   4.060 (r) | FAST    |    2.079 |
abcdefg[5]         |   18.689 (r) | SLOW    |   3.720 (r) | FAST    |    1.290 |
abcdefg[6]         |   17.398 (r) | SLOW    |   3.771 (r) | FAST    |    0.123 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   19.477 (r) | SLOW    |   3.648 (r) | FAST    |    2.079 |
-------------------+--------------+---------+-------------+---------+----------+




