$date
	Tue Sep 13 20:26:44 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$scope module my_counter $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 1 # resetn $end
$var reg 26 $ out [25:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
0!
$end
#1
b0 $
0#
#3
1#
#5
1!
#6
1"
#10
0!
#15
b1 $
1!
#20
0!
#25
b10 $
1!
#30
0!
#35
b11 $
1!
#40
0!
#45
b100 $
1!
#50
0!
#55
b101 $
1!
#60
0!
#65
b0 $
1!
#70
0!
#75
b1 $
1!
#80
0!
#85
b10 $
1!
#90
0!
#95
b11 $
1!
#100
0!
#105
b100 $
1!
#110
0!
#115
b101 $
1!
#120
0!
#125
b0 $
1!
#130
0!
#135
b1 $
1!
#140
0!
#145
b10 $
1!
#150
0!
#155
b11 $
1!
#156
