

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Generate VHDL and Verilog from an SpinalHDL Component &mdash; SpinalHDL 1.11 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">About SpinalHDL:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../support.html">Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../faq.html">FAQ</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>Generate VHDL and Verilog from an SpinalHDL Component</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/rst/core/vhdl_generation.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="generate-vhdl-and-verilog-from-an-spinalhdl-component">
<h1>Generate VHDL and Verilog from an SpinalHDL Component<a class="headerlink" href="#generate-vhdl-and-verilog-from-an-spinalhdl-component" title="Permalink to this headline">¶</a></h1>
<p>To generate the VHDL from an SpinalHDL component you just need to call <code class="docutils literal notranslate"><span class="pre">SpinalVhdl(new</span> <span class="pre">YourComponent)</span></code> in a Scala <code class="docutils literal notranslate"><span class="pre">main</span></code>.</p>
<p>To generate the Verilog, it’s exactly the same, but with <code class="docutils literal notranslate"><span class="pre">SpinalVerilog</span></code> in place of <code class="docutils literal notranslate"><span class="pre">SpinalVHDL</span></code></p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">import</span> <span class="nn">spinal.core._</span>

<span class="c1">//A simple component definition</span>
<span class="k">class</span> <span class="nc">MyTopLevel</span> <span class="k">extends</span> <span class="nc">Component</span> <span class="o">{</span>
  <span class="c1">//Define some input/output. Bundle like a VHDL record or a verilog struct.</span>
  <span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">a</span> <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>
    <span class="k">val</span> <span class="n">b</span> <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>
    <span class="k">val</span> <span class="n">c</span> <span class="k">=</span> <span class="n">out</span> <span class="nc">Bool</span>
  <span class="o">}</span>

  <span class="c1">//Define some asynchronous logic</span>
  <span class="n">io</span><span class="o">.</span><span class="n">c</span> <span class="o">:=</span> <span class="n">io</span><span class="o">.</span><span class="n">a</span> <span class="o">&amp;</span> <span class="n">io</span><span class="o">.</span><span class="n">b</span>
<span class="o">}</span>

<span class="c1">//This is the main that generate the VHDL and the Verilog corresponding to MyTopLevel</span>
<span class="k">object</span> <span class="nc">MyMain</span> <span class="o">{</span>
  <span class="k">def</span> <span class="n">main</span><span class="o">(</span><span class="n">args</span><span class="k">:</span> <span class="kt">Array</span><span class="o">[</span><span class="kt">String</span><span class="o">])</span> <span class="o">{</span>
    <span class="nc">SpinalVhdl</span><span class="o">(</span><span class="k">new</span> <span class="nc">MyTopLevel</span><span class="o">)</span>
    <span class="nc">SpinalVerilog</span><span class="o">(</span><span class="k">new</span> <span class="nc">MyTopLevel</span><span class="o">)</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>{% include important.html content=”SpinalVhdl and SpinalVerilog could need to create multiple instance of your component class. It’s why its first argument is not a Component reference but a function that return a new component.” %}</p>
<p>{% include important.html content=”SpinalVerilog implementation has start the 5 June 2016. This backend pass successfully the same regression tests than the VHDL one (RISCV CPU, Multicore and pipelined mandelbrot,UART RX/TX, Single clock fifo, Dual clock fifo, Gray counter, ..). But still, if you have any issue with this young backend, please, make a git issue.” %}</p>
<div class="section" id="parametrization-from-scala">
<h2>Parametrization from Scala<a class="headerlink" href="#parametrization-from-scala" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Argument name</th>
<th class="head">Type</th>
<th class="head">Default</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>mode</td>
<td>SpinalMode</td>
<td>null</td>
<td>Set the SpinalHDL mode.<span class="raw-html-m2r"><br></span> Could be set to <code class="docutils literal notranslate"><span class="pre">VHDL</span></code> or <code class="docutils literal notranslate"><span class="pre">Verilog</span></code></td>
</tr>
<tr class="row-odd"><td>defaultConfigForClockDomains</td>
<td>ClockDomainConfig</td>
<td>RisingEdgeClock <span class="raw-html-m2r"><br></span> AsynchronousReset <span class="raw-html-m2r"><br></span> ResetActiveHigh <span class="raw-html-m2r"><br></span> ClockEnableActiveHigh</td>
<td>Set the clock configuration that will be use as default for all new <code class="docutils literal notranslate"><span class="pre">ClockDomain</span></code>.</td>
</tr>
<tr class="row-even"><td>onlyStdLogicVectorAtTopLevelIo</td>
<td>Boolean</td>
<td>false</td>
<td>Change all unsigned/signed toplevel io into std_logic_vector.</td>
</tr>
<tr class="row-odd"><td>defaultClockDomainFrequency</td>
<td>IClockDomainFrequency</td>
<td>&nbsp;UnknownFrequency</td>
<td>Default clock frequency</td>
</tr>
<tr class="row-even"><td>targetDirectory</td>
<td>String</td>
<td>Current directory</td>
<td>Directory where files are generated</td>
</tr>
</tbody>
</table>
<p>And there is the syntax to specify them :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="nc">SpinalConfig</span><span class="o">(</span><span class="n">mode</span> <span class="k">=</span> <span class="nc">VHDL</span><span class="o">,</span> <span class="n">targetDirectory</span><span class="o">=</span><span class="s">&quot;temp/myDesign&quot;</span><span class="o">).</span><span class="n">generate</span><span class="o">(</span><span class="k">new</span> <span class="nc">UartCtrl</span><span class="o">)</span>

<span class="c1">// Or for Verilog in a more scalable formatting :</span>
<span class="nc">SpinalConfig</span><span class="o">(</span>
  <span class="n">mode</span> <span class="k">=</span> <span class="nc">Verilog</span><span class="o">,</span>
  <span class="n">targetDirectory</span><span class="o">=</span><span class="s">&quot;temp/myDesign&quot;</span>
<span class="o">).</span><span class="n">generate</span><span class="o">(</span><span class="k">new</span> <span class="nc">UartCtrl</span><span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="parametrization-from-shell">
<h2>Parametrization from shell<a class="headerlink" href="#parametrization-from-shell" title="Permalink to this headline">¶</a></h2>
<p>You can also specify generation parameters by using command line arguments.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="n">main</span><span class="o">(</span><span class="n">args</span><span class="k">:</span> <span class="kt">Array</span><span class="o">[</span><span class="kt">String</span><span class="o">])</span><span class="k">:</span> <span class="kt">Unit</span> <span class="o">=</span> <span class="o">{</span>
  <span class="nc">SpinalConfig</span><span class="o">.</span><span class="n">shell</span><span class="o">(</span><span class="n">args</span><span class="o">)(</span><span class="k">new</span> <span class="nc">UartCtrl</span><span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
<p>Arguments syntax is :</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>Usage: SpinalCore [options]

  --vhdl
        Select the VHDL mode
  --verilog
        Select the Verilog mode
  -d | --debug
        Enter in debug mode directly
  -o &lt;value&gt; | --targetDirectory &lt;value&gt;
        Set the target directory
</pre></div>
</div>
</div>
</div>
<div class="section" id="generated-vhdl-and-verilog">
<h1>Generated VHDL and Verilog<a class="headerlink" href="#generated-vhdl-and-verilog" title="Permalink to this headline">¶</a></h1>
<p>The way how a SpinalHDL RTL description is translated into VHDL and Verilog is important :</p>
<ul class="simple">
<li>Names in Scala are preserved in VHDL and Verilog.</li>
<li><code class="docutils literal notranslate"><span class="pre">Component</span></code> hierarchy in Scala is preserved in VHDL and Verilog.</li>
<li><code class="docutils literal notranslate"><span class="pre">when</span></code> statements in Scala are emitted as if statements in VHDL and Verilog</li>
<li><code class="docutils literal notranslate"><span class="pre">switch</span></code> statements in Scala are emitted as case statements in VHDL and Verilog in all standard cases</li>
</ul>
<div class="section" id="organization">
<h2>Organization<a class="headerlink" href="#organization" title="Permalink to this headline">¶</a></h2>
<p>When you use the VHDL generation, stuff are generated into a single file which contain tree section :</p>
<ol class="arabic simple">
<li>A package that contain enumeration’s definitions</li>
<li>A package that contain function used by architectures</li>
<li>All components needed by your design</li>
</ol>
<p>When you use the Verilog generation, stuff are generated into a single file which contain two section :</p>
<ol class="arabic simple">
<li>All enumeration defines</li>
<li>All modules needed by your design</li>
</ol>
</div>
<div class="section" id="combinatorial-logic">
<h2>Combinatorial logic<a class="headerlink" href="#combinatorial-logic" title="Permalink to this headline">¶</a></h2>
<p>Scala :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">TopLevel</span> <span class="k">extends</span> <span class="nc">Component</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">cond</span>           <span class="k">=</span> <span class="n">in</span>  <span class="nc">Bool</span>
    <span class="k">val</span> <span class="n">value</span>          <span class="k">=</span> <span class="n">in</span>  <span class="nc">UInt</span> <span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">withoutProcess</span> <span class="k">=</span> <span class="n">out</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">withProcess</span>    <span class="k">=</span> <span class="n">out</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">)</span>
  <span class="o">}</span>
  <span class="n">io</span><span class="o">.</span><span class="n">withoutProcess</span> <span class="o">:=</span> <span class="n">io</span><span class="o">.</span><span class="n">value</span>
  <span class="n">io</span><span class="o">.</span><span class="n">withProcess</span> <span class="o">:=</span> <span class="mi">0</span>
  <span class="n">when</span><span class="o">(</span><span class="n">io</span><span class="o">.</span><span class="n">cond</span><span class="o">){</span>
    <span class="n">switch</span><span class="o">(</span><span class="n">io</span><span class="o">.</span><span class="n">value</span><span class="o">){</span>
      <span class="n">is</span><span class="o">(</span><span class="n">U</span><span class="s">&quot;0000&quot;</span><span class="o">){</span>
        <span class="n">io</span><span class="o">.</span><span class="n">withProcess</span> <span class="o">:=</span> <span class="mi">8</span>
      <span class="o">}</span>
      <span class="n">is</span><span class="o">(</span><span class="n">U</span><span class="s">&quot;0001&quot;</span><span class="o">){</span>
        <span class="n">io</span><span class="o">.</span><span class="n">withProcess</span> <span class="o">:=</span> <span class="mi">9</span>
      <span class="o">}</span>
      <span class="n">default</span><span class="o">{</span>
        <span class="n">io</span><span class="o">.</span><span class="n">withProcess</span> <span class="o">:=</span> <span class="n">io</span><span class="o">.</span><span class="n">value</span><span class="o">+</span><span class="mi">1</span>
      <span class="o">}</span>
    <span class="o">}</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>VHDL :</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">entity</span> <span class="nc">TopLevel</span> <span class="k">is</span>
  <span class="k">port</span><span class="p">(</span>
    <span class="n">io_cond</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">io_value</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">io_withoutProcess</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">io_withProcess</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
  <span class="p">);</span>
<span class="k">end</span> <span class="nc">TopLevel</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">arch</span> <span class="k">of</span> <span class="nc">TopLevel</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="n">io_withoutProcess</span> <span class="o">&lt;=</span> <span class="n">io_value</span><span class="p">;</span>
  <span class="k">process</span><span class="p">(</span><span class="n">io_cond</span><span class="p">,</span><span class="n">io_value</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">io_withProcess</span> <span class="o">&lt;=</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span>
    <span class="k">if</span> <span class="n">io_cond</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
      <span class="k">case</span> <span class="n">io_value</span> <span class="k">is</span>
        <span class="k">when</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">)</span> <span class="o">=&gt;</span>
          <span class="n">io_withProcess</span> <span class="o">&lt;=</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;1000&quot;</span><span class="p">);</span>
        <span class="k">when</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0001&quot;</span><span class="p">)</span> <span class="o">=&gt;</span>
          <span class="n">io_withProcess</span> <span class="o">&lt;=</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;1001&quot;</span><span class="p">);</span>
        <span class="k">when</span> <span class="k">others</span> <span class="o">=&gt;</span>
          <span class="n">io_withProcess</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">io_value</span> <span class="o">+</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0001&quot;</span><span class="p">));</span>
      <span class="k">end</span> <span class="k">case</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">arch</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="flipflop">
<h2>Flipflop<a class="headerlink" href="#flipflop" title="Permalink to this headline">¶</a></h2>
<p>Scala :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">TopLevel</span> <span class="k">extends</span> <span class="nc">Component</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">cond</span>   <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>
    <span class="k">val</span> <span class="n">value</span>  <span class="k">=</span> <span class="n">in</span> <span class="nc">UInt</span> <span class="o">(</span><span class="mi">4</span> <span class="n">bit</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">resultA</span> <span class="k">=</span> <span class="n">out</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bit</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">resultB</span> <span class="k">=</span> <span class="n">out</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bit</span><span class="o">)</span>
  <span class="o">}</span>

  <span class="k">val</span> <span class="n">regWithReset</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">regWithoutReset</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span>

  <span class="n">regWithReset</span> <span class="o">:=</span> <span class="n">io</span><span class="o">.</span><span class="n">value</span>
  <span class="n">regWithoutReset</span> <span class="o">:=</span> <span class="mi">0</span>
  <span class="n">when</span><span class="o">(</span><span class="n">io</span><span class="o">.</span><span class="n">cond</span><span class="o">){</span>
    <span class="n">regWithoutReset</span> <span class="o">:=</span> <span class="n">io</span><span class="o">.</span><span class="n">value</span>
  <span class="o">}</span>

  <span class="n">io</span><span class="o">.</span><span class="n">resultA</span> <span class="o">:=</span> <span class="n">regWithReset</span>
  <span class="n">io</span><span class="o">.</span><span class="n">resultB</span> <span class="o">:=</span> <span class="n">regWithoutReset</span>
<span class="o">}</span>
</pre></div>
</div>
<p>VHDL :</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">entity</span> <span class="nc">TopLevel</span> <span class="k">is</span>
  <span class="k">port</span><span class="p">(</span>
    <span class="n">io_cond</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">io_value</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">io_resultA</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">io_resultB</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">clk</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">reset</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span>
  <span class="p">);</span>
<span class="k">end</span> <span class="nc">TopLevel</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">arch</span> <span class="k">of</span> <span class="nc">TopLevel</span> <span class="k">is</span>

  <span class="k">signal</span> <span class="n">regWithReset</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">regWithoutReset</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="n">io_resultA</span> <span class="o">&lt;=</span> <span class="n">regWithReset</span><span class="p">;</span>
  <span class="n">io_resultB</span> <span class="o">&lt;=</span> <span class="n">regWithoutReset</span><span class="p">;</span>
  <span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">reset</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
      <span class="n">regWithReset</span> <span class="o">&lt;=</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">regWithReset</span> <span class="o">&lt;=</span> <span class="n">io_value</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>

  <span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">regWithoutReset</span> <span class="o">&lt;=</span> <span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span>
      <span class="k">if</span> <span class="n">io_cond</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
        <span class="n">regWithoutReset</span> <span class="o">&lt;=</span> <span class="n">io_value</span><span class="p">;</span>
      <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">arch</span><span class="p">;</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="vhdl-and-verilog-attributes">
<h1>VHDL and Verilog attributes<a class="headerlink" href="#vhdl-and-verilog-attributes" title="Permalink to this headline">¶</a></h1>
<p>In some situation, it’s useful to give some attributes to some signals of a given design to obtain a specific synthesis result. <span class="raw-html-m2r"><br></span>  To do that, on any signals or memory of your design you can call the following functions :</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Syntax</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>addAttribute(name)</td>
<td>Add a boolean attribute with the given <code class="docutils literal notranslate"><span class="pre">name</span></code> set to true</td>
</tr>
<tr class="row-odd"><td>addAttribute(name,value)</td>
<td>Add a string attribute with the given <code class="docutils literal notranslate"><span class="pre">name</span></code> set to <code class="docutils literal notranslate"><span class="pre">value</span></code></td>
</tr>
</tbody>
</table>
<p>Example :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">pcPlus4</span> <span class="k">=</span> <span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span>
<span class="n">pcPlus4</span><span class="o">.</span><span class="n">addAttribute</span><span class="o">(</span><span class="s">&quot;keep&quot;</span><span class="o">)</span>
</pre></div>
</div>
<p>Produced declaration in VHDL :</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">attribute</span> <span class="n">keep</span> <span class="o">:</span> <span class="kt">boolean</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">pcPlus4</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">attribute</span> <span class="n">keep</span> <span class="k">of</span> <span class="n">pcPlus4</span><span class="o">:</span> <span class="k">signal</span> <span class="k">is</span> <span class="n">true</span><span class="p">;</span>
</pre></div>
</div>
<p>Produced declaration in Verilog :</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="p">(</span><span class="o">*</span> <span class="n">keep</span> <span class="o">*</span><span class="p">)</span> <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pcPlus4</span><span class="p">;</span>
</pre></div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, penis

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>