// Seed: 4018352584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_2 = 1;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1 ? id_10 : 1;
  tri0 id_13;
  module_0(
      id_10, id_13, id_10, id_4
  ); id_14 :
  assert property (@(1) 1)
  else id_5 <= id_10 - 1;
  always @* id_7 <= id_6;
  id_15(
      1, id_13 && id_4
  );
endmodule
