[2025-09-17 04:31:40] START suite=qualcomm_srv trace=srv556_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv556_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2647422 heartbeat IPC: 3.777 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5069794 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5069794 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5069795 heartbeat IPC: 4.128 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13423348 heartbeat IPC: 1.197 cumulative IPC: 1.197 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21920306 heartbeat IPC: 1.177 cumulative IPC: 1.187 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30330636 heartbeat IPC: 1.189 cumulative IPC: 1.188 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 38807185 heartbeat IPC: 1.18 cumulative IPC: 1.186 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 47320111 heartbeat IPC: 1.175 cumulative IPC: 1.183 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 55678180 heartbeat IPC: 1.196 cumulative IPC: 1.186 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 64103833 heartbeat IPC: 1.187 cumulative IPC: 1.186 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 72616596 heartbeat IPC: 1.175 cumulative IPC: 1.184 (Simulation time: 00 hr 10 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv556_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 81180234 heartbeat IPC: 1.168 cumulative IPC: 1.182 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84512874 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 29 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84512874 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv556_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.183 instructions: 100000002 cycles: 84512874
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.86 Average ROB Occupancy at Mispredict: 27.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2809
BRANCH_INDIRECT: 0.4169
BRANCH_CONDITIONAL: 12.5
BRANCH_DIRECT_CALL: 0.7025
BRANCH_INDIRECT_CALL: 0.5094
BRANCH_RETURN: 0.4493


====Backend Stall Breakdown====
ROB_STALL: 191209
LQ_STALL: 0
SQ_STALL: 529962


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 81.12613
REPLAY_LOAD: 77.01911
NON_REPLAY_LOAD: 17.018007

== Total ==
ADDR_TRANS: 9005
REPLAY_LOAD: 12092
NON_REPLAY_LOAD: 170112

== Counts ==
ADDR_TRANS: 111
REPLAY_LOAD: 157
NON_REPLAY_LOAD: 9996

cpu0->cpu0_STLB TOTAL        ACCESS:    1758867 HIT:    1753892 MISS:       4975 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1758867 HIT:    1753892 MISS:       4975 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 191.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7654438 HIT:    6671827 MISS:     982611 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6202192 HIT:    5377672 MISS:     824520 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536949 HIT:     400833 MISS:     136116 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     906366 HIT:     892091 MISS:      14275 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8931 HIT:       1231 MISS:       7700 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14429303 HIT:    8079993 MISS:    6349310 MSHR_MERGE:    1531104
cpu0->cpu0_L1I LOAD         ACCESS:   14429303 HIT:    8079993 MISS:    6349310 MSHR_MERGE:    1531104
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29882097 HIT:   26574927 MISS:    3307170 MSHR_MERGE:    1377227
cpu0->cpu0_L1D LOAD         ACCESS:   16865518 HIT:   15143861 MISS:    1721657 MSHR_MERGE:     337656
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13006312 HIT:   11429742 MISS:    1576570 MSHR_MERGE:    1039559
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10267 HIT:       1324 MISS:       8943 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12080562 HIT:   10358887 MISS:    1721675 MSHR_MERGE:     867153
cpu0->cpu0_ITLB LOAD         ACCESS:   12080562 HIT:   10358887 MISS:    1721675 MSHR_MERGE:     867153
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.088 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28236435 HIT:   27024514 MISS:    1211921 MSHR_MERGE:     307576
cpu0->cpu0_DTLB LOAD         ACCESS:   28236435 HIT:   27024514 MISS:    1211921 MSHR_MERGE:     307576
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.979 cycles
cpu0->LLC TOTAL        ACCESS:    1177217 HIT:    1109057 MISS:      68160 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     824520 HIT:     798747 MISS:      25773 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     136115 HIT:      98062 MISS:      38053 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     208882 HIT:     208613 MISS:        269 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7700 HIT:       3635 MISS:       4065 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3302
  ROW_BUFFER_MISS:      64587
  AVG DBUS CONGESTED CYCLE: 3.605
Channel 0 WQ ROW_BUFFER_HIT:       1709
  ROW_BUFFER_MISS:      34784
  FULL:          0
Channel 0 REFRESHES ISSUED:       7043

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542144       401090        78758         4923
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          316          417          232
  STLB miss resolved @ L2C                0          377          270          570          154
  STLB miss resolved @ LLC                0          211          452         1829          878
  STLB miss resolved @ MEM                0           10          192         1995         2244

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158935        53516      1139242       113825          492
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          261          113           25
  STLB miss resolved @ L2C                0          204          246           22            3
  STLB miss resolved @ LLC                0           64          193          427           51
  STLB miss resolved @ MEM                0            1           80          237           83
[2025-09-17 04:44:10] END   suite=qualcomm_srv trace=srv556_ap (rc=0)
