=====
SETUP
-4.007
13.162
9.155
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
8.068
8.638
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.640
9.195
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s29
9.878
10.395
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n465_s0
11.051
11.621
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0
11.621
11.656
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0
11.656
11.691
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0
11.691
11.726
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
11.726
11.761
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
11.761
11.797
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
11.797
11.832
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
11.832
11.867
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
11.867
11.902
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
11.902
11.937
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
11.937
11.973
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
11.973
12.008
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
13.162
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_0_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_1_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_2_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_3_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_4_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_5_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_6_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_7_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_8_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_9_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_10_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_11_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_12_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_13_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_14_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[7]_15_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_0_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_1_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_2_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_3_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_4_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_5_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_6_s0
9.168
=====
SETUP
-3.982
9.168
5.186
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/ff_dram_data[0]_15_s6
6.190
6.745
u_test_controller/ff_dram_data[7]_0_s6
6.767
7.337
u_test_controller/ff_dram_data[6]_7_s0
9.168
=====
HOLD
-2.910
2.464
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.174
2.464
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.464
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-1.780
2.336
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.336
=====
HOLD
-1.645
2.471
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.471
=====
HOLD
-1.643
2.474
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.474
=====
HOLD
-1.523
2.593
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.593
=====
HOLD
-1.523
2.593
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.593
=====
HOLD
-1.509
2.608
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.608
=====
HOLD
-1.499
2.617
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.617
=====
HOLD
-1.496
2.621
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.621
=====
HOLD
-1.493
2.623
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.623
=====
HOLD
-1.337
2.780
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.780
=====
HOLD
-1.336
2.781
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.781
=====
HOLD
-1.336
2.781
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.781
=====
HOLD
-1.322
2.794
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.794
=====
HOLD
-1.320
2.796
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.796
=====
HOLD
-1.220
2.896
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.896
=====
HOLD
-1.206
2.911
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.911
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_79_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.234
2.179
1.946
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_79_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
2.179
=====
HOLD
0.246
2.179
1.934
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen
2.179
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_63_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_15_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_62_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_15_s
2.174
=====
HOLD
0.313
2.174
1.861
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0
1.851
2.052
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_15_s
2.174
