

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jul 12 12:29:43 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATAbits	set	3977
    49   000000                     _TRISAbits	set	3986
    50   000000                     _ADCON1	set	4033
    51   000000                     _OSCCON	set	4051
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FB8                     __pcinit:
    57                           	callstack 0
    58   007FB8                     start_initialization:
    59                           	callstack 0
    60   007FB8                     __initialization:
    61                           	callstack 0
    62   007FB8                     end_of_initialization:
    63                           	callstack 0
    64   007FB8                     __end_of__initialization:
    65                           	callstack 0
    66   007FB8  0100               	movlb	0
    67   007FBA  EFDF  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 36 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FBE                     __ptext0:
   110                           	callstack 0
   111   007FBE                     _main:
   112                           	callstack 31
   113   007FBE                     
   114                           ;main.c: 47:     OSCCON = 0x72;
   115   007FBE  0E72               	movlw	114
   116   007FC0  6ED3               	movwf	211,c	;volatile
   117                           
   118                           ;main.c: 55:     ADCON1 = 0x0F;
   119   007FC2  0E0F               	movlw	15
   120   007FC4  6EC1               	movwf	193,c	;volatile
   121   007FC6                     
   122                           ;main.c: 59:     TRISAbits.RA0 = 0;
   123   007FC6  9092               	bcf	146,0,c	;volatile
   124   007FC8                     
   125                           ;main.c: 72:     LATAbits.LA0 = 0;
   126   007FC8  9089               	bcf	137,0,c	;volatile
   127   007FCA                     
   128                           ;main.c: 76:     TRISAbits.RA6 = 0;
   129   007FCA  9C92               	bcf	146,6,c	;volatile
   130   007FCC                     
   131                           ;main.c: 77:     LATAbits.LA6 = 0;
   132   007FCC  9C89               	bcf	137,6,c	;volatile
   133   007FCE                     
   134                           ;main.c: 82:     TRISAbits.RA4 = 0;
   135   007FCE  9892               	bcf	146,4,c	;volatile
   136   007FD0                     
   137                           ;main.c: 83:     LATAbits.LA4 = 0;
   138   007FD0  9889               	bcf	137,4,c	;volatile
   139   007FD2                     
   140                           ;main.c: 85:     TRISAbits.RA1 = 0;
   141   007FD2  9292               	bcf	146,1,c	;volatile
   142   007FD4                     
   143                           ;main.c: 86:     LATAbits.LA1 = 0;
   144   007FD4  9289               	bcf	137,1,c	;volatile
   145   007FD6                     
   146                           ;main.c: 88:     TRISAbits.RA2 = 0;
   147   007FD6  9492               	bcf	146,2,c	;volatile
   148   007FD8                     
   149                           ;main.c: 89:     LATAbits.LA2 = 0;
   150   007FD8  9489               	bcf	137,2,c	;volatile
   151   007FDA                     l716:
   152                           
   153                           ;main.c: 97:         LATAbits.LA0 ^= 1;
   154   007FDA  7089               	btg	137,0,c	;volatile
   155   007FDC                     
   156                           ;main.c: 98:         LATAbits.LA4 ^= 1;
   157   007FDC  7889               	btg	137,4,c	;volatile
   158   007FDE                     
   159                           ;main.c: 99:         LATAbits.LA1 ^= 1;
   160   007FDE  7289               	btg	137,1,c	;volatile
   161   007FE0                     
   162                           ;main.c: 100:         LATAbits.LA2 ^= 1;
   163   007FE0  7489               	btg	137,2,c	;volatile
   164   007FE2                     
   165                           ;main.c: 102:         _delay((unsigned long)((500)*(8000000/4000.0)));
   166   007FE2  0E06               	movlw	6
   167   007FE4  6E02               	movwf	(??_main+1)^0,c
   168   007FE6  0E13               	movlw	19
   169   007FE8  6E01               	movwf	??_main^0,c
   170   007FEA  0EAE               	movlw	174
   171   007FEC                     u17:
   172   007FEC  2EE8               	decfsz	wreg,f,c
   173   007FEE  D7FE               	bra	u17
   174   007FF0  2E01               	decfsz	??_main^0,f,c
   175   007FF2  D7FC               	bra	u17
   176   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   177   007FF6  D7FA               	bra	u17
   178   007FF8  EFED  F03F         	goto	l716
   179   007FFC  EF00  F000         	goto	start
   180   008000                     __end_of_main:
   181                           	callstack 0
   182   000000                     
   183                           	psect	rparam
   184   000000                     
   185                           	psect	idloc
   186                           
   187                           ;Config register IDLOC0 @ 0x200000
   188                           ;	unspecified, using default values
   189   200000                     	org	2097152
   190   200000  FF                 	db	255
   191                           
   192                           ;Config register IDLOC1 @ 0x200001
   193                           ;	unspecified, using default values
   194   200001                     	org	2097153
   195   200001  FF                 	db	255
   196                           
   197                           ;Config register IDLOC2 @ 0x200002
   198                           ;	unspecified, using default values
   199   200002                     	org	2097154
   200   200002  FF                 	db	255
   201                           
   202                           ;Config register IDLOC3 @ 0x200003
   203                           ;	unspecified, using default values
   204   200003                     	org	2097155
   205   200003  FF                 	db	255
   206                           
   207                           ;Config register IDLOC4 @ 0x200004
   208                           ;	unspecified, using default values
   209   200004                     	org	2097156
   210   200004  FF                 	db	255
   211                           
   212                           ;Config register IDLOC5 @ 0x200005
   213                           ;	unspecified, using default values
   214   200005                     	org	2097157
   215   200005  FF                 	db	255
   216                           
   217                           ;Config register IDLOC6 @ 0x200006
   218                           ;	unspecified, using default values
   219   200006                     	org	2097158
   220   200006  FF                 	db	255
   221                           
   222                           ;Config register IDLOC7 @ 0x200007
   223                           ;	unspecified, using default values
   224   200007                     	org	2097159
   225   200007  FF                 	db	255
   226                           
   227                           	psect	config
   228                           
   229                           ;Config register CONFIG1L @ 0x300000
   230                           ;	unspecified, using default values
   231                           ;	PLL Prescaler Selection bits
   232                           ;	PLLDIV = 0x0, unprogrammed default
   233                           ;	System Clock Postscaler Selection bits
   234                           ;	CPUDIV = 0x0, unprogrammed default
   235                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   236                           ;	USBDIV = 0x0, unprogrammed default
   237   300000                     	org	3145728
   238   300000  00                 	db	0
   239                           
   240                           ;Config register CONFIG1H @ 0x300001
   241                           ;	Oscillator Selection bits
   242                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   243                           ;	Fail-Safe Clock Monitor Enable bit
   244                           ;	FCMEN = 0x0, unprogrammed default
   245                           ;	Internal/External Oscillator Switchover bit
   246                           ;	IESO = 0x0, unprogrammed default
   247   300001                     	org	3145729
   248   300001  0B                 	db	11
   249                           
   250                           ;Config register CONFIG2L @ 0x300002
   251                           ;	unspecified, using default values
   252                           ;	Power-up Timer Enable bit
   253                           ;	PWRT = 0x1, unprogrammed default
   254                           ;	Brown-out Reset Enable bits
   255                           ;	BOR = 0x3, unprogrammed default
   256                           ;	Brown-out Reset Voltage bits
   257                           ;	BORV = 0x3, unprogrammed default
   258                           ;	USB Voltage Regulator Enable bit
   259                           ;	VREGEN = 0x0, unprogrammed default
   260   300002                     	org	3145730
   261   300002  1F                 	db	31
   262                           
   263                           ;Config register CONFIG2H @ 0x300003
   264                           ;	Watchdog Timer Enable bit
   265                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   266                           ;	Watchdog Timer Postscale Select bits
   267                           ;	WDTPS = 0xF, unprogrammed default
   268   300003                     	org	3145731
   269   300003  1E                 	db	30
   270                           
   271                           ; Padding undefined space
   272   300004                     	org	3145732
   273   300004  FF                 	db	255
   274                           
   275                           ;Config register CONFIG3H @ 0x300005
   276                           ;	unspecified, using default values
   277                           ;	CCP2 MUX bit
   278                           ;	CCP2MX = 0x1, unprogrammed default
   279                           ;	PORTB A/D Enable bit
   280                           ;	PBADEN = 0x1, unprogrammed default
   281                           ;	Low-Power Timer 1 Oscillator Enable bit
   282                           ;	LPT1OSC = 0x0, unprogrammed default
   283                           ;	MCLR Pin Enable bit
   284                           ;	MCLRE = 0x1, unprogrammed default
   285   300005                     	org	3145733
   286   300005  83                 	db	131
   287                           
   288                           ;Config register CONFIG4L @ 0x300006
   289                           ;	Stack Full/Underflow Reset Enable bit
   290                           ;	STVREN = 0x1, unprogrammed default
   291                           ;	Single-Supply ICSP Enable bit
   292                           ;	LVP = OFF, Single-Supply ICSP disabled
   293                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   294                           ;	ICPRT = 0x0, unprogrammed default
   295                           ;	Extended Instruction Set Enable bit
   296                           ;	XINST = 0x0, unprogrammed default
   297                           ;	Background Debugger Enable bit
   298                           ;	DEBUG = 0x1, unprogrammed default
   299   300006                     	org	3145734
   300   300006  81                 	db	129
   301                           
   302                           ; Padding undefined space
   303   300007                     	org	3145735
   304   300007  FF                 	db	255
   305                           
   306                           ;Config register CONFIG5L @ 0x300008
   307                           ;	unspecified, using default values
   308                           ;	Code Protection bit
   309                           ;	CP0 = 0x1, unprogrammed default
   310                           ;	Code Protection bit
   311                           ;	CP1 = 0x1, unprogrammed default
   312                           ;	Code Protection bit
   313                           ;	CP2 = 0x1, unprogrammed default
   314                           ;	Code Protection bit
   315                           ;	CP3 = 0x1, unprogrammed default
   316   300008                     	org	3145736
   317   300008  0F                 	db	15
   318                           
   319                           ;Config register CONFIG5H @ 0x300009
   320                           ;	unspecified, using default values
   321                           ;	Boot Block Code Protection bit
   322                           ;	CPB = 0x1, unprogrammed default
   323                           ;	Data EEPROM Code Protection bit
   324                           ;	CPD = 0x1, unprogrammed default
   325   300009                     	org	3145737
   326   300009  C0                 	db	192
   327                           
   328                           ;Config register CONFIG6L @ 0x30000A
   329                           ;	unspecified, using default values
   330                           ;	Write Protection bit
   331                           ;	WRT0 = 0x1, unprogrammed default
   332                           ;	Write Protection bit
   333                           ;	WRT1 = 0x1, unprogrammed default
   334                           ;	Write Protection bit
   335                           ;	WRT2 = 0x1, unprogrammed default
   336                           ;	Write Protection bit
   337                           ;	WRT3 = 0x1, unprogrammed default
   338   30000A                     	org	3145738
   339   30000A  0F                 	db	15
   340                           
   341                           ;Config register CONFIG6H @ 0x30000B
   342                           ;	unspecified, using default values
   343                           ;	Configuration Register Write Protection bit
   344                           ;	WRTC = 0x1, unprogrammed default
   345                           ;	Boot Block Write Protection bit
   346                           ;	WRTB = 0x1, unprogrammed default
   347                           ;	Data EEPROM Write Protection bit
   348                           ;	WRTD = 0x1, unprogrammed default
   349   30000B                     	org	3145739
   350   30000B  E0                 	db	224
   351                           
   352                           ;Config register CONFIG7L @ 0x30000C
   353                           ;	unspecified, using default values
   354                           ;	Table Read Protection bit
   355                           ;	EBTR0 = 0x1, unprogrammed default
   356                           ;	Table Read Protection bit
   357                           ;	EBTR1 = 0x1, unprogrammed default
   358                           ;	Table Read Protection bit
   359                           ;	EBTR2 = 0x1, unprogrammed default
   360                           ;	Table Read Protection bit
   361                           ;	EBTR3 = 0x1, unprogrammed default
   362   30000C                     	org	3145740
   363   30000C  0F                 	db	15
   364                           
   365                           ;Config register CONFIG7H @ 0x30000D
   366                           ;	unspecified, using default values
   367                           ;	Boot Block Table Read Protection bit
   368                           ;	EBTRB = 0x1, unprogrammed default
   369   30000D                     	org	3145741
   370   30000D  40                 	db	64
   371                           tosu	equ	0xFFF
   372                           tosh	equ	0xFFE
   373                           tosl	equ	0xFFD
   374                           stkptr	equ	0xFFC
   375                           pclatu	equ	0xFFB
   376                           pclath	equ	0xFFA
   377                           pcl	equ	0xFF9
   378                           tblptru	equ	0xFF8
   379                           tblptrh	equ	0xFF7
   380                           tblptrl	equ	0xFF6
   381                           tablat	equ	0xFF5
   382                           prodh	equ	0xFF4
   383                           prodl	equ	0xFF3
   384                           indf0	equ	0xFEF
   385                           postinc0	equ	0xFEE
   386                           postdec0	equ	0xFED
   387                           preinc0	equ	0xFEC
   388                           plusw0	equ	0xFEB
   389                           fsr0h	equ	0xFEA
   390                           fsr0l	equ	0xFE9
   391                           wreg	equ	0xFE8
   392                           indf1	equ	0xFE7
   393                           postinc1	equ	0xFE6
   394                           postdec1	equ	0xFE5
   395                           preinc1	equ	0xFE4
   396                           plusw1	equ	0xFE3
   397                           fsr1h	equ	0xFE2
   398                           fsr1l	equ	0xFE1
   399                           bsr	equ	0xFE0
   400                           indf2	equ	0xFDF
   401                           postinc2	equ	0xFDE
   402                           postdec2	equ	0xFDD
   403                           preinc2	equ	0xFDC
   404                           plusw2	equ	0xFDB
   405                           fsr2h	equ	0xFDA
   406                           fsr2l	equ	0xFD9
   407                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2E      0       0      23        0.0%
BITBIGSFRlllh        8      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jul 12 12:29:43 2023

                     u17 7FEC                      l700 7FCA                      l710 7FD4  
                    l702 7FCC                      l720 7FDE                      l712 7FD6  
                    l704 7FCE                      l722 7FE0                      l714 7FD8  
                    l706 7FD0                      l724 7FE2                      l716 7FDA  
                    l708 7FD2                      l718 7FDC                      l694 7FBE  
                    l696 7FC6                      l698 7FC8                      wreg 0FE8  
                   _main 7FBE                     start 0000             ___param_bank 0000  
                  ?_main 0001          __initialization 7FB8             __end_of_main 8000  
                 ??_main 0001            __activetblptr 0000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FB8            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB8  
                __ramtop 0800                  __ptext0 7FBE     end_of_initialization 7FB8  
              _TRISAbits 0F92      start_initialization 7FB8                 _LATAbits 0F89  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
