
STM32PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ee8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ac  08006ff4  08006ff4  00007ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076a0  080076a0  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080076a0  080076a0  00009060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080076a0  080076a0  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076a0  080076a0  000086a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076a4  080076a4  000086a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080076a8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003e68  20000060  08007708  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ec8  08007708  00009ec8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cce  00000000  00000000  00009089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030fd  00000000  00000000  00019d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  0001ce58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e9e  00000000  00000000  0001e0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001854c  00000000  00000000  0001ef86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016b80  00000000  00000000  000374d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e46f  00000000  00000000  0004e052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc4c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005730  00000000  00000000  000dc504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e1c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08006fdc 	.word	0x08006fdc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08006fdc 	.word	0x08006fdc

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000772:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_DMA_Init+0x38>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	4a0b      	ldr	r2, [pc, #44]	@ (80007a4 <MX_DMA_Init+0x38>)
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	6153      	str	r3, [r2, #20]
 800077e:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_DMA_Init+0x38>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800078a:	2200      	movs	r2, #0
 800078c:	2100      	movs	r1, #0
 800078e:	2010      	movs	r0, #16
 8000790:	f002 f997 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000794:	2010      	movs	r0, #16
 8000796:	f002 f9b0 	bl	8002afa <HAL_NVIC_EnableIRQ>

}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40021000 	.word	0x40021000

080007a8 <W25Q64_Spi_Transmit>:
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1, W25Q64_TIMEOUT);
    return rx_data;
}

static void W25Q64_Spi_Transmit(uint8_t *pData, uint16_t Size)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	460b      	mov	r3, r1
 80007b2:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi2, pData, Size, W25Q64_TIMEOUT);
 80007b4:	887a      	ldrh	r2, [r7, #2]
 80007b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007ba:	6879      	ldr	r1, [r7, #4]
 80007bc:	4803      	ldr	r0, [pc, #12]	@ (80007cc <W25Q64_Spi_Transmit+0x24>)
 80007be:	f003 fdcf 	bl	8004360 <HAL_SPI_Transmit>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20003cd0 	.word	0x20003cd0

080007d0 <W25Q64_Spi_Receive>:

static void W25Q64_Spi_Receive(uint8_t *pData, uint16_t Size)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&hspi2, pData, Size, W25Q64_TIMEOUT);
 80007dc:	887a      	ldrh	r2, [r7, #2]
 80007de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e2:	6879      	ldr	r1, [r7, #4]
 80007e4:	4803      	ldr	r0, [pc, #12]	@ (80007f4 <W25Q64_Spi_Receive+0x24>)
 80007e6:	f003 feff 	bl	80045e8 <HAL_SPI_Receive>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20003cd0 	.word	0x20003cd0

080007f8 <W25Q64_Read>:
// 读取数据
// ReadAddr: 读取地址
// pBuffer: 数据接收缓冲区
// NumByteToRead: 读取字节数
void W25Q64_Read(uint32_t ReadAddr, uint8_t *pBuffer, uint32_t NumByteToRead)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	60f8      	str	r0, [r7, #12]
 8000800:	60b9      	str	r1, [r7, #8]
 8000802:	607a      	str	r2, [r7, #4]
    W25Q64_CS_LOW();
 8000804:	2200      	movs	r2, #0
 8000806:	2180      	movs	r1, #128	@ 0x80
 8000808:	4812      	ldr	r0, [pc, #72]	@ (8000854 <W25Q64_Read+0x5c>)
 800080a:	f002 fc75 	bl	80030f8 <HAL_GPIO_WritePin>
    uint8_t cmd[4];
    cmd[0] = W25X_ReadData;
 800080e:	2303      	movs	r3, #3
 8000810:	753b      	strb	r3, [r7, #20]
    cmd[1] = (ReadAddr & 0xFF0000) >> 16;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	b2db      	uxtb	r3, r3
 8000818:	757b      	strb	r3, [r7, #21]
    cmd[2] = (ReadAddr & 0x00FF00) >> 8;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b2db      	uxtb	r3, r3
 8000820:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (ReadAddr & 0x0000FF);
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	75fb      	strb	r3, [r7, #23]
    W25Q64_Spi_Transmit(cmd, 4);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	2104      	movs	r1, #4
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ffba 	bl	80007a8 <W25Q64_Spi_Transmit>
    W25Q64_Spi_Receive(pBuffer, NumByteToRead);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	b29b      	uxth	r3, r3
 8000838:	4619      	mov	r1, r3
 800083a:	68b8      	ldr	r0, [r7, #8]
 800083c:	f7ff ffc8 	bl	80007d0 <W25Q64_Spi_Receive>
    W25Q64_CS_HIGH();
 8000840:	2201      	movs	r2, #1
 8000842:	2180      	movs	r1, #128	@ 0x80
 8000844:	4803      	ldr	r0, [pc, #12]	@ (8000854 <W25Q64_Read+0x5c>)
 8000846:	f002 fc57 	bl	80030f8 <HAL_GPIO_WritePin>
}
 800084a:	bf00      	nop
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40010800 	.word	0x40010800

08000858 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 0310 	add.w	r3, r7, #16
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086c:	4b34      	ldr	r3, [pc, #208]	@ (8000940 <MX_GPIO_Init+0xe8>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	4a33      	ldr	r2, [pc, #204]	@ (8000940 <MX_GPIO_Init+0xe8>)
 8000872:	f043 0310 	orr.w	r3, r3, #16
 8000876:	6193      	str	r3, [r2, #24]
 8000878:	4b31      	ldr	r3, [pc, #196]	@ (8000940 <MX_GPIO_Init+0xe8>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f003 0310 	and.w	r3, r3, #16
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000884:	4b2e      	ldr	r3, [pc, #184]	@ (8000940 <MX_GPIO_Init+0xe8>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a2d      	ldr	r2, [pc, #180]	@ (8000940 <MX_GPIO_Init+0xe8>)
 800088a:	f043 0320 	orr.w	r3, r3, #32
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b2b      	ldr	r3, [pc, #172]	@ (8000940 <MX_GPIO_Init+0xe8>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f003 0320 	and.w	r3, r3, #32
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089c:	4b28      	ldr	r3, [pc, #160]	@ (8000940 <MX_GPIO_Init+0xe8>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a27      	ldr	r2, [pc, #156]	@ (8000940 <MX_GPIO_Init+0xe8>)
 80008a2:	f043 0304 	orr.w	r3, r3, #4
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b25      	ldr	r3, [pc, #148]	@ (8000940 <MX_GPIO_Init+0xe8>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0304 	and.w	r3, r3, #4
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b4:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <MX_GPIO_Init+0xe8>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	4a21      	ldr	r2, [pc, #132]	@ (8000940 <MX_GPIO_Init+0xe8>)
 80008ba:	f043 0308 	orr.w	r3, r3, #8
 80008be:	6193      	str	r3, [r2, #24]
 80008c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <MX_GPIO_Init+0xe8>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	f003 0308 	and.w	r3, r3, #8
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SysWork_Light_GPIO_Port, SysWork_Light_Pin, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008d2:	481c      	ldr	r0, [pc, #112]	@ (8000944 <MX_GPIO_Init+0xec>)
 80008d4:	f002 fc10 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Flash_CS_GPIO_Port, Flash_CS_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2180      	movs	r1, #128	@ 0x80
 80008dc:	481a      	ldr	r0, [pc, #104]	@ (8000948 <MX_GPIO_Init+0xf0>)
 80008de:	f002 fc0b 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SysWork_Light_Pin */
  GPIO_InitStruct.Pin = SysWork_Light_Pin;
 80008e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SysWork_Light_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 0310 	add.w	r3, r7, #16
 80008f8:	4619      	mov	r1, r3
 80008fa:	4812      	ldr	r0, [pc, #72]	@ (8000944 <MX_GPIO_Init+0xec>)
 80008fc:	f002 fa78 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Flash_CS_Pin */
  GPIO_InitStruct.Pin = Flash_CS_Pin;
 8000900:	2380      	movs	r3, #128	@ 0x80
 8000902:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000908:	2301      	movs	r3, #1
 800090a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2302      	movs	r3, #2
 800090e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Flash_CS_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0310 	add.w	r3, r7, #16
 8000914:	4619      	mov	r1, r3
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <MX_GPIO_Init+0xf0>)
 8000918:	f002 fa6a 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Switch_Input_Pin Encoder_Input_Pin */
  GPIO_InitStruct.Pin = Switch_Input_Pin|Encoder_Input_Pin;
 800091c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000920:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000926:	2301      	movs	r3, #1
 8000928:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800092a:	f107 0310 	add.w	r3, r7, #16
 800092e:	4619      	mov	r1, r3
 8000930:	4806      	ldr	r0, [pc, #24]	@ (800094c <MX_GPIO_Init+0xf4>)
 8000932:	f002 fa5d 	bl	8002df0 <HAL_GPIO_Init>

}
 8000936:	bf00      	nop
 8000938:	3720      	adds	r7, #32
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40021000 	.word	0x40021000
 8000944:	40011000 	.word	0x40011000
 8000948:	40010800 	.word	0x40010800
 800094c:	40010c00 	.word	0x40010c00

08000950 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000954:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000956:	4a13      	ldr	r2, [pc, #76]	@ (80009a4 <MX_I2C1_Init+0x54>)
 8000958:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <MX_I2C1_Init+0x50>)
 800095c:	4a12      	ldr	r2, [pc, #72]	@ (80009a8 <MX_I2C1_Init+0x58>)
 800095e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000960:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000966:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800096c:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <MX_I2C1_Init+0x50>)
 800096e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000972:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000974:	4b0a      	ldr	r3, [pc, #40]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800097a:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <MX_I2C1_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000980:	4b07      	ldr	r3, [pc, #28]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000982:	2200      	movs	r2, #0
 8000984:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_I2C1_Init+0x50>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800098c:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <MX_I2C1_Init+0x50>)
 800098e:	f002 fbcb 	bl	8003128 <HAL_I2C_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000998:	f000 f935 	bl	8000c06 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	2000007c 	.word	0x2000007c
 80009a4:	40005400 	.word	0x40005400
 80009a8:	00061a80 	.word	0x00061a80

080009ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b088      	sub	sp, #32
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a29      	ldr	r2, [pc, #164]	@ (8000a6c <HAL_I2C_MspInit+0xc0>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d14a      	bne.n	8000a62 <HAL_I2C_MspInit+0xb6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009cc:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	4a27      	ldr	r2, [pc, #156]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 80009d2:	f043 0308 	orr.w	r3, r3, #8
 80009d6:	6193      	str	r3, [r2, #24]
 80009d8:	4b25      	ldr	r3, [pc, #148]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	f003 0308 	and.w	r3, r3, #8
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80009e4:	23c0      	movs	r3, #192	@ 0xc0
 80009e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009e8:	2312      	movs	r3, #18
 80009ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ec:	2303      	movs	r3, #3
 80009ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f0:	f107 0310 	add.w	r3, r7, #16
 80009f4:	4619      	mov	r1, r3
 80009f6:	481f      	ldr	r0, [pc, #124]	@ (8000a74 <HAL_I2C_MspInit+0xc8>)
 80009f8:	f002 f9fa 	bl	8002df0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 80009fe:	69db      	ldr	r3, [r3, #28]
 8000a00:	4a1b      	ldr	r2, [pc, #108]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 8000a02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a06:	61d3      	str	r3, [r2, #28]
 8000a08:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <HAL_I2C_MspInit+0xc4>)
 8000a0a:	69db      	ldr	r3, [r3, #28]
 8000a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000a14:	4b18      	ldr	r3, [pc, #96]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a16:	4a19      	ldr	r2, [pc, #100]	@ (8000a7c <HAL_I2C_MspInit+0xd0>)
 8000a18:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a1a:	4b17      	ldr	r3, [pc, #92]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a1c:	2210      	movs	r2, #16
 8000a1e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a20:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a26:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a28:	2280      	movs	r2, #128	@ 0x80
 8000a2a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a32:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000a38:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a44:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000a46:	480c      	ldr	r0, [pc, #48]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a48:	f002 f872 	bl	8002b30 <HAL_DMA_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 8000a52:	f000 f8d8 	bl	8000c06 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a5a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a5c:	4a06      	ldr	r2, [pc, #24]	@ (8000a78 <HAL_I2C_MspInit+0xcc>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a62:	bf00      	nop
 8000a64:	3720      	adds	r7, #32
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40005400 	.word	0x40005400
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010c00 	.word	0x40010c00
 8000a78:	200000d0 	.word	0x200000d0
 8000a7c:	4002006c 	.word	0x4002006c

08000a80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a84:	f001 fec0 	bl	8002808 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a88:	f000 f878 	bl	8000b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8c:	f7ff fee4 	bl	8000858 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a90:	f7ff fe6c 	bl	800076c <MX_DMA_Init>
  MX_I2C1_Init();
 8000a94:	f7ff ff5c 	bl	8000950 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000a98:	f001 fc36 	bl	8002308 <MX_TIM3_Init>
  MX_SPI2_Init();
 8000a9c:	f001 fb0e 	bl	80020bc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  // W25Q64_Init(); // 初始化W25Q64
  OLED_Init(); // 初始化OLED
 8000aa0:	f000 fa1c 	bl	8000edc <OLED_Init>
  OLED_InitBuffer(); // 初始化双缓冲
 8000aa4:	f000 f8b6 	bl	8000c14 <OLED_InitBuffer>
  OLED_ClearBuffer(); // 清空缓冲区
 8000aa8:	f000 f8e8 	bl	8000c7c <OLED_ClearBuffer>
  
  OLED_EnableDiffMode(1);  // 启用差分更新
 8000aac:	2001      	movs	r0, #1
 8000aae:	f000 fba1 	bl	80011f4 <OLED_EnableDiffMode>
  OLED_EnableFastUpdate(1); // 启用快速更新
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	f000 fbbc 	bl	8001230 <OLED_EnableFastUpdate>


  // HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // 启动PWM
  // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); // 启动PWM
  // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // 启动PWM
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); // 启动编码器
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4826      	ldr	r0, [pc, #152]	@ (8000b54 <main+0xd4>)
 8000abc:	f004 fa03 	bl	8004ec6 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2); // 启动编码器
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	4824      	ldr	r0, [pc, #144]	@ (8000b54 <main+0xd4>)
 8000ac4:	f004 f9ff 	bl	8004ec6 <HAL_TIM_Encoder_Start>

  video_player_init(); // 初始化视频播放器
 8000ac8:	f001 fdb2 	bl	8002630 <video_player_init>

  OLED_InitAnimationManager(&g_AnimationManager); // 初始化动画管理器
 8000acc:	4822      	ldr	r0, [pc, #136]	@ (8000b58 <main+0xd8>)
 8000ace:	f001 fa91 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Menu_AnimationManager); // 初始化菜单动画管理器
 8000ad2:	4822      	ldr	r0, [pc, #136]	@ (8000b5c <main+0xdc>)
 8000ad4:	f001 fa8e 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Games_AnimationManager); // 初始化游戏动画管理器
 8000ad8:	4821      	ldr	r0, [pc, #132]	@ (8000b60 <main+0xe0>)
 8000ada:	f001 fa8b 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Tools_AnimationManager); // 初始化工具动画管理器
 8000ade:	4821      	ldr	r0, [pc, #132]	@ (8000b64 <main+0xe4>)
 8000ae0:	f001 fa88 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Settings_AnimationManager); // 初始化设置动画管理器
 8000ae4:	4820      	ldr	r0, [pc, #128]	@ (8000b68 <main+0xe8>)
 8000ae6:	f001 fa85 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&About_AnimationManager); // 初始化关于动画管理器
 8000aea:	4820      	ldr	r0, [pc, #128]	@ (8000b6c <main+0xec>)
 8000aec:	f001 fa82 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Status_AnimationManager); // 初始化状态动画管理器
 8000af0:	481f      	ldr	r0, [pc, #124]	@ (8000b70 <main+0xf0>)
 8000af2:	f001 fa7f 	bl	8001ff4 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&g_Title_AnimationManager); // 初始化标题动画管理器
 8000af6:	481f      	ldr	r0, [pc, #124]	@ (8000b74 <main+0xf4>)
 8000af8:	f001 fa7c 	bl	8001ff4 <OLED_InitAnimationManager>
  __HAL_TIM_SET_COUNTER(&htim3, 32767);
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <main+0xd4>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000b04:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {    
    #pragma region OLED_UI_SETTINGS // UI设置
    OLED_ClearBuffer();
 8000b06:	f000 f8b9 	bl	8000c7c <OLED_ClearBuffer>
    
    // System_UI_Loop(); // UI循环
    play_video(); // 播放视频
 8000b0a:	f001 fda1 	bl	8002650 <play_video>

    
    // OLED_OptimizedDisplayFPS(80, 56); // 显示帧率
    count = __HAL_TIM_GET_COUNTER(&htim3); // 获取编码器计数值 1圈40
 8000b0e:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <main+0xd4>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <main+0xf8>)
 8000b18:	801a      	strh	r2, [r3, #0]
    OLED_UpdateAnimationManager(&Menu_AnimationManager); // 更新菜单动画管理器
 8000b1a:	4810      	ldr	r0, [pc, #64]	@ (8000b5c <main+0xdc>)
 8000b1c:	f001 fa7d 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&g_AnimationManager); // 更新动画管理器
 8000b20:	480d      	ldr	r0, [pc, #52]	@ (8000b58 <main+0xd8>)
 8000b22:	f001 fa7a 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Games_AnimationManager); // 更新游戏动画管理器
 8000b26:	480e      	ldr	r0, [pc, #56]	@ (8000b60 <main+0xe0>)
 8000b28:	f001 fa77 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Tools_AnimationManager); // 更新工具动画管理器
 8000b2c:	480d      	ldr	r0, [pc, #52]	@ (8000b64 <main+0xe4>)
 8000b2e:	f001 fa74 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Settings_AnimationManager); // 更新设置动画管理器
 8000b32:	480d      	ldr	r0, [pc, #52]	@ (8000b68 <main+0xe8>)
 8000b34:	f001 fa71 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&About_AnimationManager); // 更新关于动画管理器
 8000b38:	480c      	ldr	r0, [pc, #48]	@ (8000b6c <main+0xec>)
 8000b3a:	f001 fa6e 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Status_AnimationManager); // 更新状态动画管理器
 8000b3e:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <main+0xf0>)
 8000b40:	f001 fa6b 	bl	800201a <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&g_Title_AnimationManager); // 更新标题动画管理器
 8000b44:	480b      	ldr	r0, [pc, #44]	@ (8000b74 <main+0xf4>)
 8000b46:	f001 fa68 	bl	800201a <OLED_UpdateAnimationManager>
    // OLED_SmartUpdate(); // 智能更新显示
    OLED_UpdateDisplayVSync(); // 使用DMA更新显示
 8000b4a:	f000 f8df 	bl	8000d0c <OLED_UpdateDisplayVSync>
    OLED_ClearBuffer();
 8000b4e:	bf00      	nop
 8000b50:	e7d9      	b.n	8000b06 <main+0x86>
 8000b52:	bf00      	nop
 8000b54:	20003d2c 	.word	0x20003d2c
 8000b58:	200036dc 	.word	0x200036dc
 8000b5c:	20000d30 	.word	0x20000d30
 8000b60:	20001324 	.word	0x20001324
 8000b64:	20001918 	.word	0x20001918
 8000b68:	20001f0c 	.word	0x20001f0c
 8000b6c:	20002500 	.word	0x20002500
 8000b70:	20002af4 	.word	0x20002af4
 8000b74:	200030e8 	.word	0x200030e8
 8000b78:	20000114 	.word	0x20000114

08000b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b090      	sub	sp, #64	@ 0x40
 8000b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b82:	f107 0318 	add.w	r3, r7, #24
 8000b86:	2228      	movs	r2, #40	@ 0x28
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f004 fb3c 	bl	8005208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ba2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ba6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bac:	2301      	movs	r3, #1
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc0:	f107 0318 	add.w	r3, r7, #24
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f002 ff4b 	bl	8003a60 <HAL_RCC_OscConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000bd0:	f000 f819 	bl	8000c06 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	2102      	movs	r1, #2
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f003 f9b8 	bl	8003f64 <HAL_RCC_ClockConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bfa:	f000 f804 	bl	8000c06 <Error_Handler>
  }
}
 8000bfe:	bf00      	nop
 8000c00:	3740      	adds	r7, #64	@ 0x40
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0a:	b672      	cpsid	i
}
 8000c0c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0e:	bf00      	nop
 8000c10:	e7fd      	b.n	8000c0e <Error_Handler+0x8>
	...

08000c14 <OLED_InitBuffer>:
        0x22, 0x00, 0x07  // 页地址范围: 0-7
};

// 初始化缓冲区
void OLED_InitBuffer(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
    // 清空缓冲区
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 8000c1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4811      	ldr	r0, [pc, #68]	@ (8000c68 <OLED_InitBuffer+0x54>)
 8000c22:	f004 faf1 	bl	8005208 <memset>
    memset(OLED_FrontBuffer, 0, sizeof(OLED_FrontBuffer));
 8000c26:	f240 4201 	movw	r2, #1025	@ 0x401
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	480f      	ldr	r0, [pc, #60]	@ (8000c6c <OLED_InitBuffer+0x58>)
 8000c2e:	f004 faeb 	bl	8005208 <memset>

    // 初始化第一个字节为数据控制字节
    OLED_FrontBuffer[0] = 0x40; // 数据控制字节：Co=0, D/C#=1 (数据)
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <OLED_InitBuffer+0x58>)
 8000c34:	2240      	movs	r2, #64	@ 0x40
 8000c36:	701a      	strb	r2, [r3, #0]

    // 初始化状态变量
    oled_update_flag = OLED_READY;
 8000c38:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <OLED_InitBuffer+0x5c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
    oled_dma_busy = OLED_READY;
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c74 <OLED_InitBuffer+0x60>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]

    // 将所有页面标记为脏（需要更新）
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	71fb      	strb	r3, [r7, #7]
 8000c48:	e006      	b.n	8000c58 <OLED_InitBuffer+0x44>
    {
        oled_dirty_pages[i] = 1;
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <OLED_InitBuffer+0x64>)
 8000c4e:	2101      	movs	r1, #1
 8000c50:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	3301      	adds	r3, #1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	2b07      	cmp	r3, #7
 8000c5c:	d9f5      	bls.n	8000c4a <OLED_InitBuffer+0x36>
    }
}
 8000c5e:	bf00      	nop
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000128 	.word	0x20000128
 8000c6c:	20000528 	.word	0x20000528
 8000c70:	2000011c 	.word	0x2000011c
 8000c74:	2000011d 	.word	0x2000011d
 8000c78:	20000120 	.word	0x20000120

08000c7c <OLED_ClearBuffer>:

// 清空缓冲区
void OLED_ClearBuffer(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
    // 重置缓冲区为全0 (全黑)
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 8000c82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c86:	2100      	movs	r1, #0
 8000c88:	480a      	ldr	r0, [pc, #40]	@ (8000cb4 <OLED_ClearBuffer+0x38>)
 8000c8a:	f004 fabd 	bl	8005208 <memset>

    // 将所有页面标记为脏（需要更新）
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	71fb      	strb	r3, [r7, #7]
 8000c92:	e006      	b.n	8000ca2 <OLED_ClearBuffer+0x26>
    {
        oled_dirty_pages[i] = 1;
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	4a08      	ldr	r2, [pc, #32]	@ (8000cb8 <OLED_ClearBuffer+0x3c>)
 8000c98:	2101      	movs	r1, #1
 8000c9a:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	71fb      	strb	r3, [r7, #7]
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	2b07      	cmp	r3, #7
 8000ca6:	d9f5      	bls.n	8000c94 <OLED_ClearBuffer+0x18>
    }
}
 8000ca8:	bf00      	nop
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000128 	.word	0x20000128
 8000cb8:	20000120 	.word	0x20000120

08000cbc <OLED_IsBusy>:

uint8_t OLED_IsBusy(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
    // 如果标记为忙，检查是否已经过了足够时间
    if (oled_update_flag)
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <OLED_IsBusy+0x44>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d007      	beq.n	8000cdc <OLED_IsBusy+0x20>
    {
        // SSD1315/SSD1306 典型帧率约为60Hz，每帧约16.7ms
        // 可以根据需要调整刷新率，减小此值可以提高帧率
        uint32_t current_time = HAL_GetTick();
 8000ccc:	f001 fdf4 	bl	80028b8 <HAL_GetTick>
 8000cd0:	6078      	str	r0, [r7, #4]
        if (current_time - oled_last_update_time >= 0)
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <OLED_IsBusy+0x48>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
        {
            oled_update_flag = OLED_READY; // 已经过了足够时间，不再忙
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d00 <OLED_IsBusy+0x44>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
        }
    }

    // 如果DMA传输正在进行，也视为忙
    return (oled_update_flag || oled_dma_busy);
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <OLED_IsBusy+0x44>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d104      	bne.n	8000cf0 <OLED_IsBusy+0x34>
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <OLED_IsBusy+0x4c>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <OLED_IsBusy+0x38>
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e000      	b.n	8000cf6 <OLED_IsBusy+0x3a>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	b2db      	uxtb	r3, r3
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	2000011c 	.word	0x2000011c
 8000d04:	20000118 	.word	0x20000118
 8000d08:	2000011d 	.word	0x2000011d

08000d0c <OLED_UpdateDisplayVSync>:

void OLED_UpdateDisplayVSync(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af02      	add	r7, sp, #8
    // 等待上一次更新完成
    while (OLED_IsBusy())
 8000d12:	bf00      	nop
 8000d14:	f7ff ffd2 	bl	8000cbc <OLED_IsBusy>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1fa      	bne.n	8000d14 <OLED_UpdateDisplayVSync+0x8>
    {
        // 可以加入短暂延时或者让出CPU，但通常不会停留很久
    }

    oled_update_flag = OLED_BUSY;
 8000d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d9c <OLED_UpdateDisplayVSync+0x90>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 8000d24:	f001 fdc8 	bl	80028b8 <HAL_GetTick>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	4a1d      	ldr	r2, [pc, #116]	@ (8000da0 <OLED_UpdateDisplayVSync+0x94>)
 8000d2c:	6013      	str	r3, [r2, #0]

    OLED_FrontBuffer[0] = 0x40;                                             // 数据控制字节：Co=0, D/C#=1 (数据)
 8000d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <OLED_UpdateDisplayVSync+0x98>)
 8000d30:	2240      	movs	r2, #64	@ 0x40
 8000d32:	701a      	strb	r2, [r3, #0]
    memcpy(OLED_FrontBuffer + 1, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES); // 复制当前缓冲区到前缓冲区
 8000d34:	4a1c      	ldr	r2, [pc, #112]	@ (8000da8 <OLED_UpdateDisplayVSync+0x9c>)
 8000d36:	4b1d      	ldr	r3, [pc, #116]	@ (8000dac <OLED_UpdateDisplayVSync+0xa0>)
 8000d38:	4610      	mov	r0, r2
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d40:	461a      	mov	r2, r3
 8000d42:	f004 fa95 	bl	8005270 <memcpy>

    // 一次性发送所有命令
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	71fb      	strb	r3, [r7, #7]
 8000d4a:	e008      	b.n	8000d5e <OLED_UpdateDisplayVSync+0x52>
    {
        OLED_SendCommand(cmds[i]);
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <OLED_UpdateDisplayVSync+0xa4>)
 8000d50:	5cd3      	ldrb	r3, [r2, r3]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f8a8 	bl	8000ea8 <OLED_SendCommand>
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	71fb      	strb	r3, [r7, #7]
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2b07      	cmp	r3, #7
 8000d62:	d9f3      	bls.n	8000d4c <OLED_UpdateDisplayVSync+0x40>
    }


    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, OLED_WIDTH * OLED_PAGES + 1, HAL_MAX_DELAY);
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	f240 4301 	movw	r3, #1025	@ 0x401
 8000d6e:	4a0d      	ldr	r2, [pc, #52]	@ (8000da4 <OLED_UpdateDisplayVSync+0x98>)
 8000d70:	2178      	movs	r1, #120	@ 0x78
 8000d72:	4810      	ldr	r0, [pc, #64]	@ (8000db4 <OLED_UpdateDisplayVSync+0xa8>)
 8000d74:	f002 fb1c 	bl	80033b0 <HAL_I2C_Master_Transmit>

    // 重置所有脏页标记
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000d78:	2300      	movs	r3, #0
 8000d7a:	71bb      	strb	r3, [r7, #6]
 8000d7c:	e006      	b.n	8000d8c <OLED_UpdateDisplayVSync+0x80>
    {
        oled_dirty_pages[i] = 0;
 8000d7e:	79bb      	ldrb	r3, [r7, #6]
 8000d80:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <OLED_UpdateDisplayVSync+0xac>)
 8000d82:	2100      	movs	r1, #0
 8000d84:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000d86:	79bb      	ldrb	r3, [r7, #6]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	71bb      	strb	r3, [r7, #6]
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	2b07      	cmp	r3, #7
 8000d90:	d9f5      	bls.n	8000d7e <OLED_UpdateDisplayVSync+0x72>
    }
}
 8000d92:	bf00      	nop
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	2000011c 	.word	0x2000011c
 8000da0:	20000118 	.word	0x20000118
 8000da4:	20000528 	.word	0x20000528
 8000da8:	20000529 	.word	0x20000529
 8000dac:	20000128 	.word	0x20000128
 8000db0:	08007248 	.word	0x08007248
 8000db4:	2000007c 	.word	0x2000007c
 8000db8:	20000120 	.word	0x20000120

08000dbc <OLED_WritePixel>:
    // 发送数据
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, dataLen + 1, HAL_MAX_DELAY);
}

void OLED_WritePixel(int16_t x, int16_t y, uint8_t color)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	80fb      	strh	r3, [r7, #6]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	80bb      	strh	r3, [r7, #4]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	70fb      	strb	r3, [r7, #3]
    // 边界检查
    if (x >= OLED_WIDTH || x < 0 || y >= OLED_HEIGHT || y < 0)
 8000dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dd2:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dd4:	dc5e      	bgt.n	8000e94 <OLED_WritePixel+0xd8>
 8000dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	db5a      	blt.n	8000e94 <OLED_WritePixel+0xd8>
 8000dde:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000de2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000de4:	dc56      	bgt.n	8000e94 <OLED_WritePixel+0xd8>
 8000de6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	db52      	blt.n	8000e94 <OLED_WritePixel+0xd8>
        return;

    // 计算像素所在的字节位置
    uint16_t byte_index = x + (y / 8) * OLED_WIDTH;
 8000dee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	da00      	bge.n	8000df8 <OLED_WritePixel+0x3c>
 8000df6:	3307      	adds	r3, #7
 8000df8:	10db      	asrs	r3, r3, #3
 8000dfa:	b21b      	sxth	r3, r3
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	01db      	lsls	r3, r3, #7
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	4413      	add	r3, r2
 8000e06:	81fb      	strh	r3, [r7, #14]
    uint8_t bit_position = y % 8;
 8000e08:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e0c:	425a      	negs	r2, r3
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	f002 0207 	and.w	r2, r2, #7
 8000e16:	bf58      	it	pl
 8000e18:	4253      	negpl	r3, r2
 8000e1a:	b21b      	sxth	r3, r3
 8000e1c:	737b      	strb	r3, [r7, #13]
    uint8_t page = y / 8; // 计算所在页
 8000e1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	da00      	bge.n	8000e28 <OLED_WritePixel+0x6c>
 8000e26:	3307      	adds	r3, #7
 8000e28:	10db      	asrs	r3, r3, #3
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	733b      	strb	r3, [r7, #12]

    // 记录当前像素值
    uint8_t old_value = OLED_BackBuffer[byte_index];
 8000e2e:	89fb      	ldrh	r3, [r7, #14]
 8000e30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e32:	5cd3      	ldrb	r3, [r2, r3]
 8000e34:	72fb      	strb	r3, [r7, #11]

    if (color) // 如果需要点亮像素
 8000e36:	78fb      	ldrb	r3, [r7, #3]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00f      	beq.n	8000e5c <OLED_WritePixel+0xa0>
        OLED_BackBuffer[byte_index] |= (1 << bit_position);
 8000e3c:	89fb      	ldrh	r3, [r7, #14]
 8000e3e:	4a18      	ldr	r2, [pc, #96]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e40:	5cd3      	ldrb	r3, [r2, r3]
 8000e42:	b25a      	sxtb	r2, r3
 8000e44:	7b7b      	ldrb	r3, [r7, #13]
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4c:	b25b      	sxtb	r3, r3
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	b25a      	sxtb	r2, r3
 8000e52:	89fb      	ldrh	r3, [r7, #14]
 8000e54:	b2d1      	uxtb	r1, r2
 8000e56:	4a12      	ldr	r2, [pc, #72]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e58:	54d1      	strb	r1, [r2, r3]
 8000e5a:	e010      	b.n	8000e7e <OLED_WritePixel+0xc2>
    else // 如果需要熄灭像素
        OLED_BackBuffer[byte_index] &= ~(1 << bit_position);
 8000e5c:	89fb      	ldrh	r3, [r7, #14]
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	b25a      	sxtb	r2, r3
 8000e64:	7b7b      	ldrb	r3, [r7, #13]
 8000e66:	2101      	movs	r1, #1
 8000e68:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6c:	b25b      	sxtb	r3, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	b25b      	sxtb	r3, r3
 8000e72:	4013      	ands	r3, r2
 8000e74:	b25a      	sxtb	r2, r3
 8000e76:	89fb      	ldrh	r3, [r7, #14]
 8000e78:	b2d1      	uxtb	r1, r2
 8000e7a:	4a09      	ldr	r2, [pc, #36]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e7c:	54d1      	strb	r1, [r2, r3]

    // 如果像素值发生变化，标记该页为脏
    if (old_value != OLED_BackBuffer[byte_index])
 8000e7e:	89fb      	ldrh	r3, [r7, #14]
 8000e80:	4a07      	ldr	r2, [pc, #28]	@ (8000ea0 <OLED_WritePixel+0xe4>)
 8000e82:	5cd3      	ldrb	r3, [r2, r3]
 8000e84:	7afa      	ldrb	r2, [r7, #11]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d005      	beq.n	8000e96 <OLED_WritePixel+0xda>
    {
        oled_dirty_pages[page] = 1;
 8000e8a:	7b3b      	ldrb	r3, [r7, #12]
 8000e8c:	4a05      	ldr	r2, [pc, #20]	@ (8000ea4 <OLED_WritePixel+0xe8>)
 8000e8e:	2101      	movs	r1, #1
 8000e90:	54d1      	strb	r1, [r2, r3]
 8000e92:	e000      	b.n	8000e96 <OLED_WritePixel+0xda>
        return;
 8000e94:	bf00      	nop
    }
}
 8000e96:	3714      	adds	r7, #20
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	20000128 	.word	0x20000128
 8000ea4:	20000120 	.word	0x20000120

08000ea8 <OLED_SendCommand>:

void OLED_SendCommand(uint8_t command)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af02      	add	r7, sp, #8
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    data[0] = 0x00; // Co = 0, D/C# = 0
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	733b      	strb	r3, [r7, #12]
    data[1] = command;
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8000eba:	f107 020c 	add.w	r2, r7, #12
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	2178      	movs	r1, #120	@ 0x78
 8000ec8:	4803      	ldr	r0, [pc, #12]	@ (8000ed8 <OLED_SendCommand+0x30>)
 8000eca:	f002 fa71 	bl	80033b0 <HAL_I2C_Master_Transmit>
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	2000007c 	.word	0x2000007c

08000edc <OLED_Init>:
    OLED_UpdateDisplayVSync();
}

// 更新OLED初始化函数来使用双缓冲
void OLED_Init()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    HAL_Delay(100); // 等待OLED上电稳定
 8000ee0:	2064      	movs	r0, #100	@ 0x64
 8000ee2:	f001 fcf3 	bl	80028cc <HAL_Delay>

    // 初始化命令序列
    OLED_SendCommand(0xAE); // 关闭显示
 8000ee6:	20ae      	movs	r0, #174	@ 0xae
 8000ee8:	f7ff ffde 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xD5); // 设置显示时钟分频比/振荡器频率
 8000eec:	20d5      	movs	r0, #213	@ 0xd5
 8000eee:	f7ff ffdb 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x80); // 推荐值
 8000ef2:	2080      	movs	r0, #128	@ 0x80
 8000ef4:	f7ff ffd8 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xA8); // 设置多路复用比
 8000ef8:	20a8      	movs	r0, #168	@ 0xa8
 8000efa:	f7ff ffd5 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x3F); // 默认 0x3F (1/64 duty)
 8000efe:	203f      	movs	r0, #63	@ 0x3f
 8000f00:	f7ff ffd2 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xD3); // 设置显示偏移
 8000f04:	20d3      	movs	r0, #211	@ 0xd3
 8000f06:	f7ff ffcf 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 无偏移
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f7ff ffcc 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x40); // 设置显示开始行 (0x40-0x7F)
 8000f10:	2040      	movs	r0, #64	@ 0x40
 8000f12:	f7ff ffc9 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x8D); // 电荷泵设置
 8000f16:	208d      	movs	r0, #141	@ 0x8d
 8000f18:	f7ff ffc6 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x14); // 启用电荷泵
 8000f1c:	2014      	movs	r0, #20
 8000f1e:	f7ff ffc3 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x20); // 设置内存寻址模式
 8000f22:	2020      	movs	r0, #32
 8000f24:	f7ff ffc0 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 水平寻址模式
 8000f28:	2000      	movs	r0, #0
 8000f2a:	f7ff ffbd 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xA1); // 段重映射，列地址127映射到SEG0
 8000f2e:	20a1      	movs	r0, #161	@ 0xa1
 8000f30:	f7ff ffba 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xC8); // COM输出扫描方向，从COM[N-1]到COM0
 8000f34:	20c8      	movs	r0, #200	@ 0xc8
 8000f36:	f7ff ffb7 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xDA); // COM硬件配置
 8000f3a:	20da      	movs	r0, #218	@ 0xda
 8000f3c:	f7ff ffb4 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x12); // 交替COM配置，使能COM左/右重映射
 8000f40:	2012      	movs	r0, #18
 8000f42:	f7ff ffb1 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x81); // 设置对比度控制
 8000f46:	2081      	movs	r0, #129	@ 0x81
 8000f48:	f7ff ffae 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xCF); // 对比度值(0-255)
 8000f4c:	20cf      	movs	r0, #207	@ 0xcf
 8000f4e:	f7ff ffab 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xD9); // 设置预充电周期
 8000f52:	20d9      	movs	r0, #217	@ 0xd9
 8000f54:	f7ff ffa8 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xF1); // 第1和第2阶段的预充电周期
 8000f58:	20f1      	movs	r0, #241	@ 0xf1
 8000f5a:	f7ff ffa5 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xDB); // 设置VCOMH解除选择电平
 8000f5e:	20db      	movs	r0, #219	@ 0xdb
 8000f60:	f7ff ffa2 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x30); // 约0.83xVcc
 8000f64:	2030      	movs	r0, #48	@ 0x30
 8000f66:	f7ff ff9f 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xA4); // 显示RAM内容
 8000f6a:	20a4      	movs	r0, #164	@ 0xa4
 8000f6c:	f7ff ff9c 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0xA6); // 正常显示(非反显)
 8000f70:	20a6      	movs	r0, #166	@ 0xa6
 8000f72:	f7ff ff99 	bl	8000ea8 <OLED_SendCommand>
    OLED_SendCommand(0x2E); // 禁用滚动
 8000f76:	202e      	movs	r0, #46	@ 0x2e
 8000f78:	f7ff ff96 	bl	8000ea8 <OLED_SendCommand>

    // 初始化缓冲区
    OLED_InitBuffer();
 8000f7c:	f7ff fe4a 	bl	8000c14 <OLED_InitBuffer>

    // 清屏
    OLED_ClearBuffer();
 8000f80:	f7ff fe7c 	bl	8000c7c <OLED_ClearBuffer>

    // 开启显示
    OLED_SendCommand(0xAF);
 8000f84:	20af      	movs	r0, #175	@ 0xaf
 8000f86:	f7ff ff8f 	bl	8000ea8 <OLED_SendCommand>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <OLED_DisplayChar>:
    OLED_SendCommand(0x00 + (x & 0x0F));        // 设置低4位列地址
    OLED_SendCommand(0x10 + ((x >> 4) & 0x0F)); // 设置高4位列地址
}

void OLED_DisplayChar(int16_t x, int16_t y, char ch) //! UPDATEDISPLAY REQUIRED
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	@ 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	80fb      	strh	r3, [r7, #6]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	80bb      	strh	r3, [r7, #4]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	70fb      	strb	r3, [r7, #3]
    const uint8_t font_width = 6;
 8000fa2:	2306      	movs	r3, #6
 8000fa4:	773b      	strb	r3, [r7, #28]
    const uint8_t font_height = 8;
 8000fa6:	2308      	movs	r3, #8
 8000fa8:	76fb      	strb	r3, [r7, #27]

    if (ch < 32)
 8000faa:	78fb      	ldrb	r3, [r7, #3]
 8000fac:	2b1f      	cmp	r3, #31
 8000fae:	f240 80a8 	bls.w	8001102 <OLED_DisplayChar+0x172>
        return;

    uint8_t c = ch - 32;
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	3b20      	subs	r3, #32
 8000fb6:	76bb      	strb	r3, [r7, #26]

    uint8_t start_page = (y >= 0) ? (y / 8) : 0;
 8000fb8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	db08      	blt.n	8000fd2 <OLED_DisplayChar+0x42>
 8000fc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	da00      	bge.n	8000fca <OLED_DisplayChar+0x3a>
 8000fc8:	3307      	adds	r3, #7
 8000fca:	10db      	asrs	r3, r3, #3
 8000fcc:	b21b      	sxth	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	e000      	b.n	8000fd4 <OLED_DisplayChar+0x44>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	767b      	strb	r3, [r7, #25]
    uint8_t end_page = ((y + font_height - 1) < OLED_HEIGHT) ? ((y + font_height - 1) / 8) : (OLED_HEIGHT / 8 - 1);
 8000fd6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000fda:	7efb      	ldrb	r3, [r7, #27]
 8000fdc:	4413      	add	r3, r2
 8000fde:	2b40      	cmp	r3, #64	@ 0x40
 8000fe0:	dc0a      	bgt.n	8000ff8 <OLED_DisplayChar+0x68>
 8000fe2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000fe6:	7efb      	ldrb	r3, [r7, #27]
 8000fe8:	4413      	add	r3, r2
 8000fea:	3b01      	subs	r3, #1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	da00      	bge.n	8000ff2 <OLED_DisplayChar+0x62>
 8000ff0:	3307      	adds	r3, #7
 8000ff2:	10db      	asrs	r3, r3, #3
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	e000      	b.n	8000ffa <OLED_DisplayChar+0x6a>
 8000ff8:	2307      	movs	r3, #7
 8000ffa:	763b      	strb	r3, [r7, #24]

    extern volatile uint8_t oled_dirty_pages[];
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8000ffc:	7e7b      	ldrb	r3, [r7, #25]
 8000ffe:	77fb      	strb	r3, [r7, #31]
 8001000:	e006      	b.n	8001010 <OLED_DisplayChar+0x80>
    {
        oled_dirty_pages[page] = 1;
 8001002:	7ffb      	ldrb	r3, [r7, #31]
 8001004:	4a42      	ldr	r2, [pc, #264]	@ (8001110 <OLED_DisplayChar+0x180>)
 8001006:	2101      	movs	r1, #1
 8001008:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 800100a:	7ffb      	ldrb	r3, [r7, #31]
 800100c:	3301      	adds	r3, #1
 800100e:	77fb      	strb	r3, [r7, #31]
 8001010:	7ffa      	ldrb	r2, [r7, #31]
 8001012:	7e3b      	ldrb	r3, [r7, #24]
 8001014:	429a      	cmp	r2, r3
 8001016:	d802      	bhi.n	800101e <OLED_DisplayChar+0x8e>
 8001018:	7ffb      	ldrb	r3, [r7, #31]
 800101a:	2b07      	cmp	r3, #7
 800101c:	d9f1      	bls.n	8001002 <OLED_DisplayChar+0x72>
    }
    // 按列渲染
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800101e:	2300      	movs	r3, #0
 8001020:	77bb      	strb	r3, [r7, #30]
 8001022:	e069      	b.n	80010f8 <OLED_DisplayChar+0x168>
    {
        int16_t screen_x = x + char_col;
 8001024:	7fbb      	ldrb	r3, [r7, #30]
 8001026:	b29a      	uxth	r2, r3
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	4413      	add	r3, r2
 800102c:	b29b      	uxth	r3, r3
 800102e:	82fb      	strh	r3, [r7, #22]
        if (screen_x < 0 || screen_x >= OLED_WIDTH)
 8001030:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001034:	2b00      	cmp	r3, #0
 8001036:	db5b      	blt.n	80010f0 <OLED_DisplayChar+0x160>
 8001038:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800103c:	2b7f      	cmp	r3, #127	@ 0x7f
 800103e:	dc57      	bgt.n	80010f0 <OLED_DisplayChar+0x160>
            continue;

        if ((c * font_width + char_col) >= sizeof(OLED_FONT_6x8))
 8001040:	7ebb      	ldrb	r3, [r7, #26]
 8001042:	7f3a      	ldrb	r2, [r7, #28]
 8001044:	fb03 f202 	mul.w	r2, r3, r2
 8001048:	7fbb      	ldrb	r3, [r7, #30]
 800104a:	4413      	add	r3, r2
 800104c:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8001050:	d259      	bcs.n	8001106 <OLED_DisplayChar+0x176>
            break;
        uint8_t font_data_col = OLED_FONT_6x8[c * font_width + char_col];
 8001052:	7ebb      	ldrb	r3, [r7, #26]
 8001054:	7f3a      	ldrb	r2, [r7, #28]
 8001056:	fb03 f202 	mul.w	r2, r3, r2
 800105a:	7fbb      	ldrb	r3, [r7, #30]
 800105c:	4413      	add	r3, r2
 800105e:	4a2d      	ldr	r2, [pc, #180]	@ (8001114 <OLED_DisplayChar+0x184>)
 8001060:	5cd3      	ldrb	r3, [r2, r3]
 8001062:	757b      	strb	r3, [r7, #21]

        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 8001064:	2300      	movs	r3, #0
 8001066:	777b      	strb	r3, [r7, #29]
 8001068:	e03d      	b.n	80010e6 <OLED_DisplayChar+0x156>
        {
            int16_t screen_y = y + char_row_bit;
 800106a:	7f7b      	ldrb	r3, [r7, #29]
 800106c:	b29a      	uxth	r2, r3
 800106e:	88bb      	ldrh	r3, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	b29b      	uxth	r3, r3
 8001074:	827b      	strh	r3, [r7, #18]
            if (screen_y < 0 || screen_y >= OLED_HEIGHT)
 8001076:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800107a:	2b00      	cmp	r3, #0
 800107c:	db2f      	blt.n	80010de <OLED_DisplayChar+0x14e>
 800107e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001082:	2b3f      	cmp	r3, #63	@ 0x3f
 8001084:	dc2b      	bgt.n	80010de <OLED_DisplayChar+0x14e>
                continue;

            if ((font_data_col >> char_row_bit) & 0x01)
 8001086:	7d7a      	ldrb	r2, [r7, #21]
 8001088:	7f7b      	ldrb	r3, [r7, #29]
 800108a:	fa42 f303 	asr.w	r3, r2, r3
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	2b00      	cmp	r3, #0
 8001094:	d024      	beq.n	80010e0 <OLED_DisplayChar+0x150>
            {
                uint8_t page = (uint8_t)screen_y / 8;
 8001096:	8a7b      	ldrh	r3, [r7, #18]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	08db      	lsrs	r3, r3, #3
 800109c:	747b      	strb	r3, [r7, #17]
                uint8_t bit_offset_in_page = (uint8_t)screen_y % 8;
 800109e:	8a7b      	ldrh	r3, [r7, #18]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	743b      	strb	r3, [r7, #16]
                uint16_t buffer_index = (uint16_t)screen_x + page * OLED_WIDTH;
 80010a8:	7c7b      	ldrb	r3, [r7, #17]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	01db      	lsls	r3, r3, #7
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	8afb      	ldrh	r3, [r7, #22]
 80010b2:	4413      	add	r3, r2
 80010b4:	81fb      	strh	r3, [r7, #14]

                if (buffer_index < sizeof(OLED_BackBuffer))
 80010b6:	89fb      	ldrh	r3, [r7, #14]
 80010b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010bc:	d210      	bcs.n	80010e0 <OLED_DisplayChar+0x150>
                {
                    OLED_BackBuffer[buffer_index] |= (1 << bit_offset_in_page);
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	4a15      	ldr	r2, [pc, #84]	@ (8001118 <OLED_DisplayChar+0x188>)
 80010c2:	5cd3      	ldrb	r3, [r2, r3]
 80010c4:	b25a      	sxtb	r2, r3
 80010c6:	7c3b      	ldrb	r3, [r7, #16]
 80010c8:	2101      	movs	r1, #1
 80010ca:	fa01 f303 	lsl.w	r3, r1, r3
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b25a      	sxtb	r2, r3
 80010d4:	89fb      	ldrh	r3, [r7, #14]
 80010d6:	b2d1      	uxtb	r1, r2
 80010d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001118 <OLED_DisplayChar+0x188>)
 80010da:	54d1      	strb	r1, [r2, r3]
 80010dc:	e000      	b.n	80010e0 <OLED_DisplayChar+0x150>
                continue;
 80010de:	bf00      	nop
        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 80010e0:	7f7b      	ldrb	r3, [r7, #29]
 80010e2:	3301      	adds	r3, #1
 80010e4:	777b      	strb	r3, [r7, #29]
 80010e6:	7f7a      	ldrb	r2, [r7, #29]
 80010e8:	7efb      	ldrb	r3, [r7, #27]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3bd      	bcc.n	800106a <OLED_DisplayChar+0xda>
 80010ee:	e000      	b.n	80010f2 <OLED_DisplayChar+0x162>
            continue;
 80010f0:	bf00      	nop
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 80010f2:	7fbb      	ldrb	r3, [r7, #30]
 80010f4:	3301      	adds	r3, #1
 80010f6:	77bb      	strb	r3, [r7, #30]
 80010f8:	7fba      	ldrb	r2, [r7, #30]
 80010fa:	7f3b      	ldrb	r3, [r7, #28]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d391      	bcc.n	8001024 <OLED_DisplayChar+0x94>
 8001100:	e002      	b.n	8001108 <OLED_DisplayChar+0x178>
        return;
 8001102:	bf00      	nop
 8001104:	e000      	b.n	8001108 <OLED_DisplayChar+0x178>
            break;
 8001106:	bf00      	nop
                }
            }
        }
    }
}
 8001108:	3724      	adds	r7, #36	@ 0x24
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	20000120 	.word	0x20000120
 8001114:	08007008 	.word	0x08007008
 8001118:	20000128 	.word	0x20000128

0800111c <OLED_DisplayString>:
        }
    }
}

void OLED_DisplayString(int16_t x, int16_t y, char *str) //! UPDATEDISPLAY REQUIRED
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	603a      	str	r2, [r7, #0]
 8001126:	80fb      	strh	r3, [r7, #6]
 8001128:	460b      	mov	r3, r1
 800112a:	80bb      	strh	r3, [r7, #4]
    uint8_t j = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	73fb      	strb	r3, [r7, #15]
    const uint8_t font_width = 6;
 8001130:	2306      	movs	r3, #6
 8001132:	73bb      	strb	r3, [r7, #14]
    const uint8_t font_height = 8;
 8001134:	2308      	movs	r3, #8
 8001136:	737b      	strb	r3, [r7, #13]

    if (y >= OLED_HEIGHT || (y + font_height - 1) < 0)
 8001138:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800113c:	2b3f      	cmp	r3, #63	@ 0x3f
 800113e:	dc34      	bgt.n	80011aa <OLED_DisplayString+0x8e>
 8001140:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001144:	7b7b      	ldrb	r3, [r7, #13]
 8001146:	4413      	add	r3, r2
 8001148:	2b00      	cmp	r3, #0
 800114a:	dd2e      	ble.n	80011aa <OLED_DisplayString+0x8e>
    {
        return;
    }

    int16_t current_char_x;
    while (str[j] != '\0')
 800114c:	e026      	b.n	800119c <OLED_DisplayString+0x80>
    {
        current_char_x = x + (j * font_width);
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	b29b      	uxth	r3, r3
 8001152:	7bba      	ldrb	r2, [r7, #14]
 8001154:	b292      	uxth	r2, r2
 8001156:	fb02 f303 	mul.w	r3, r2, r3
 800115a:	b29a      	uxth	r2, r3
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	4413      	add	r3, r2
 8001160:	b29b      	uxth	r3, r3
 8001162:	817b      	strh	r3, [r7, #10]
        if (current_char_x >= OLED_WIDTH)
 8001164:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001168:	2b7f      	cmp	r3, #127	@ 0x7f
 800116a:	dc20      	bgt.n	80011ae <OLED_DisplayString+0x92>
        {
            break;
        }
        if ((current_char_x + font_width - 1) < 0)
 800116c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	4413      	add	r3, r2
 8001174:	2b00      	cmp	r3, #0
 8001176:	dc03      	bgt.n	8001180 <OLED_DisplayString+0x64>
        {
            j++;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	3301      	adds	r3, #1
 800117c:	73fb      	strb	r3, [r7, #15]
            continue;
 800117e:	e00d      	b.n	800119c <OLED_DisplayString+0x80>
        }
        OLED_DisplayChar(current_char_x, y, str[j]);
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	4413      	add	r3, r2
 8001186:	781a      	ldrb	r2, [r3, #0]
 8001188:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800118c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fefd 	bl	8000f90 <OLED_DisplayChar>
        j++;
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	3301      	adds	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
    while (str[j] != '\0')
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	4413      	add	r3, r2
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1d2      	bne.n	800114e <OLED_DisplayString+0x32>
 80011a8:	e002      	b.n	80011b0 <OLED_DisplayString+0x94>
        return;
 80011aa:	bf00      	nop
 80011ac:	e000      	b.n	80011b0 <OLED_DisplayString+0x94>
            break;
 80011ae:	bf00      	nop
    }
}
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <OLED_DisplayInteger>:
        j++;
    }
}

void OLED_DisplayInteger(int16_t x, int16_t y, int number) //! UPDATEDISPLAY REQUIRED
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	603a      	str	r2, [r7, #0]
 80011c2:	80fb      	strh	r3, [r7, #6]
 80011c4:	460b      	mov	r3, r1
 80011c6:	80bb      	strh	r3, [r7, #4]
    char str[12];
    sprintf(str, "%d", number);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	4908      	ldr	r1, [pc, #32]	@ (80011f0 <OLED_DisplayInteger+0x38>)
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 fff7 	bl	80051c4 <siprintf>
    OLED_DisplayString(x, y, str);
 80011d6:	f107 020c 	add.w	r2, r7, #12
 80011da:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff9a 	bl	800111c <OLED_DisplayString>
}
 80011e8:	bf00      	nop
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	08006ff4 	.word	0x08006ff4

080011f4 <OLED_EnableDiffMode>:
    }
}

// 启用差分更新模式
void OLED_EnableDiffMode(uint8_t enable)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
    diff_mode_enabled = enable;
 80011fe:	4a09      	ldr	r2, [pc, #36]	@ (8001224 <OLED_EnableDiffMode+0x30>)
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	7013      	strb	r3, [r2, #0]
    if (enable)
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d008      	beq.n	800121c <OLED_EnableDiffMode+0x28>
    {
        memcpy(OLED_PrevBuffer, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES);
 800120a:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <OLED_EnableDiffMode+0x34>)
 800120c:	4b07      	ldr	r3, [pc, #28]	@ (800122c <OLED_EnableDiffMode+0x38>)
 800120e:	4610      	mov	r0, r2
 8001210:	4619      	mov	r1, r3
 8001212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001216:	461a      	mov	r2, r3
 8001218:	f004 f82a 	bl	8005270 <memcpy>
    }
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000d2c 	.word	0x20000d2c
 8001228:	2000092c 	.word	0x2000092c
 800122c:	20000128 	.word	0x20000128

08001230 <OLED_EnableFastUpdate>:

// 设置快速更新模式
void OLED_EnableFastUpdate(uint8_t enable)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
    fast_update_enabled = enable;
 800123a:	4a04      	ldr	r2, [pc, #16]	@ (800124c <OLED_EnableFastUpdate+0x1c>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	7013      	strb	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000000 	.word	0x20000000

08001250 <EaseLinear>:
#include "stdint.h" // 添加 stdint.h 以支持标准整数类型
#include "oled_ui.h"
#pragma region TWEENS // 动画缓动函数全部在这里定义

static float EaseLinear(float t)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
    return t;
 8001258:	687b      	ldr	r3, [r7, #4]
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <EaseInQuad>:

static float EaseInQuad(float t)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    return t * t;
 800126c:	6879      	ldr	r1, [r7, #4]
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff f87a 	bl	8000368 <__aeabi_fmul>
 8001274:	4603      	mov	r3, r0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <EaseOutQuad>:

static float EaseOutQuad(float t)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
    return t * (2 - t);
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800128c:	f7fe ff62 	bl	8000154 <__aeabi_fsub>
 8001290:	4603      	mov	r3, r0
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f867 	bl	8000368 <__aeabi_fmul>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <EaseInOutQuad>:

static float EaseInOutQuad(float t)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    return t < 0.5f ? 2 * t * t : -1 + (4 - 2 * t) * t;
 80012ac:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff f9f7 	bl	80006a4 <__aeabi_fcmplt>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d00b      	beq.n	80012d4 <EaseInOutQuad+0x30>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4619      	mov	r1, r3
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7fe ff49 	bl	8000158 <__addsf3>
 80012c6:	4603      	mov	r3, r0
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f84c 	bl	8000368 <__aeabi_fmul>
 80012d0:	4603      	mov	r3, r0
 80012d2:	e016      	b.n	8001302 <EaseInOutQuad+0x5e>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4619      	mov	r1, r3
 80012d8:	4618      	mov	r0, r3
 80012da:	f7fe ff3d 	bl	8000158 <__addsf3>
 80012de:	4603      	mov	r3, r0
 80012e0:	4619      	mov	r1, r3
 80012e2:	f04f 4081 	mov.w	r0, #1082130432	@ 0x40800000
 80012e6:	f7fe ff35 	bl	8000154 <__aeabi_fsub>
 80012ea:	4603      	mov	r3, r0
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f83a 	bl	8000368 <__aeabi_fmul>
 80012f4:	4603      	mov	r3, r0
 80012f6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7fe ff2a 	bl	8000154 <__aeabi_fsub>
 8001300:	4603      	mov	r3, r0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <EaseInCubic>:

static float EaseInCubic(float t)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
    return t * t * t;
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff f827 	bl	8000368 <__aeabi_fmul>
 800131a:	4603      	mov	r3, r0
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f822 	bl	8000368 <__aeabi_fmul>
 8001324:	4603      	mov	r3, r0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <EaseOutCubic>:

static float EaseOutCubic(float t)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b084      	sub	sp, #16
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
    float t1 = t - 1;
 8001336:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7fe ff0a 	bl	8000154 <__aeabi_fsub>
 8001340:	4603      	mov	r3, r0
 8001342:	60fb      	str	r3, [r7, #12]
    return t1 * t1 * t1 + 1;
 8001344:	68f9      	ldr	r1, [r7, #12]
 8001346:	68f8      	ldr	r0, [r7, #12]
 8001348:	f7ff f80e 	bl	8000368 <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	68f9      	ldr	r1, [r7, #12]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f809 	bl	8000368 <__aeabi_fmul>
 8001356:	4603      	mov	r3, r0
 8001358:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800135c:	4618      	mov	r0, r3
 800135e:	f7fe fefb 	bl	8000158 <__addsf3>
 8001362:	4603      	mov	r3, r0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <EaseInOutCubic>:

static float EaseInOutCubic(float t)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
    return t < 0.5f ? 4 * t * t * t : (t - 1) * (2 * t - 2) * (2 * t - 2) + 1;
 8001374:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff f993 	bl	80006a4 <__aeabi_fcmplt>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d010      	beq.n	80013a6 <EaseInOutCubic+0x3a>
 8001384:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7fe ffed 	bl	8000368 <__aeabi_fmul>
 800138e:	4603      	mov	r3, r0
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	4618      	mov	r0, r3
 8001394:	f7fe ffe8 	bl	8000368 <__aeabi_fmul>
 8001398:	4603      	mov	r3, r0
 800139a:	6879      	ldr	r1, [r7, #4]
 800139c:	4618      	mov	r0, r3
 800139e:	f7fe ffe3 	bl	8000368 <__aeabi_fmul>
 80013a2:	4603      	mov	r3, r0
 80013a4:	e02f      	b.n	8001406 <EaseInOutCubic+0x9a>
 80013a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7fe fed2 	bl	8000154 <__aeabi_fsub>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461c      	mov	r4, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4619      	mov	r1, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7fe fecd 	bl	8000158 <__addsf3>
 80013be:	4603      	mov	r3, r0
 80013c0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7fe fec5 	bl	8000154 <__aeabi_fsub>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4619      	mov	r1, r3
 80013ce:	4620      	mov	r0, r4
 80013d0:	f7fe ffca 	bl	8000368 <__aeabi_fmul>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461c      	mov	r4, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4619      	mov	r1, r3
 80013dc:	4618      	mov	r0, r3
 80013de:	f7fe febb 	bl	8000158 <__addsf3>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7fe feb3 	bl	8000154 <__aeabi_fsub>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4619      	mov	r1, r3
 80013f2:	4620      	mov	r0, r4
 80013f4:	f7fe ffb8 	bl	8000368 <__aeabi_fmul>
 80013f8:	4603      	mov	r3, r0
 80013fa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80013fe:	4618      	mov	r0, r3
 8001400:	f7fe feaa 	bl	8000158 <__addsf3>
 8001404:	4603      	mov	r3, r0
}
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bd90      	pop	{r4, r7, pc}
	...

08001410 <EaseInExpo>:

// 在现有EaseType_t枚举中添加这些新类型
// 指数缓动
static float EaseInExpo(float t)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    return (t == 0) ? 0 : powf(2, 10 * (t - 1));
 8001418:	f04f 0100 	mov.w	r1, #0
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff f937 	bl	8000690 <__aeabi_fcmpeq>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d111      	bne.n	800144c <EaseInExpo+0x3c>
 8001428:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7fe fe91 	bl	8000154 <__aeabi_fsub>
 8001432:	4603      	mov	r3, r0
 8001434:	4908      	ldr	r1, [pc, #32]	@ (8001458 <EaseInExpo+0x48>)
 8001436:	4618      	mov	r0, r3
 8001438:	f7fe ff96 	bl	8000368 <__aeabi_fmul>
 800143c:	4603      	mov	r3, r0
 800143e:	4619      	mov	r1, r3
 8001440:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001444:	f004 fb6e 	bl	8005b24 <powf>
 8001448:	4603      	mov	r3, r0
 800144a:	e001      	b.n	8001450 <EaseInExpo+0x40>
 800144c:	f04f 0300 	mov.w	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	41200000 	.word	0x41200000

0800145c <EaseOutExpo>:

static float EaseOutExpo(float t)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
    return (t == 1) ? 1 : (1 - powf(2, -10 * t));
 8001464:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff f911 	bl	8000690 <__aeabi_fcmpeq>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d111      	bne.n	8001498 <EaseOutExpo+0x3c>
 8001474:	490b      	ldr	r1, [pc, #44]	@ (80014a4 <EaseOutExpo+0x48>)
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7fe ff76 	bl	8000368 <__aeabi_fmul>
 800147c:	4603      	mov	r3, r0
 800147e:	4619      	mov	r1, r3
 8001480:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001484:	f004 fb4e 	bl	8005b24 <powf>
 8001488:	4603      	mov	r3, r0
 800148a:	4619      	mov	r1, r3
 800148c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001490:	f7fe fe60 	bl	8000154 <__aeabi_fsub>
 8001494:	4603      	mov	r3, r0
 8001496:	e001      	b.n	800149c <EaseOutExpo+0x40>
 8001498:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 800149c:	4618      	mov	r0, r3
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	c1200000 	.word	0xc1200000

080014a8 <EaseInOutExpo>:

static float EaseInOutExpo(float t)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
    if (t == 0)
 80014b0:	f04f 0100 	mov.w	r1, #0
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff f8eb 	bl	8000690 <__aeabi_fcmpeq>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d002      	beq.n	80014c6 <EaseInOutExpo+0x1e>
        return 0;
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	e045      	b.n	8001552 <EaseInOutExpo+0xaa>
    if (t == 1)
 80014c6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff f8e0 	bl	8000690 <__aeabi_fcmpeq>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <EaseInOutExpo+0x34>
        return 1;
 80014d6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014da:	e03a      	b.n	8001552 <EaseInOutExpo+0xaa>
    if (t < 0.5f)
 80014dc:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff f8df 	bl	80006a4 <__aeabi_fcmplt>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d016      	beq.n	800151a <EaseInOutExpo+0x72>
        return powf(2, 20 * t - 10) / 2;
 80014ec:	491b      	ldr	r1, [pc, #108]	@ (800155c <EaseInOutExpo+0xb4>)
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7fe ff3a 	bl	8000368 <__aeabi_fmul>
 80014f4:	4603      	mov	r3, r0
 80014f6:	491a      	ldr	r1, [pc, #104]	@ (8001560 <EaseInOutExpo+0xb8>)
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7fe fe2b 	bl	8000154 <__aeabi_fsub>
 80014fe:	4603      	mov	r3, r0
 8001500:	4619      	mov	r1, r3
 8001502:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001506:	f004 fb0d 	bl	8005b24 <powf>
 800150a:	4603      	mov	r3, r0
 800150c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001510:	4618      	mov	r0, r3
 8001512:	f7fe ffdd 	bl	80004d0 <__aeabi_fdiv>
 8001516:	4603      	mov	r3, r0
 8001518:	e01b      	b.n	8001552 <EaseInOutExpo+0xaa>
    return (2 - powf(2, -20 * t + 10)) / 2;
 800151a:	4912      	ldr	r1, [pc, #72]	@ (8001564 <EaseInOutExpo+0xbc>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7fe ff23 	bl	8000368 <__aeabi_fmul>
 8001522:	4603      	mov	r3, r0
 8001524:	490e      	ldr	r1, [pc, #56]	@ (8001560 <EaseInOutExpo+0xb8>)
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe fe16 	bl	8000158 <__addsf3>
 800152c:	4603      	mov	r3, r0
 800152e:	4619      	mov	r1, r3
 8001530:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001534:	f004 faf6 	bl	8005b24 <powf>
 8001538:	4603      	mov	r3, r0
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001540:	f7fe fe08 	bl	8000154 <__aeabi_fsub>
 8001544:	4603      	mov	r3, r0
 8001546:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe ffc0 	bl	80004d0 <__aeabi_fdiv>
 8001550:	4603      	mov	r3, r0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	41a00000 	.word	0x41a00000
 8001560:	41200000 	.word	0x41200000
 8001564:	c1a00000 	.word	0xc1a00000

08001568 <EaseInCirc>:

// 圆形曲线缓动
static float EaseInCirc(float t)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    return 1 - sqrtf(1 - t * t);
 8001570:	6879      	ldr	r1, [r7, #4]
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7fe fef8 	bl	8000368 <__aeabi_fmul>
 8001578:	4603      	mov	r3, r0
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001580:	f7fe fde8 	bl	8000154 <__aeabi_fsub>
 8001584:	4603      	mov	r3, r0
 8001586:	4618      	mov	r0, r3
 8001588:	f004 fb19 	bl	8005bbe <sqrtf>
 800158c:	4603      	mov	r3, r0
 800158e:	4619      	mov	r1, r3
 8001590:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001594:	f7fe fdde 	bl	8000154 <__aeabi_fsub>
 8001598:	4603      	mov	r3, r0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <EaseOutCirc>:

static float EaseOutCirc(float t)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
    return sqrtf(1 - powf(t - 1, 2));
 80015aa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe fdd0 	bl	8000154 <__aeabi_fsub>
 80015b4:	4603      	mov	r3, r0
 80015b6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 fab2 	bl	8005b24 <powf>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4619      	mov	r1, r3
 80015c4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80015c8:	f7fe fdc4 	bl	8000154 <__aeabi_fsub>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f004 faf5 	bl	8005bbe <sqrtf>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <EaseInOutCirc>:

static float EaseInOutCirc(float t)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
    if (t < 0.5f)
 80015e6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff f85a 	bl	80006a4 <__aeabi_fcmplt>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d022      	beq.n	800163c <EaseInOutCirc+0x5e>
        return (1 - sqrtf(1 - powf(2 * t, 2))) / 2;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4619      	mov	r1, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe fdac 	bl	8000158 <__addsf3>
 8001600:	4603      	mov	r3, r0
 8001602:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001606:	4618      	mov	r0, r3
 8001608:	f004 fa8c 	bl	8005b24 <powf>
 800160c:	4603      	mov	r3, r0
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001614:	f7fe fd9e 	bl	8000154 <__aeabi_fsub>
 8001618:	4603      	mov	r3, r0
 800161a:	4618      	mov	r0, r3
 800161c:	f004 facf 	bl	8005bbe <sqrtf>
 8001620:	4603      	mov	r3, r0
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001628:	f7fe fd94 	bl	8000154 <__aeabi_fsub>
 800162c:	4603      	mov	r3, r0
 800162e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe ff4c 	bl	80004d0 <__aeabi_fdiv>
 8001638:	4603      	mov	r3, r0
 800163a:	e027      	b.n	800168c <EaseInOutCirc+0xae>
    return (sqrtf(1 - powf(-2 * t + 2, 2)) + 1) / 2;
 800163c:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7fe fe91 	bl	8000368 <__aeabi_fmul>
 8001646:	4603      	mov	r3, r0
 8001648:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe fd83 	bl	8000158 <__addsf3>
 8001652:	4603      	mov	r3, r0
 8001654:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001658:	4618      	mov	r0, r3
 800165a:	f004 fa63 	bl	8005b24 <powf>
 800165e:	4603      	mov	r3, r0
 8001660:	4619      	mov	r1, r3
 8001662:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001666:	f7fe fd75 	bl	8000154 <__aeabi_fsub>
 800166a:	4603      	mov	r3, r0
 800166c:	4618      	mov	r0, r3
 800166e:	f004 faa6 	bl	8005bbe <sqrtf>
 8001672:	4603      	mov	r3, r0
 8001674:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe fd6d 	bl	8000158 <__addsf3>
 800167e:	4603      	mov	r3, r0
 8001680:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe ff23 	bl	80004d0 <__aeabi_fdiv>
 800168a:	4603      	mov	r3, r0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <EaseInElastic>:

// 弹性缓动
static float EaseInElastic(float t)
{
 8001694:	b590      	push	{r4, r7, lr}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
    const float c4 = (2 * 3.14159f) / 3;
 800169c:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <EaseInElastic+0x94>)
 800169e:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 80016a0:	f04f 0100 	mov.w	r1, #0
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7fe fff3 	bl	8000690 <__aeabi_fcmpeq>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d002      	beq.n	80016b6 <EaseInElastic+0x22>
        return 0;
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e034      	b.n	8001720 <EaseInElastic+0x8c>
    if (t == 1)
 80016b6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7fe ffe8 	bl	8000690 <__aeabi_fcmpeq>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d002      	beq.n	80016cc <EaseInElastic+0x38>
        return 1;
 80016c6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80016ca:	e029      	b.n	8001720 <EaseInElastic+0x8c>
    return -powf(2, 10 * t - 10) * sinf((t * 10 - 10.75f) * c4);
 80016cc:	4917      	ldr	r1, [pc, #92]	@ (800172c <EaseInElastic+0x98>)
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7fe fe4a 	bl	8000368 <__aeabi_fmul>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4915      	ldr	r1, [pc, #84]	@ (800172c <EaseInElastic+0x98>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fd3b 	bl	8000154 <__aeabi_fsub>
 80016de:	4603      	mov	r3, r0
 80016e0:	4619      	mov	r1, r3
 80016e2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80016e6:	f004 fa1d 	bl	8005b24 <powf>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80016f0:	490e      	ldr	r1, [pc, #56]	@ (800172c <EaseInElastic+0x98>)
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7fe fe38 	bl	8000368 <__aeabi_fmul>
 80016f8:	4603      	mov	r3, r0
 80016fa:	490d      	ldr	r1, [pc, #52]	@ (8001730 <EaseInElastic+0x9c>)
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe fd29 	bl	8000154 <__aeabi_fsub>
 8001702:	4603      	mov	r3, r0
 8001704:	68f9      	ldr	r1, [r7, #12]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe fe2e 	bl	8000368 <__aeabi_fmul>
 800170c:	4603      	mov	r3, r0
 800170e:	4618      	mov	r0, r3
 8001710:	f004 faa8 	bl	8005c64 <sinf>
 8001714:	4603      	mov	r3, r0
 8001716:	4619      	mov	r1, r3
 8001718:	4620      	mov	r0, r4
 800171a:	f7fe fe25 	bl	8000368 <__aeabi_fmul>
 800171e:	4603      	mov	r3, r0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	bd90      	pop	{r4, r7, pc}
 8001728:	40060a8b 	.word	0x40060a8b
 800172c:	41200000 	.word	0x41200000
 8001730:	412c0000 	.word	0x412c0000

08001734 <EaseOutElastic>:

static float EaseOutElastic(float t)
{
 8001734:	b590      	push	{r4, r7, lr}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
    const float c4 = (2 * 3.14159f) / 3;
 800173c:	4b22      	ldr	r3, [pc, #136]	@ (80017c8 <EaseOutElastic+0x94>)
 800173e:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 8001740:	f04f 0100 	mov.w	r1, #0
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7fe ffa3 	bl	8000690 <__aeabi_fcmpeq>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d002      	beq.n	8001756 <EaseOutElastic+0x22>
        return 0;
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	e034      	b.n	80017c0 <EaseOutElastic+0x8c>
    if (t == 1)
 8001756:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7fe ff98 	bl	8000690 <__aeabi_fcmpeq>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <EaseOutElastic+0x38>
        return 1;
 8001766:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800176a:	e029      	b.n	80017c0 <EaseOutElastic+0x8c>
    return powf(2, -10 * t) * sinf((t * 10 - 0.75f) * c4) + 1;
 800176c:	4917      	ldr	r1, [pc, #92]	@ (80017cc <EaseOutElastic+0x98>)
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7fe fdfa 	bl	8000368 <__aeabi_fmul>
 8001774:	4603      	mov	r3, r0
 8001776:	4619      	mov	r1, r3
 8001778:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800177c:	f004 f9d2 	bl	8005b24 <powf>
 8001780:	4604      	mov	r4, r0
 8001782:	4913      	ldr	r1, [pc, #76]	@ (80017d0 <EaseOutElastic+0x9c>)
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7fe fdef 	bl	8000368 <__aeabi_fmul>
 800178a:	4603      	mov	r3, r0
 800178c:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fcdf 	bl	8000154 <__aeabi_fsub>
 8001796:	4603      	mov	r3, r0
 8001798:	68f9      	ldr	r1, [r7, #12]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fde4 	bl	8000368 <__aeabi_fmul>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f004 fa5e 	bl	8005c64 <sinf>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4619      	mov	r1, r3
 80017ac:	4620      	mov	r0, r4
 80017ae:	f7fe fddb 	bl	8000368 <__aeabi_fmul>
 80017b2:	4603      	mov	r3, r0
 80017b4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fccd 	bl	8000158 <__addsf3>
 80017be:	4603      	mov	r3, r0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd90      	pop	{r4, r7, pc}
 80017c8:	40060a8b 	.word	0x40060a8b
 80017cc:	c1200000 	.word	0xc1200000
 80017d0:	41200000 	.word	0x41200000

080017d4 <EaseInOutElastic>:

static float EaseInOutElastic(float t)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
    const float c5 = (2 * 3.14159f) / 4.5f;
 80017dc:	4b44      	ldr	r3, [pc, #272]	@ (80018f0 <EaseInOutElastic+0x11c>)
 80017de:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 80017e0:	f04f 0100 	mov.w	r1, #0
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7fe ff53 	bl	8000690 <__aeabi_fcmpeq>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <EaseInOutElastic+0x22>
        return 0;
 80017f0:	f04f 0300 	mov.w	r3, #0
 80017f4:	e077      	b.n	80018e6 <EaseInOutElastic+0x112>
    if (t == 1)
 80017f6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7fe ff48 	bl	8000690 <__aeabi_fcmpeq>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d002      	beq.n	800180c <EaseInOutElastic+0x38>
        return 1;
 8001806:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800180a:	e06c      	b.n	80018e6 <EaseInOutElastic+0x112>
    if (t < 0.5f)
 800180c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7fe ff47 	bl	80006a4 <__aeabi_fcmplt>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d030      	beq.n	800187e <EaseInOutElastic+0xaa>
        return -(powf(2, 20 * t - 10) * sinf((20 * t - 11.125f) * c5)) / 2;
 800181c:	4935      	ldr	r1, [pc, #212]	@ (80018f4 <EaseInOutElastic+0x120>)
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe fda2 	bl	8000368 <__aeabi_fmul>
 8001824:	4603      	mov	r3, r0
 8001826:	4934      	ldr	r1, [pc, #208]	@ (80018f8 <EaseInOutElastic+0x124>)
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fc93 	bl	8000154 <__aeabi_fsub>
 800182e:	4603      	mov	r3, r0
 8001830:	4619      	mov	r1, r3
 8001832:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001836:	f004 f975 	bl	8005b24 <powf>
 800183a:	4604      	mov	r4, r0
 800183c:	492d      	ldr	r1, [pc, #180]	@ (80018f4 <EaseInOutElastic+0x120>)
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7fe fd92 	bl	8000368 <__aeabi_fmul>
 8001844:	4603      	mov	r3, r0
 8001846:	492d      	ldr	r1, [pc, #180]	@ (80018fc <EaseInOutElastic+0x128>)
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe fc83 	bl	8000154 <__aeabi_fsub>
 800184e:	4603      	mov	r3, r0
 8001850:	68f9      	ldr	r1, [r7, #12]
 8001852:	4618      	mov	r0, r3
 8001854:	f7fe fd88 	bl	8000368 <__aeabi_fmul>
 8001858:	4603      	mov	r3, r0
 800185a:	4618      	mov	r0, r3
 800185c:	f004 fa02 	bl	8005c64 <sinf>
 8001860:	4603      	mov	r3, r0
 8001862:	4619      	mov	r1, r3
 8001864:	4620      	mov	r0, r4
 8001866:	f7fe fd7f 	bl	8000368 <__aeabi_fmul>
 800186a:	4603      	mov	r3, r0
 800186c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001870:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fe2b 	bl	80004d0 <__aeabi_fdiv>
 800187a:	4603      	mov	r3, r0
 800187c:	e033      	b.n	80018e6 <EaseInOutElastic+0x112>
    return (powf(2, -20 * t + 10) * sinf((20 * t - 11.125f) * c5)) / 2 + 1;
 800187e:	4920      	ldr	r1, [pc, #128]	@ (8001900 <EaseInOutElastic+0x12c>)
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7fe fd71 	bl	8000368 <__aeabi_fmul>
 8001886:	4603      	mov	r3, r0
 8001888:	491b      	ldr	r1, [pc, #108]	@ (80018f8 <EaseInOutElastic+0x124>)
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fc64 	bl	8000158 <__addsf3>
 8001890:	4603      	mov	r3, r0
 8001892:	4619      	mov	r1, r3
 8001894:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001898:	f004 f944 	bl	8005b24 <powf>
 800189c:	4604      	mov	r4, r0
 800189e:	4915      	ldr	r1, [pc, #84]	@ (80018f4 <EaseInOutElastic+0x120>)
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7fe fd61 	bl	8000368 <__aeabi_fmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4914      	ldr	r1, [pc, #80]	@ (80018fc <EaseInOutElastic+0x128>)
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fc52 	bl	8000154 <__aeabi_fsub>
 80018b0:	4603      	mov	r3, r0
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fd57 	bl	8000368 <__aeabi_fmul>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4618      	mov	r0, r3
 80018be:	f004 f9d1 	bl	8005c64 <sinf>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4619      	mov	r1, r3
 80018c6:	4620      	mov	r0, r4
 80018c8:	f7fe fd4e 	bl	8000368 <__aeabi_fmul>
 80018cc:	4603      	mov	r3, r0
 80018ce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fdfc 	bl	80004d0 <__aeabi_fdiv>
 80018d8:	4603      	mov	r3, r0
 80018da:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fc3a 	bl	8000158 <__addsf3>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3714      	adds	r7, #20
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	3fb2b8b9 	.word	0x3fb2b8b9
 80018f4:	41a00000 	.word	0x41a00000
 80018f8:	41200000 	.word	0x41200000
 80018fc:	41320000 	.word	0x41320000
 8001900:	c1a00000 	.word	0xc1a00000

08001904 <EaseOutBounce>:

static float EaseOutBounce(float t)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
    const float n1 = 7.5625f;
 800190c:	4b45      	ldr	r3, [pc, #276]	@ (8001a24 <EaseOutBounce+0x120>)
 800190e:	60fb      	str	r3, [r7, #12]
    const float d1 = 2.75f;
 8001910:	4b45      	ldr	r3, [pc, #276]	@ (8001a28 <EaseOutBounce+0x124>)
 8001912:	60bb      	str	r3, [r7, #8]

    if (t < 1 / d1)
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800191a:	f7fe fdd9 	bl	80004d0 <__aeabi_fdiv>
 800191e:	4603      	mov	r3, r0
 8001920:	4619      	mov	r1, r3
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7fe febe 	bl	80006a4 <__aeabi_fcmplt>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00a      	beq.n	8001944 <EaseOutBounce+0x40>
    {
        return n1 * t * t;
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f7fe fd19 	bl	8000368 <__aeabi_fmul>
 8001936:	4603      	mov	r3, r0
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fd14 	bl	8000368 <__aeabi_fmul>
 8001940:	4603      	mov	r3, r0
 8001942:	e06a      	b.n	8001a1a <EaseOutBounce+0x116>
    }
    else if (t < 2 / d1)
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800194a:	f7fe fdc1 	bl	80004d0 <__aeabi_fdiv>
 800194e:	4603      	mov	r3, r0
 8001950:	4619      	mov	r1, r3
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7fe fea6 	bl	80006a4 <__aeabi_fcmplt>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d01c      	beq.n	8001998 <EaseOutBounce+0x94>
    {
        t -= 1.5f / d1;
 800195e:	68b9      	ldr	r1, [r7, #8]
 8001960:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8001964:	f7fe fdb4 	bl	80004d0 <__aeabi_fdiv>
 8001968:	4603      	mov	r3, r0
 800196a:	4619      	mov	r1, r3
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7fe fbf1 	bl	8000154 <__aeabi_fsub>
 8001972:	4603      	mov	r3, r0
 8001974:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.75f;
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	68f8      	ldr	r0, [r7, #12]
 800197a:	f7fe fcf5 	bl	8000368 <__aeabi_fmul>
 800197e:	4603      	mov	r3, r0
 8001980:	6879      	ldr	r1, [r7, #4]
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fcf0 	bl	8000368 <__aeabi_fmul>
 8001988:	4603      	mov	r3, r0
 800198a:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fbe2 	bl	8000158 <__addsf3>
 8001994:	4603      	mov	r3, r0
 8001996:	e040      	b.n	8001a1a <EaseOutBounce+0x116>
    }
    else if (t < 2.5f / d1)
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	4824      	ldr	r0, [pc, #144]	@ (8001a2c <EaseOutBounce+0x128>)
 800199c:	f7fe fd98 	bl	80004d0 <__aeabi_fdiv>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4619      	mov	r1, r3
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7fe fe7d 	bl	80006a4 <__aeabi_fcmplt>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01a      	beq.n	80019e6 <EaseOutBounce+0xe2>
    {
        t -= 2.25f / d1;
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	481f      	ldr	r0, [pc, #124]	@ (8001a30 <EaseOutBounce+0x12c>)
 80019b4:	f7fe fd8c 	bl	80004d0 <__aeabi_fdiv>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4619      	mov	r1, r3
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7fe fbc9 	bl	8000154 <__aeabi_fsub>
 80019c2:	4603      	mov	r3, r0
 80019c4:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.9375f;
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7fe fccd 	bl	8000368 <__aeabi_fmul>
 80019ce:	4603      	mov	r3, r0
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fcc8 	bl	8000368 <__aeabi_fmul>
 80019d8:	4603      	mov	r3, r0
 80019da:	4916      	ldr	r1, [pc, #88]	@ (8001a34 <EaseOutBounce+0x130>)
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fbbb 	bl	8000158 <__addsf3>
 80019e2:	4603      	mov	r3, r0
 80019e4:	e019      	b.n	8001a1a <EaseOutBounce+0x116>
    }
    else
    {
        t -= 2.625f / d1;
 80019e6:	68b9      	ldr	r1, [r7, #8]
 80019e8:	4813      	ldr	r0, [pc, #76]	@ (8001a38 <EaseOutBounce+0x134>)
 80019ea:	f7fe fd71 	bl	80004d0 <__aeabi_fdiv>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4619      	mov	r1, r3
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe fbae 	bl	8000154 <__aeabi_fsub>
 80019f8:	4603      	mov	r3, r0
 80019fa:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.984375f;
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	68f8      	ldr	r0, [r7, #12]
 8001a00:	f7fe fcb2 	bl	8000368 <__aeabi_fmul>
 8001a04:	4603      	mov	r3, r0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fcad 	bl	8000368 <__aeabi_fmul>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	490a      	ldr	r1, [pc, #40]	@ (8001a3c <EaseOutBounce+0x138>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fba0 	bl	8000158 <__addsf3>
 8001a18:	4603      	mov	r3, r0
    }
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40f20000 	.word	0x40f20000
 8001a28:	40300000 	.word	0x40300000
 8001a2c:	40200000 	.word	0x40200000
 8001a30:	40100000 	.word	0x40100000
 8001a34:	3f700000 	.word	0x3f700000
 8001a38:	40280000 	.word	0x40280000
 8001a3c:	3f7c0000 	.word	0x3f7c0000

08001a40 <EaseInBounce>:

// 反弹缓动
static float EaseInBounce(float t)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
    return 1 - EaseOutBounce(1 - t);
 8001a48:	6879      	ldr	r1, [r7, #4]
 8001a4a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001a4e:	f7fe fb81 	bl	8000154 <__aeabi_fsub>
 8001a52:	4603      	mov	r3, r0
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff55 	bl	8001904 <EaseOutBounce>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001a62:	f7fe fb77 	bl	8000154 <__aeabi_fsub>
 8001a66:	4603      	mov	r3, r0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <EaseInOutBounce>:

static float EaseInOutBounce(float t)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    if (t < 0.5f)
 8001a78:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7fe fe11 	bl	80006a4 <__aeabi_fcmplt>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d010      	beq.n	8001aaa <EaseInOutBounce+0x3a>
        return EaseInBounce(t * 2) * 0.5f;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fb63 	bl	8000158 <__addsf3>
 8001a92:	4603      	mov	r3, r0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ffd3 	bl	8001a40 <EaseInBounce>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7fe fc61 	bl	8000368 <__aeabi_fmul>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	e01b      	b.n	8001ae2 <EaseInOutBounce+0x72>
    return EaseOutBounce(t * 2 - 1) * 0.5f + 0.5f;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4619      	mov	r1, r3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fb52 	bl	8000158 <__addsf3>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fb4a 	bl	8000154 <__aeabi_fsub>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff1e 	bl	8001904 <EaseOutBounce>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fc4a 	bl	8000368 <__aeabi_fmul>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fb3c 	bl	8000158 <__addsf3>
 8001ae0:	4603      	mov	r3, r0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <EaseInBack>:

// 背越式缓动
static float EaseInBack(float t)
{
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 8001af4:	4b15      	ldr	r3, [pc, #84]	@ (8001b4c <EaseInBack+0x60>)
 8001af6:	60fb      	str	r3, [r7, #12]
    const float c3 = c1 + 1;
 8001af8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	f7fe fb2b 	bl	8000158 <__addsf3>
 8001b02:	4603      	mov	r3, r0
 8001b04:	60bb      	str	r3, [r7, #8]

    return c3 * t * t * t - c1 * t * t;
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	68b8      	ldr	r0, [r7, #8]
 8001b0a:	f7fe fc2d 	bl	8000368 <__aeabi_fmul>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fc28 	bl	8000368 <__aeabi_fmul>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7fe fc23 	bl	8000368 <__aeabi_fmul>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461c      	mov	r4, r3
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f7fe fc1d 	bl	8000368 <__aeabi_fmul>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fc18 	bl	8000368 <__aeabi_fmul>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	f7fe fb09 	bl	8000154 <__aeabi_fsub>
 8001b42:	4603      	mov	r3, r0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3714      	adds	r7, #20
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd90      	pop	{r4, r7, pc}
 8001b4c:	3fd9cd60 	.word	0x3fd9cd60

08001b50 <EaseOutBack>:

static float EaseOutBack(float t)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 8001b58:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <EaseOutBack+0x7c>)
 8001b5a:	60fb      	str	r3, [r7, #12]
    const float c3 = c1 + 1;
 8001b5c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f7fe faf9 	bl	8000158 <__addsf3>
 8001b66:	4603      	mov	r3, r0
 8001b68:	60bb      	str	r3, [r7, #8]

    return 1 + c3 * powf(t - 1, 3) + c1 * powf(t - 1, 2);
 8001b6a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7fe faf0 	bl	8000154 <__aeabi_fsub>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4916      	ldr	r1, [pc, #88]	@ (8001bd0 <EaseOutBack+0x80>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f003 ffd3 	bl	8005b24 <powf>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fbf0 	bl	8000368 <__aeabi_fmul>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fae2 	bl	8000158 <__addsf3>
 8001b94:	4603      	mov	r3, r0
 8001b96:	461c      	mov	r4, r3
 8001b98:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7fe fad9 	bl	8000154 <__aeabi_fsub>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f003 ffbb 	bl	8005b24 <powf>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	68f9      	ldr	r1, [r7, #12]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fbd8 	bl	8000368 <__aeabi_fmul>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	f7fe facb 	bl	8000158 <__addsf3>
 8001bc2:	4603      	mov	r3, r0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}
 8001bcc:	3fd9cd60 	.word	0x3fd9cd60
 8001bd0:	40400000 	.word	0x40400000

08001bd4 <EaseInOutBack>:

static float EaseInOutBack(float t)
{
 8001bd4:	b5b0      	push	{r4, r5, r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 8001bdc:	4b40      	ldr	r3, [pc, #256]	@ (8001ce0 <EaseInOutBack+0x10c>)
 8001bde:	60fb      	str	r3, [r7, #12]
    const float c2 = c1 * 1.525f;
 8001be0:	4940      	ldr	r1, [pc, #256]	@ (8001ce4 <EaseInOutBack+0x110>)
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f7fe fbc0 	bl	8000368 <__aeabi_fmul>
 8001be8:	4603      	mov	r3, r0
 8001bea:	60bb      	str	r3, [r7, #8]

    if (t < 0.5f)
 8001bec:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7fe fd57 	bl	80006a4 <__aeabi_fcmplt>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d02c      	beq.n	8001c56 <EaseInOutBack+0x82>
        return (powf(2 * t, 2) * ((c2 + 1) * 2 * t - c2)) / 2;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe faa9 	bl	8000158 <__addsf3>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 ff89 	bl	8005b24 <powf>
 8001c12:	4604      	mov	r4, r0
 8001c14:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c18:	68b8      	ldr	r0, [r7, #8]
 8001c1a:	f7fe fa9d 	bl	8000158 <__addsf3>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4619      	mov	r1, r3
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fa98 	bl	8000158 <__addsf3>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fb9b 	bl	8000368 <__aeabi_fmul>
 8001c32:	4603      	mov	r3, r0
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fa8c 	bl	8000154 <__aeabi_fsub>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4620      	mov	r0, r4
 8001c42:	f7fe fb91 	bl	8000368 <__aeabi_fmul>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc3f 	bl	80004d0 <__aeabi_fdiv>
 8001c52:	4603      	mov	r3, r0
 8001c54:	e03f      	b.n	8001cd6 <EaseInOutBack+0x102>
    return (powf(2 * t - 2, 2) * ((c2 + 1) * (t * 2 - 2) + c2) + 2) / 2;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fa7c 	bl	8000158 <__addsf3>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fa74 	bl	8000154 <__aeabi_fsub>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c72:	4618      	mov	r0, r3
 8001c74:	f003 ff56 	bl	8005b24 <powf>
 8001c78:	4604      	mov	r4, r0
 8001c7a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c7e:	68b8      	ldr	r0, [r7, #8]
 8001c80:	f7fe fa6a 	bl	8000158 <__addsf3>
 8001c84:	4603      	mov	r3, r0
 8001c86:	461d      	mov	r5, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fa63 	bl	8000158 <__addsf3>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fa5b 	bl	8000154 <__aeabi_fsub>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4628      	mov	r0, r5
 8001ca4:	f7fe fb60 	bl	8000368 <__aeabi_fmul>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	68b9      	ldr	r1, [r7, #8]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fa53 	bl	8000158 <__addsf3>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	f7fe fb56 	bl	8000368 <__aeabi_fmul>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fa48 	bl	8000158 <__addsf3>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fbfe 	bl	80004d0 <__aeabi_fdiv>
 8001cd4:	4603      	mov	r3, r0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	3fd9cd60 	.word	0x3fd9cd60
 8001ce4:	3fc33333 	.word	0x3fc33333

08001ce8 <EaseInSine>:

// 正弦缓动
static float EaseInSine(float t)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    return 1 - cosf((t * 3.14159f) / 2);
 8001cf0:	490c      	ldr	r1, [pc, #48]	@ (8001d24 <EaseInSine+0x3c>)
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7fe fb38 	bl	8000368 <__aeabi_fmul>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe fbe6 	bl	80004d0 <__aeabi_fdiv>
 8001d04:	4603      	mov	r3, r0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f003 ff74 	bl	8005bf4 <cosf>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001d14:	f7fe fa1e 	bl	8000154 <__aeabi_fsub>
 8001d18:	4603      	mov	r3, r0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40490fd0 	.word	0x40490fd0

08001d28 <EaseOutSine>:

static float EaseOutSine(float t)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    return sinf((t * 3.14159f) / 2);
 8001d30:	4909      	ldr	r1, [pc, #36]	@ (8001d58 <EaseOutSine+0x30>)
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7fe fb18 	bl	8000368 <__aeabi_fmul>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fbc6 	bl	80004d0 <__aeabi_fdiv>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4618      	mov	r0, r3
 8001d48:	f003 ff8c 	bl	8005c64 <sinf>
 8001d4c:	4603      	mov	r3, r0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40490fd0 	.word	0x40490fd0

08001d5c <EaseInOutSine>:

static float EaseInOutSine(float t)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
    return -(cosf(3.14159f * t) - 1) / 2;
 8001d64:	490d      	ldr	r1, [pc, #52]	@ (8001d9c <EaseInOutSine+0x40>)
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7fe fafe 	bl	8000368 <__aeabi_fmul>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f003 ff40 	bl	8005bf4 <cosf>
 8001d74:	4603      	mov	r3, r0
 8001d76:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe f9ea 	bl	8000154 <__aeabi_fsub>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001d86:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fba0 	bl	80004d0 <__aeabi_fdiv>
 8001d90:	4603      	mov	r3, r0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40490fd0 	.word	0x40490fd0

08001da0 <GetEaseValue>:

static float GetEaseValue(float progress, EaseType_t easeType)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	70fb      	strb	r3, [r7, #3]
    switch (easeType)
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	2b18      	cmp	r3, #24
 8001db0:	f200 80b3 	bhi.w	8001f1a <GetEaseValue+0x17a>
 8001db4:	a201      	add	r2, pc, #4	@ (adr r2, 8001dbc <GetEaseValue+0x1c>)
 8001db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dba:	bf00      	nop
 8001dbc:	08001e21 	.word	0x08001e21
 8001dc0:	08001e2b 	.word	0x08001e2b
 8001dc4:	08001e35 	.word	0x08001e35
 8001dc8:	08001e3f 	.word	0x08001e3f
 8001dcc:	08001e49 	.word	0x08001e49
 8001dd0:	08001e53 	.word	0x08001e53
 8001dd4:	08001e5d 	.word	0x08001e5d
 8001dd8:	08001e67 	.word	0x08001e67
 8001ddc:	08001e71 	.word	0x08001e71
 8001de0:	08001e7b 	.word	0x08001e7b
 8001de4:	08001e85 	.word	0x08001e85
 8001de8:	08001e8f 	.word	0x08001e8f
 8001dec:	08001e99 	.word	0x08001e99
 8001df0:	08001ea3 	.word	0x08001ea3
 8001df4:	08001ead 	.word	0x08001ead
 8001df8:	08001eb7 	.word	0x08001eb7
 8001dfc:	08001ec1 	.word	0x08001ec1
 8001e00:	08001ecb 	.word	0x08001ecb
 8001e04:	08001ed5 	.word	0x08001ed5
 8001e08:	08001edf 	.word	0x08001edf
 8001e0c:	08001ee9 	.word	0x08001ee9
 8001e10:	08001ef3 	.word	0x08001ef3
 8001e14:	08001efd 	.word	0x08001efd
 8001e18:	08001f07 	.word	0x08001f07
 8001e1c:	08001f11 	.word	0x08001f11
    {
    case EASE_LINEAR:
        return EaseLinear(progress);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff fa15 	bl	8001250 <EaseLinear>
 8001e26:	4603      	mov	r3, r0
 8001e28:	e078      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_QUAD:
        return EaseInQuad(progress);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7ff fa1a 	bl	8001264 <EaseInQuad>
 8001e30:	4603      	mov	r3, r0
 8001e32:	e073      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_QUAD:
        return EaseOutQuad(progress);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff fa22 	bl	800127e <EaseOutQuad>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	e06e      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_QUAD:
        return EaseInOutQuad(progress);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff fa30 	bl	80012a4 <EaseInOutQuad>
 8001e44:	4603      	mov	r3, r0
 8001e46:	e069      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_CUBIC:
        return EaseInCubic(progress);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff fa5e 	bl	800130a <EaseInCubic>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	e064      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_CUBIC:
        return EaseOutCubic(progress);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff fa6b 	bl	800132e <EaseOutCubic>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	e05f      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_CUBIC:
        return EaseInOutCubic(progress);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff fa85 	bl	800136c <EaseInOutCubic>
 8001e62:	4603      	mov	r3, r0
 8001e64:	e05a      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_EXPO:
        return EaseInExpo(progress);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7ff fad2 	bl	8001410 <EaseInExpo>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	e055      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_EXPO:
        return EaseOutExpo(progress);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff faf3 	bl	800145c <EaseOutExpo>
 8001e76:	4603      	mov	r3, r0
 8001e78:	e050      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_EXPO:
        return EaseInOutExpo(progress);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff fb14 	bl	80014a8 <EaseInOutExpo>
 8001e80:	4603      	mov	r3, r0
 8001e82:	e04b      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_CIRC:
        return EaseInCirc(progress);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff fb6f 	bl	8001568 <EaseInCirc>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	e046      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_CIRC:
        return EaseOutCirc(progress);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff fb87 	bl	80015a2 <EaseOutCirc>
 8001e94:	4603      	mov	r3, r0
 8001e96:	e041      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_CIRC:
        return EaseInOutCirc(progress);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff fba0 	bl	80015de <EaseInOutCirc>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	e03c      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_ELASTIC:
        return EaseInElastic(progress);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff fbf6 	bl	8001694 <EaseInElastic>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	e037      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_ELASTIC:
        return EaseOutElastic(progress);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fc41 	bl	8001734 <EaseOutElastic>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	e032      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_ELASTIC:
        return EaseInOutElastic(progress);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff fc8c 	bl	80017d4 <EaseInOutElastic>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	e02d      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_BOUNCE:
        return EaseInBounce(progress);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff fdbd 	bl	8001a40 <EaseInBounce>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	e028      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_BOUNCE:
        return EaseOutBounce(progress);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff fd1a 	bl	8001904 <EaseOutBounce>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	e023      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_BOUNCE:
        return EaseInOutBounce(progress);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff fdcb 	bl	8001a70 <EaseInOutBounce>
 8001eda:	4603      	mov	r3, r0
 8001edc:	e01e      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_BACK:
        return EaseInBack(progress);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff fe04 	bl	8001aec <EaseInBack>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	e019      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_BACK:
        return EaseOutBack(progress);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff fe31 	bl	8001b50 <EaseOutBack>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	e014      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_BACK:
        return EaseInOutBack(progress);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff fe6e 	bl	8001bd4 <EaseInOutBack>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	e00f      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_IN_SINE:
        return EaseInSine(progress);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff fef3 	bl	8001ce8 <EaseInSine>
 8001f02:	4603      	mov	r3, r0
 8001f04:	e00a      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_OUT_SINE:
        return EaseOutSine(progress);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff ff0e 	bl	8001d28 <EaseOutSine>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	e005      	b.n	8001f1c <GetEaseValue+0x17c>
    case EASE_INOUT_SINE:
        return EaseInOutSine(progress);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ff23 	bl	8001d5c <EaseInOutSine>
 8001f16:	4603      	mov	r3, r0
 8001f18:	e000      	b.n	8001f1c <GetEaseValue+0x17c>
    default:
        return progress;
 8001f1a:	687b      	ldr	r3, [r7, #4]
    }
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <OLED_UpdateAnimation>:
    anim->easeType = easeType;
}

// 更新动画状态，返回isActive的值
uint8_t OLED_UpdateAnimation(Animation_t *anim, uint32_t currentTime)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
    if (!anim->isActive)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	7d1b      	ldrb	r3, [r3, #20]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <OLED_UpdateAnimation+0x16>
        return 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	e04d      	b.n	8001fd6 <OLED_UpdateAnimation+0xb2>

    uint32_t elapsedTime = currentTime - anim->startTime;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	617b      	str	r3, [r7, #20]
    // 动画完成
    if (elapsedTime >= anim->duration || anim->currentValue == anim->endValue) // 如果我的目标在指定的点上，也关闭isActive
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d20a      	bcs.n	8001f64 <OLED_UpdateAnimation+0x40>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691a      	ldr	r2, [r3, #16]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	4619      	mov	r1, r3
 8001f58:	4610      	mov	r0, r2
 8001f5a:	f7fe fb99 	bl	8000690 <__aeabi_fcmpeq>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d008      	beq.n	8001f76 <OLED_UpdateAnimation+0x52>
    {
        anim->currentValue = anim->endValue;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	611a      	str	r2, [r3, #16]
        anim->isActive = 0;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	751a      	strb	r2, [r3, #20]
        return 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e02f      	b.n	8001fd6 <OLED_UpdateAnimation+0xb2>
    }

    // 计算当前进度 (0.0 - 1.0)
    float progress = (float)elapsedTime / anim->duration;
 8001f76:	6978      	ldr	r0, [r7, #20]
 8001f78:	f7fe f99e 	bl	80002b8 <__aeabi_ui2f>
 8001f7c:	4604      	mov	r4, r0
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe f998 	bl	80002b8 <__aeabi_ui2f>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	f7fe fa9f 	bl	80004d0 <__aeabi_fdiv>
 8001f92:	4603      	mov	r3, r0
 8001f94:	613b      	str	r3, [r7, #16]

    // 应用缓动函数
    float easedProgress = GetEaseValue(progress, anim->easeType);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	7d5b      	ldrb	r3, [r3, #21]
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	6938      	ldr	r0, [r7, #16]
 8001f9e:	f7ff feff 	bl	8001da0 <GetEaseValue>
 8001fa2:	60f8      	str	r0, [r7, #12]

    // 计算当前值
    anim->currentValue = anim->startValue + (anim->endValue - anim->startValue) * easedProgress;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689c      	ldr	r4, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	f7fe f8ce 	bl	8000154 <__aeabi_fsub>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	68f9      	ldr	r1, [r7, #12]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe f9d3 	bl	8000368 <__aeabi_fmul>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4620      	mov	r0, r4
 8001fc8:	f7fe f8c6 	bl	8000158 <__addsf3>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	461a      	mov	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	611a      	str	r2, [r3, #16]

    return 1;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd90      	pop	{r4, r7, pc}

08001fde <OLED_GetAnimationValue>:

// 获取当前动画值
float OLED_GetAnimationValue(Animation_t *anim)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
    return anim->currentValue;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	691b      	ldr	r3, [r3, #16]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr

08001ff4 <OLED_InitAnimationManager>:
AnimationManager_t Status_AnimationManager;
AnimationManager_t g_Title_AnimationManager; // 菜单动画管理器
AnimationManager_t g_AnimationManager; // 全局动画管理器

void OLED_InitAnimationManager(AnimationManager_t *manager) // 这是初始化一个动画管理器，填入你的manager名字，在系统初始化时候调用它
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
    manager->count = 0;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 25f0 	strb.w	r2, [r3, #1520]	@ 0x5f0
    memset(manager->taggedAnimations, 0, sizeof(manager->taggedAnimations));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f44f 62be 	mov.w	r2, #1520	@ 0x5f0
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f003 f8fb 	bl	8005208 <memset>
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <OLED_UpdateAnimationManager>:
    anim->isActive = 1;
}

// 更新manager里面的所有动画!
void OLED_UpdateAnimationManager(AnimationManager_t *manager) //! 这里需要使用OLED_UpdateDisplayVSync()来更新显示
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b086      	sub	sp, #24
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
    uint32_t currentTime = HAL_GetTick();
 8002022:	f000 fc49 	bl	80028b8 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

    for (uint8_t i = 0; i < manager->count; i++)
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
 800202c:	e03a      	b.n	80020a4 <OLED_UpdateAnimationManager+0x8a>
    {
        TaggedAnimation_t *anim = &manager->taggedAnimations[i];
 800202e:	7dfb      	ldrb	r3, [r7, #23]
 8002030:	224c      	movs	r2, #76	@ 0x4c
 8002032:	fb02 f303 	mul.w	r3, r2, r3
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
        if (!anim->isActive)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d02a      	beq.n	800209c <OLED_UpdateAnimationManager+0x82>
            continue;

        uint8_t activeX = OLED_UpdateAnimation(&anim->xAnimation, currentTime);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	3310      	adds	r3, #16
 800204a:	6939      	ldr	r1, [r7, #16]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff69 	bl	8001f24 <OLED_UpdateAnimation>
 8002052:	4603      	mov	r3, r0
 8002054:	72fb      	strb	r3, [r7, #11]
        uint8_t activeY = OLED_UpdateAnimation(&anim->yAnimation, currentTime);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	3328      	adds	r3, #40	@ 0x28
 800205a:	6939      	ldr	r1, [r7, #16]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff61 	bl	8001f24 <OLED_UpdateAnimation>
 8002062:	4603      	mov	r3, r0
 8002064:	72bb      	strb	r3, [r7, #10]

        anim->currentX = OLED_GetAnimationValue(&anim->xAnimation);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	3310      	adds	r3, #16
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff ffb7 	bl	8001fde <OLED_GetAnimationValue>
 8002070:	4602      	mov	r2, r0
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	645a      	str	r2, [r3, #68]	@ 0x44
        anim->currentY = OLED_GetAnimationValue(&anim->yAnimation);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3328      	adds	r3, #40	@ 0x28
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff ffaf 	bl	8001fde <OLED_GetAnimationValue>
 8002080:	4602      	mov	r2, r0
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	649a      	str	r2, [r3, #72]	@ 0x48

        // 如果两个动画都结束，则标记该对象动画为非活跃
        if (!activeX && !activeY)
 8002086:	7afb      	ldrb	r3, [r7, #11]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d108      	bne.n	800209e <OLED_UpdateAnimationManager+0x84>
 800208c:	7abb      	ldrb	r3, [r7, #10]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d105      	bne.n	800209e <OLED_UpdateAnimationManager+0x84>
            anim->isActive = 0;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800209a:	e000      	b.n	800209e <OLED_UpdateAnimationManager+0x84>
            continue;
 800209c:	bf00      	nop
    for (uint8_t i = 0; i < manager->count; i++)
 800209e:	7dfb      	ldrb	r3, [r7, #23]
 80020a0:	3301      	adds	r3, #1
 80020a2:	75fb      	strb	r3, [r7, #23]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 35f0 	ldrb.w	r3, [r3, #1520]	@ 0x5f0
 80020aa:	7dfa      	ldrb	r2, [r7, #23]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d3be      	bcc.n	800202e <OLED_UpdateAnimationManager+0x14>
    }
}
 80020b0:	bf00      	nop
 80020b2:	bf00      	nop
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80020c0:	4b17      	ldr	r3, [pc, #92]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020c2:	4a18      	ldr	r2, [pc, #96]	@ (8002124 <MX_SPI2_Init+0x68>)
 80020c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80020c6:	4b16      	ldr	r3, [pc, #88]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80020ce:	4b14      	ldr	r3, [pc, #80]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80020d4:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020da:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020dc:	2200      	movs	r2, #0
 80020de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020fa:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <MX_SPI2_Init+0x64>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002100:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <MX_SPI2_Init+0x64>)
 8002102:	2200      	movs	r2, #0
 8002104:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002106:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <MX_SPI2_Init+0x64>)
 8002108:	220a      	movs	r2, #10
 800210a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800210c:	4804      	ldr	r0, [pc, #16]	@ (8002120 <MX_SPI2_Init+0x64>)
 800210e:	f002 f8a3 	bl	8004258 <HAL_SPI_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002118:	f7fe fd75 	bl	8000c06 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20003cd0 	.word	0x20003cd0
 8002124:	40003800 	.word	0x40003800

08002128 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 0310 	add.w	r3, r7, #16
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a1c      	ldr	r2, [pc, #112]	@ (80021b4 <HAL_SPI_MspInit+0x8c>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d131      	bne.n	80021ac <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	4a1a      	ldr	r2, [pc, #104]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 800214e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002152:	61d3      	str	r3, [r2, #28]
 8002154:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002160:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	4a14      	ldr	r2, [pc, #80]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 8002166:	f043 0308 	orr.w	r3, r3, #8
 800216a:	6193      	str	r3, [r2, #24]
 800216c:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <HAL_SPI_MspInit+0x90>)
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Flash_SCK_Pin|Flash_MOSI_Pin;
 8002178:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800217c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002182:	2303      	movs	r3, #3
 8002184:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002186:	f107 0310 	add.w	r3, r7, #16
 800218a:	4619      	mov	r1, r3
 800218c:	480b      	ldr	r0, [pc, #44]	@ (80021bc <HAL_SPI_MspInit+0x94>)
 800218e:	f000 fe2f 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Flash_MISO_Pin;
 8002192:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002196:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Flash_MISO_GPIO_Port, &GPIO_InitStruct);
 80021a0:	f107 0310 	add.w	r3, r7, #16
 80021a4:	4619      	mov	r1, r3
 80021a6:	4805      	ldr	r0, [pc, #20]	@ (80021bc <HAL_SPI_MspInit+0x94>)
 80021a8:	f000 fe22 	bl	8002df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80021ac:	bf00      	nop
 80021ae:	3720      	adds	r7, #32
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40003800 	.word	0x40003800
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40010c00 	.word	0x40010c00

080021c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <HAL_MspInit+0x5c>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	4a14      	ldr	r2, [pc, #80]	@ (800221c <HAL_MspInit+0x5c>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6193      	str	r3, [r2, #24]
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <HAL_MspInit+0x5c>)
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021de:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <HAL_MspInit+0x5c>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	4a0e      	ldr	r2, [pc, #56]	@ (800221c <HAL_MspInit+0x5c>)
 80021e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e8:	61d3      	str	r3, [r2, #28]
 80021ea:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <HAL_MspInit+0x5c>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <HAL_MspInit+0x60>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	4a04      	ldr	r2, [pc, #16]	@ (8002220 <HAL_MspInit+0x60>)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr
 800221c:	40021000 	.word	0x40021000
 8002220:	40010000 	.word	0x40010000

08002224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <NMI_Handler+0x4>

0800222c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <HardFault_Handler+0x4>

08002234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <MemManage_Handler+0x4>

0800223c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <BusFault_Handler+0x4>

08002244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <UsageFault_Handler+0x4>

0800224c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr

08002264 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002274:	f000 fb0e 	bl	8002894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}

0800227c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <DMA1_Channel6_IRQHandler+0x10>)
 8002282:	f000 fcaf 	bl	8002be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200000d0 	.word	0x200000d0

08002290 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002298:	4a14      	ldr	r2, [pc, #80]	@ (80022ec <_sbrk+0x5c>)
 800229a:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <_sbrk+0x60>)
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022a4:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <_sbrk+0x64>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d102      	bne.n	80022b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022ac:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <_sbrk+0x64>)
 80022ae:	4a12      	ldr	r2, [pc, #72]	@ (80022f8 <_sbrk+0x68>)
 80022b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022b2:	4b10      	ldr	r3, [pc, #64]	@ (80022f4 <_sbrk+0x64>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4413      	add	r3, r2
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d207      	bcs.n	80022d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c0:	f002 ffaa 	bl	8005218 <__errno>
 80022c4:	4603      	mov	r3, r0
 80022c6:	220c      	movs	r2, #12
 80022c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ca:	f04f 33ff 	mov.w	r3, #4294967295
 80022ce:	e009      	b.n	80022e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d0:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <_sbrk+0x64>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022d6:	4b07      	ldr	r3, [pc, #28]	@ (80022f4 <_sbrk+0x64>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4413      	add	r3, r2
 80022de:	4a05      	ldr	r2, [pc, #20]	@ (80022f4 <_sbrk+0x64>)
 80022e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022e2:	68fb      	ldr	r3, [r7, #12]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20005000 	.word	0x20005000
 80022f0:	00000400 	.word	0x00000400
 80022f4:	20003d28 	.word	0x20003d28
 80022f8:	20003ec8 	.word	0x20003ec8

080022fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr

08002308 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08c      	sub	sp, #48	@ 0x30
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800230e:	f107 030c 	add.w	r3, r7, #12
 8002312:	2224      	movs	r2, #36	@ 0x24
 8002314:	2100      	movs	r1, #0
 8002316:	4618      	mov	r0, r3
 8002318:	f002 ff76 	bl	8005208 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002324:	4b20      	ldr	r3, [pc, #128]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002326:	4a21      	ldr	r2, [pc, #132]	@ (80023ac <MX_TIM3_Init+0xa4>)
 8002328:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800232a:	4b1f      	ldr	r3, [pc, #124]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 800232c:	2200      	movs	r2, #0
 800232e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002330:	4b1d      	ldr	r3, [pc, #116]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002336:	4b1c      	ldr	r3, [pc, #112]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002338:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800233c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800233e:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002344:	4b18      	ldr	r3, [pc, #96]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800234a:	2301      	movs	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002352:	2301      	movs	r3, #1
 8002354:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800235e:	2300      	movs	r3, #0
 8002360:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002362:	2301      	movs	r3, #1
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002366:	2300      	movs	r3, #0
 8002368:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800236a:	2300      	movs	r3, #0
 800236c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800236e:	f107 030c 	add.w	r3, r7, #12
 8002372:	4619      	mov	r1, r3
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002376:	f002 fd04 	bl	8004d82 <HAL_TIM_Encoder_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002380:	f7fe fc41 	bl	8000c06 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002384:	2300      	movs	r3, #0
 8002386:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <MX_TIM3_Init+0xa0>)
 8002392:	f002 feb9 	bl	8005108 <HAL_TIMEx_MasterConfigSynchronization>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800239c:	f7fe fc33 	bl	8000c06 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80023a0:	bf00      	nop
 80023a2:	3730      	adds	r7, #48	@ 0x30
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20003d2c 	.word	0x20003d2c
 80023ac:	40000400 	.word	0x40000400

080023b0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	@ 0x28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b8:	f107 0314 	add.w	r3, r7, #20
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002444 <HAL_TIM_Encoder_MspInit+0x94>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d135      	bne.n	800243c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023d6:	f043 0302 	orr.w	r3, r3, #2
 80023da:	61d3      	str	r3, [r2, #28]
 80023dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	4a16      	ldr	r2, [pc, #88]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023ee:	f043 0308 	orr.w	r3, r3, #8
 80023f2:	6193      	str	r3, [r2, #24]
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <HAL_TIM_Encoder_MspInit+0x98>)
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_CH1_Pin|Encoder_CH2_Pin;
 8002400:	2330      	movs	r3, #48	@ 0x30
 8002402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002404:	2300      	movs	r3, #0
 8002406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	4619      	mov	r1, r3
 8002412:	480e      	ldr	r0, [pc, #56]	@ (800244c <HAL_TIM_Encoder_MspInit+0x9c>)
 8002414:	f000 fcec 	bl	8002df0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002418:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <HAL_TIM_Encoder_MspInit+0xa0>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24
 8002436:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <HAL_TIM_Encoder_MspInit+0xa0>)
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800243c:	bf00      	nop
 800243e:	3728      	adds	r7, #40	@ 0x28
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40000400 	.word	0x40000400
 8002448:	40021000 	.word	0x40021000
 800244c:	40010c00 	.word	0x40010c00
 8002450:	40010000 	.word	0x40010000

08002454 <lz77_decompress>:
#include <stddef.h>

#define Video_Basic_Addr 0x00000000 // Base address for video data

int lz77_decompress(const uint8_t *input, size_t input_size, uint8_t *output, size_t output_size)
{
 8002454:	b480      	push	{r7}
 8002456:	b08f      	sub	sp, #60	@ 0x3c
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
 8002460:	603b      	str	r3, [r7, #0]
    const uint8_t *input_end = input + input_size;
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	4413      	add	r3, r2
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t *output_end = output + output_size;
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	4413      	add	r3, r2
 8002470:	623b      	str	r3, [r7, #32]
    uint8_t *output_ptr = output;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	637b      	str	r3, [r7, #52]	@ 0x34

    while (input < input_end)
 8002476:	e07d      	b.n	8002574 <lz77_decompress+0x120>
    {
        uint8_t flag = *input++;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	60fa      	str	r2, [r7, #12]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	77fb      	strb	r3, [r7, #31]
        if (flag < 0x80)
 8002482:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002486:	2b00      	cmp	r3, #0
 8002488:	db25      	blt.n	80024d6 <lz77_decompress+0x82>
        {
            // Literal run
            size_t len = flag & 0x7F;
 800248a:	7ffb      	ldrb	r3, [r7, #31]
 800248c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002490:	617b      	str	r3, [r7, #20]
            if (input + len > input_end || output_ptr + len > output_end)
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	4413      	add	r3, r2
 8002498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800249a:	429a      	cmp	r2, r3
 800249c:	d305      	bcc.n	80024aa <lz77_decompress+0x56>
 800249e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	4413      	add	r3, r2
 80024a4:	6a3a      	ldr	r2, [r7, #32]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d202      	bcs.n	80024b0 <lz77_decompress+0x5c>
            {
                return -1; // Overflow check
 80024aa:	f04f 33ff 	mov.w	r3, #4294967295
 80024ae:	e069      	b.n	8002584 <lz77_decompress+0x130>
            }
            for (size_t i = 0; i < len; i++)
 80024b0:	2300      	movs	r3, #0
 80024b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80024b4:	e00a      	b.n	80024cc <lz77_decompress+0x78>
            {
                *output_ptr++ = *input++;
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	1c53      	adds	r3, r2, #1
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024be:	1c59      	adds	r1, r3, #1
 80024c0:	6379      	str	r1, [r7, #52]	@ 0x34
 80024c2:	7812      	ldrb	r2, [r2, #0]
 80024c4:	701a      	strb	r2, [r3, #0]
            for (size_t i = 0; i < len; i++)
 80024c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c8:	3301      	adds	r3, #1
 80024ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80024cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d3f0      	bcc.n	80024b6 <lz77_decompress+0x62>
 80024d4:	e04e      	b.n	8002574 <lz77_decompress+0x120>
            }
        }
        else
        {
            // Back reference
            if (input + 2 > input_end)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	3302      	adds	r3, #2
 80024da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024dc:	429a      	cmp	r2, r3
 80024de:	d202      	bcs.n	80024e6 <lz77_decompress+0x92>
            {
                return -1; // Input overflow
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
 80024e4:	e04e      	b.n	8002584 <lz77_decompress+0x130>
            }
            uint16_t offset = ((flag & 0x7F) << 8) | *input++;
 80024e6:	7ffb      	ldrb	r3, [r7, #31]
 80024e8:	b21b      	sxth	r3, r3
 80024ea:	021b      	lsls	r3, r3, #8
 80024ec:	b21b      	sxth	r3, r3
 80024ee:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 80024f2:	b21a      	sxth	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1c59      	adds	r1, r3, #1
 80024f8:	60f9      	str	r1, [r7, #12]
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	b21b      	sxth	r3, r3
 80024fe:	4313      	orrs	r3, r2
 8002500:	b21b      	sxth	r3, r3
 8002502:	83bb      	strh	r3, [r7, #28]
            offset += 1; // Offset starts from 1
 8002504:	8bbb      	ldrh	r3, [r7, #28]
 8002506:	3301      	adds	r3, #1
 8002508:	83bb      	strh	r3, [r7, #28]
            uint8_t length = *input++;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	60fa      	str	r2, [r7, #12]
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	76fb      	strb	r3, [r7, #27]
            if (length == 0 || offset > (size_t)(output_ptr - output))
 8002514:	7efb      	ldrb	r3, [r7, #27]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d005      	beq.n	8002526 <lz77_decompress+0xd2>
 800251a:	8bbb      	ldrh	r3, [r7, #28]
 800251c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	1a8a      	subs	r2, r1, r2
 8002522:	4293      	cmp	r3, r2
 8002524:	d902      	bls.n	800252c <lz77_decompress+0xd8>
            {
                return -1; // Invalid length or offset
 8002526:	f04f 33ff 	mov.w	r3, #4294967295
 800252a:	e02b      	b.n	8002584 <lz77_decompress+0x130>
            }
            uint8_t *src = output_ptr - offset;
 800252c:	8bbb      	ldrh	r3, [r7, #28]
 800252e:	425b      	negs	r3, r3
 8002530:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002532:	4413      	add	r3, r2
 8002534:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (output_ptr + length > output_end)
 8002536:	7efb      	ldrb	r3, [r7, #27]
 8002538:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800253a:	4413      	add	r3, r2
 800253c:	6a3a      	ldr	r2, [r7, #32]
 800253e:	429a      	cmp	r2, r3
 8002540:	d202      	bcs.n	8002548 <lz77_decompress+0xf4>
            {
                return -1; // Output overflow
 8002542:	f04f 33ff 	mov.w	r3, #4294967295
 8002546:	e01d      	b.n	8002584 <lz77_decompress+0x130>
            }
            for (uint8_t i = 0; i < length; i++)
 8002548:	2300      	movs	r3, #0
 800254a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800254e:	e00c      	b.n	800256a <lz77_decompress+0x116>
            {
                *output_ptr++ = *src++;
 8002550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002552:	1c53      	adds	r3, r2, #1
 8002554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002558:	1c59      	adds	r1, r3, #1
 800255a:	6379      	str	r1, [r7, #52]	@ 0x34
 800255c:	7812      	ldrb	r2, [r2, #0]
 800255e:	701a      	strb	r2, [r3, #0]
            for (uint8_t i = 0; i < length; i++)
 8002560:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002564:	3301      	adds	r3, #1
 8002566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800256a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800256e:	7efb      	ldrb	r3, [r7, #27]
 8002570:	429a      	cmp	r2, r3
 8002572:	d3ed      	bcc.n	8002550 <lz77_decompress+0xfc>
    while (input < input_end)
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	429a      	cmp	r2, r3
 800257a:	f4ff af7d 	bcc.w	8002478 <lz77_decompress+0x24>
            }
        }
    }
    return (int)(output_ptr - output);
 800257e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	1ad3      	subs	r3, r2, r3
}
 8002584:	4618      	mov	r0, r3
 8002586:	373c      	adds	r7, #60	@ 0x3c
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
	...

08002590 <display_frame_oled>:

// Declare the goodapple data if not in goodapple.h (it should be)
// extern const unsigned char goodapple[]; // Ensure this is available

void display_frame_oled(unsigned char *frame)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
    // OLED_ClearBuffer();
    for (int i = 0; i < 114 * 64; i++)
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	e03d      	b.n	800261a <display_frame_oled+0x8a>
    { // Assuming OLED is 128x64, video is 114x64
        bool pixel = (frame[i / 8] & (1 << (i % 8))) != 0;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	da00      	bge.n	80025a6 <display_frame_oled+0x16>
 80025a4:	3307      	adds	r3, #7
 80025a6:	10db      	asrs	r3, r3, #3
 80025a8:	461a      	mov	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	fa42 f303 	asr.w	r3, r2, r3
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf14      	ite	ne
 80025c4:	2301      	movne	r3, #1
 80025c6:	2300      	moveq	r3, #0
 80025c8:	74fb      	strb	r3, [r7, #19]
        // Adjust x-coordinate to center the 114-width video on a 128-width screen
        int x = (i % 114) + (OLED_WIDTH - 114) / 2;
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	4a17      	ldr	r2, [pc, #92]	@ (800262c <display_frame_oled+0x9c>)
 80025ce:	fb82 1203 	smull	r1, r2, r2, r3
 80025d2:	441a      	add	r2, r3
 80025d4:	1191      	asrs	r1, r2, #6
 80025d6:	17da      	asrs	r2, r3, #31
 80025d8:	1a8a      	subs	r2, r1, r2
 80025da:	2172      	movs	r1, #114	@ 0x72
 80025dc:	fb01 f202 	mul.w	r2, r1, r2
 80025e0:	1a9a      	subs	r2, r3, r2
 80025e2:	1dd3      	adds	r3, r2, #7
 80025e4:	60fb      	str	r3, [r7, #12]
        int y = i / 114;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	4a10      	ldr	r2, [pc, #64]	@ (800262c <display_frame_oled+0x9c>)
 80025ea:	fb82 1203 	smull	r1, r2, r2, r3
 80025ee:	441a      	add	r2, r3
 80025f0:	1192      	asrs	r2, r2, #6
 80025f2:	17db      	asrs	r3, r3, #31
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	60bb      	str	r3, [r7, #8]
        if (x < OLED_WIDTH && y < OLED_HEIGHT)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80025fc:	dc0a      	bgt.n	8002614 <display_frame_oled+0x84>
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2b3f      	cmp	r3, #63	@ 0x3f
 8002602:	dc07      	bgt.n	8002614 <display_frame_oled+0x84>
        {                                         // Boundary check
            OLED_WritePixel(x, y, pixel ? 1 : 0); // Draw pixel (1 for white, 0 for black)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	b21b      	sxth	r3, r3
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	b211      	sxth	r1, r2
 800260c:	7cfa      	ldrb	r2, [r7, #19]
 800260e:	4618      	mov	r0, r3
 8002610:	f7fe fbd4 	bl	8000dbc <OLED_WritePixel>
    for (int i = 0; i < 114 * 64; i++)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f5b3 5fe4 	cmp.w	r3, #7296	@ 0x1c80
 8002620:	dbbd      	blt.n	800259e <display_frame_oled+0xe>

    // 退出视频播放状态在这里！
    /*code here*/

    // OLED_SmartUpdate();
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	8fb823ef 	.word	0x8fb823ef

08002630 <video_player_init>:

void video_player_init()
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
    // Calculate total frames from the pointers array
    // Each pointer is 4 bytes (unsigned int). The last pointer marks the end of the last frame.
    // total_frames = (sizeof(pointers) / sizeof(unsigned int)) - 1;
    W25Q64_Read(Video_Basic_Addr, (uint8_t *)&total_frames, sizeof(total_frames)); // Read the frame count from the flash memory, cast to uint8_t* and use sizeof
 8002634:	2204      	movs	r2, #4
 8002636:	4904      	ldr	r1, [pc, #16]	@ (8002648 <video_player_init+0x18>)
 8002638:	2000      	movs	r0, #0
 800263a:	f7fe f8dd 	bl	80007f8 <W25Q64_Read>
    current_frame_index = 0;
 800263e:	4b03      	ldr	r3, [pc, #12]	@ (800264c <video_player_init+0x1c>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20003d78 	.word	0x20003d78
 800264c:	20003d74 	.word	0x20003d74

08002650 <play_video>:

void play_video()
{
 8002650:	b580      	push	{r7, lr}
 8002652:	f5ad 7d68 	sub.w	sp, sp, #928	@ 0x3a0
 8002656:	af00      	add	r7, sp, #0
    unsigned char frame_buffer[920]; // Buffer for one decompressed frame (114*64/8 = 912, rounded up)

    if (total_frames == 0)
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <play_video+0x64>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <play_video+0x14>
    { // Initialize if not already done
        video_player_init();
 8002660:	f7ff ffe6 	bl	8002630 <video_player_init>
    }

    if (current_frame_index >= total_frames)
 8002664:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <play_video+0x68>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <play_video+0x64>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	429a      	cmp	r2, r3
 800266e:	d302      	bcc.n	8002676 <play_video+0x26>
    {
        current_frame_index = 0; // Loop back to the beginning or stop
 8002670:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <play_video+0x68>)
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
        // Optionally, you might want to stop playback here or signal completion
        // return; // Example: stop if you don't want looping
    }

    int a =get_target_frame_index(current_frame_index, frame_buffer, sizeof(frame_buffer));
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <play_video+0x68>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	1d39      	adds	r1, r7, #4
 800267c:	f44f 7266 	mov.w	r2, #920	@ 0x398
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f81b 	bl	80026bc <get_target_frame_index>
 8002686:	f8c7 039c 	str.w	r0, [r7, #924]	@ 0x39c

    // if (a > 0)
        display_frame_oled(frame_buffer);
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ff7f 	bl	8002590 <display_frame_oled>

    current_frame_index++; // Move to the next frame for the next call
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <play_video+0x68>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	3301      	adds	r3, #1
 8002698:	4a07      	ldr	r2, [pc, #28]	@ (80026b8 <play_video+0x68>)
 800269a:	6013      	str	r3, [r2, #0]
        
        
    OLED_DisplayInteger(32, 0, a); // Display error code for debugging
 800269c:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80026a0:	2100      	movs	r1, #0
 80026a2:	2020      	movs	r0, #32
 80026a4:	f7fe fd88 	bl	80011b8 <OLED_DisplayInteger>
    // Display the current frame index or decompressed_size for debugging
    // OLED_DisplayInteger(0, 0, current_frame_index);
    // For debugging, you might want to display decompressed_size:
    // OLED_DisplayInteger(0, 10, decompressed_size); 
}
 80026a8:	bf00      	nop
 80026aa:	f507 7768 	add.w	r7, r7, #928	@ 0x3a0
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20003d78 	.word	0x20003d78
 80026b8:	20003d74 	.word	0x20003d74

080026bc <get_target_frame_index>:
        current_frame_index = 0;
    }
}

int get_target_frame_index(unsigned int index, uint8_t *dst, size_t output_size)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	f5ad 7d70 	sub.w	sp, sp, #960	@ 0x3c0
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 80026c8:	f5a3 736d 	sub.w	r3, r3, #948	@ 0x3b4
 80026cc:	6018      	str	r0, [r3, #0]
 80026ce:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 80026d2:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 80026d6:	6019      	str	r1, [r3, #0]
 80026d8:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 80026dc:	f5a3 736f 	sub.w	r3, r3, #956	@ 0x3bc
 80026e0:	601a      	str	r2, [r3, #0]
    unsigned char temp[920]; 
    uint32_t compressed_length;
    uint32_t picture_start_offset;
    uint32_t total_frames_from_flash;

    W25Q64_Read(Video_Basic_Addr, (uint8_t *)&total_frames_from_flash, sizeof(total_frames_from_flash));
 80026e2:	f107 0310 	add.w	r3, r7, #16
 80026e6:	2204      	movs	r2, #4
 80026e8:	4619      	mov	r1, r3
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe f884 	bl	80007f8 <W25Q64_Read>
    picture_start_offset = sizeof(uint32_t) + (total_frames_from_flash + 1) * sizeof(uint32_t);
 80026f0:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 80026f4:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	3302      	adds	r3, #2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
    W25Q64_Read(Video_Basic_Addr + sizeof(uint32_t) + (index * sizeof(uint32_t)), (uint8_t *)&target_ptr_val, sizeof(target_ptr_val));
 8002702:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002706:	f5a3 736d 	sub.w	r3, r3, #948	@ 0x3b4
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	f507 716c 	add.w	r1, r7, #944	@ 0x3b0
 8002714:	2204      	movs	r2, #4
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe f86e 	bl	80007f8 <W25Q64_Read>
    W25Q64_Read(Video_Basic_Addr + sizeof(uint32_t) + ((index + 1) * sizeof(uint32_t)), (uint8_t *)&next_ptr_val, sizeof(next_ptr_val));
 800271c:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002720:	f5a3 736d 	sub.w	r3, r3, #948	@ 0x3b4
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	3302      	adds	r3, #2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	f507 716b 	add.w	r1, r7, #940	@ 0x3ac
 800272e:	2204      	movs	r2, #4
 8002730:	4618      	mov	r0, r3
 8002732:	f7fe f861 	bl	80007f8 <W25Q64_Read>

    compressed_length = next_ptr_val - target_ptr_val;
 8002736:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 800273a:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8

    if (compressed_length == 0)
 8002744:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8002748:	2b00      	cmp	r3, #0
 800274a:	d101      	bne.n	8002750 <get_target_frame_index+0x94>
    {
        return 0; 
 800274c:	2300      	movs	r3, #0
 800274e:	e030      	b.n	80027b2 <get_target_frame_index+0xf6>
    }
    if (next_ptr_val < target_ptr_val)
 8002750:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 8002754:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 8002758:	429a      	cmp	r2, r3
 800275a:	d202      	bcs.n	8002762 <get_target_frame_index+0xa6>
    {
        return -2; 
 800275c:	f06f 0301 	mvn.w	r3, #1
 8002760:	e027      	b.n	80027b2 <get_target_frame_index+0xf6>
    }
    if (compressed_length > sizeof(temp))
 8002762:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8002766:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800276a:	d902      	bls.n	8002772 <get_target_frame_index+0xb6>
    {
        return -1; 
 800276c:	f04f 33ff 	mov.w	r3, #4294967295
 8002770:	e01f      	b.n	80027b2 <get_target_frame_index+0xf6>
    }

    W25Q64_Read(Video_Basic_Addr + picture_start_offset + target_ptr_val, temp, compressed_length);
 8002772:	f8d7 23b0 	ldr.w	r2, [r7, #944]	@ 0x3b0
 8002776:	f8d7 33bc 	ldr.w	r3, [r7, #956]	@ 0x3bc
 800277a:	4413      	add	r3, r2
 800277c:	f107 0114 	add.w	r1, r7, #20
 8002780:	f8d7 23b8 	ldr.w	r2, [r7, #952]	@ 0x3b8
 8002784:	4618      	mov	r0, r3
 8002786:	f7fe f837 	bl	80007f8 <W25Q64_Read>

    int decompressed_bytes = lz77_decompress(temp, compressed_length, dst, output_size);
 800278a:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 800278e:	f5a3 736f 	sub.w	r3, r3, #956	@ 0x3bc
 8002792:	f507 7270 	add.w	r2, r7, #960	@ 0x3c0
 8002796:	f5a2 726e 	sub.w	r2, r2, #952	@ 0x3b8
 800279a:	f107 0014 	add.w	r0, r7, #20
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6812      	ldr	r2, [r2, #0]
 80027a2:	f8d7 13b8 	ldr.w	r1, [r7, #952]	@ 0x3b8
 80027a6:	f7ff fe55 	bl	8002454 <lz77_decompress>
 80027aa:	f8c7 03b4 	str.w	r0, [r7, #948]	@ 0x3b4
    return decompressed_bytes; 
 80027ae:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	f507 7770 	add.w	r7, r7, #960	@ 0x3c0
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027bc:	f7ff fd9e 	bl	80022fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027c0:	480b      	ldr	r0, [pc, #44]	@ (80027f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027c2:	490c      	ldr	r1, [pc, #48]	@ (80027f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027c4:	4a0c      	ldr	r2, [pc, #48]	@ (80027f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80027c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c8:	e002      	b.n	80027d0 <LoopCopyDataInit>

080027ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ce:	3304      	adds	r3, #4

080027d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d4:	d3f9      	bcc.n	80027ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d6:	4a09      	ldr	r2, [pc, #36]	@ (80027fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027d8:	4c09      	ldr	r4, [pc, #36]	@ (8002800 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027dc:	e001      	b.n	80027e2 <LoopFillZerobss>

080027de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e0:	3204      	adds	r2, #4

080027e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e4:	d3fb      	bcc.n	80027de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027e6:	f002 fd1d 	bl	8005224 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027ea:	f7fe f949 	bl	8000a80 <main>
  bx lr
 80027ee:	4770      	bx	lr
  ldr r0, =_sdata
 80027f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80027f8:	080076a8 	.word	0x080076a8
  ldr r2, =_sbss
 80027fc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002800:	20003ec8 	.word	0x20003ec8

08002804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002804:	e7fe      	b.n	8002804 <ADC1_2_IRQHandler>
	...

08002808 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800280c:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <HAL_Init+0x28>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a07      	ldr	r2, [pc, #28]	@ (8002830 <HAL_Init+0x28>)
 8002812:	f043 0310 	orr.w	r3, r3, #16
 8002816:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002818:	2003      	movs	r0, #3
 800281a:	f000 f947 	bl	8002aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800281e:	200f      	movs	r0, #15
 8002820:	f000 f808 	bl	8002834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002824:	f7ff fccc 	bl	80021c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40022000 	.word	0x40022000

08002834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800283c:	4b12      	ldr	r3, [pc, #72]	@ (8002888 <HAL_InitTick+0x54>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_InitTick+0x58>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	4619      	mov	r1, r3
 8002846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800284a:	fbb3 f3f1 	udiv	r3, r3, r1
 800284e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002852:	4618      	mov	r0, r3
 8002854:	f000 f95f 	bl	8002b16 <HAL_SYSTICK_Config>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e00e      	b.n	8002880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b0f      	cmp	r3, #15
 8002866:	d80a      	bhi.n	800287e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002868:	2200      	movs	r2, #0
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	f04f 30ff 	mov.w	r0, #4294967295
 8002870:	f000 f927 	bl	8002ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002874:	4a06      	ldr	r2, [pc, #24]	@ (8002890 <HAL_InitTick+0x5c>)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	e000      	b.n	8002880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
}
 8002880:	4618      	mov	r0, r3
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000004 	.word	0x20000004
 800288c:	2000000c 	.word	0x2000000c
 8002890:	20000008 	.word	0x20000008

08002894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002898:	4b05      	ldr	r3, [pc, #20]	@ (80028b0 <HAL_IncTick+0x1c>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <HAL_IncTick+0x20>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4413      	add	r3, r2
 80028a4:	4a03      	ldr	r2, [pc, #12]	@ (80028b4 <HAL_IncTick+0x20>)
 80028a6:	6013      	str	r3, [r2, #0]
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	2000000c 	.word	0x2000000c
 80028b4:	20003d7c 	.word	0x20003d7c

080028b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b02      	ldr	r3, [pc, #8]	@ (80028c8 <HAL_GetTick+0x10>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr
 80028c8:	20003d7c 	.word	0x20003d7c

080028cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d4:	f7ff fff0 	bl	80028b8 <HAL_GetTick>
 80028d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d005      	beq.n	80028f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <HAL_Delay+0x44>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	461a      	mov	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4413      	add	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028f2:	bf00      	nop
 80028f4:	f7ff ffe0 	bl	80028b8 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	429a      	cmp	r2, r3
 8002902:	d8f7      	bhi.n	80028f4 <HAL_Delay+0x28>
  {
  }
}
 8002904:	bf00      	nop
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	2000000c 	.word	0x2000000c

08002914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <__NVIC_SetPriorityGrouping+0x44>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002930:	4013      	ands	r3, r2
 8002932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800293c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002946:	4a04      	ldr	r2, [pc, #16]	@ (8002958 <__NVIC_SetPriorityGrouping+0x44>)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	60d3      	str	r3, [r2, #12]
}
 800294c:	bf00      	nop
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	e000ed00 	.word	0xe000ed00

0800295c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002960:	4b04      	ldr	r3, [pc, #16]	@ (8002974 <__NVIC_GetPriorityGrouping+0x18>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	0a1b      	lsrs	r3, r3, #8
 8002966:	f003 0307 	and.w	r3, r3, #7
}
 800296a:	4618      	mov	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	2b00      	cmp	r3, #0
 8002988:	db0b      	blt.n	80029a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	f003 021f 	and.w	r2, r3, #31
 8002990:	4906      	ldr	r1, [pc, #24]	@ (80029ac <__NVIC_EnableIRQ+0x34>)
 8002992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	2001      	movs	r0, #1
 800299a:	fa00 f202 	lsl.w	r2, r0, r2
 800299e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr
 80029ac:	e000e100 	.word	0xe000e100

080029b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	6039      	str	r1, [r7, #0]
 80029ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	db0a      	blt.n	80029da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	490c      	ldr	r1, [pc, #48]	@ (80029fc <__NVIC_SetPriority+0x4c>)
 80029ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ce:	0112      	lsls	r2, r2, #4
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	440b      	add	r3, r1
 80029d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d8:	e00a      	b.n	80029f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	4908      	ldr	r1, [pc, #32]	@ (8002a00 <__NVIC_SetPriority+0x50>)
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	3b04      	subs	r3, #4
 80029e8:	0112      	lsls	r2, r2, #4
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	440b      	add	r3, r1
 80029ee:	761a      	strb	r2, [r3, #24]
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	e000e100 	.word	0xe000e100
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b089      	sub	sp, #36	@ 0x24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f1c3 0307 	rsb	r3, r3, #7
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	bf28      	it	cs
 8002a22:	2304      	movcs	r3, #4
 8002a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3304      	adds	r3, #4
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d902      	bls.n	8002a34 <NVIC_EncodePriority+0x30>
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3b03      	subs	r3, #3
 8002a32:	e000      	b.n	8002a36 <NVIC_EncodePriority+0x32>
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	f04f 32ff 	mov.w	r2, #4294967295
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43da      	mvns	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	401a      	ands	r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	43d9      	mvns	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a5c:	4313      	orrs	r3, r2
         );
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3724      	adds	r7, #36	@ 0x24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr

08002a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a78:	d301      	bcc.n	8002a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e00f      	b.n	8002a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa8 <SysTick_Config+0x40>)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a86:	210f      	movs	r1, #15
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8c:	f7ff ff90 	bl	80029b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a90:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <SysTick_Config+0x40>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a96:	4b04      	ldr	r3, [pc, #16]	@ (8002aa8 <SysTick_Config+0x40>)
 8002a98:	2207      	movs	r2, #7
 8002a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	e000e010 	.word	0xe000e010

08002aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff2d 	bl	8002914 <__NVIC_SetPriorityGrouping>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b086      	sub	sp, #24
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	4603      	mov	r3, r0
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad4:	f7ff ff42 	bl	800295c <__NVIC_GetPriorityGrouping>
 8002ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	6978      	ldr	r0, [r7, #20]
 8002ae0:	f7ff ff90 	bl	8002a04 <NVIC_EncodePriority>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff5f 	bl	80029b0 <__NVIC_SetPriority>
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff ff35 	bl	8002978 <__NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7ff ffa2 	bl	8002a68 <SysTick_Config>
 8002b24:	4603      	mov	r3, r0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e043      	b.n	8002bce <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	4b22      	ldr	r3, [pc, #136]	@ (8002bd8 <HAL_DMA_Init+0xa8>)
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a22      	ldr	r2, [pc, #136]	@ (8002bdc <HAL_DMA_Init+0xac>)
 8002b52:	fba2 2303 	umull	r2, r3, r2, r3
 8002b56:	091b      	lsrs	r3, r3, #4
 8002b58:	009a      	lsls	r2, r3, #2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a1f      	ldr	r2, [pc, #124]	@ (8002be0 <HAL_DMA_Init+0xb0>)
 8002b62:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b7a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002b7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3714      	adds	r7, #20
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	bffdfff8 	.word	0xbffdfff8
 8002bdc:	cccccccd 	.word	0xcccccccd
 8002be0:	40020000 	.word	0x40020000

08002be4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	2204      	movs	r2, #4
 8002c02:	409a      	lsls	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d04f      	beq.n	8002cac <HAL_DMA_IRQHandler+0xc8>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0304 	and.w	r3, r3, #4
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d04a      	beq.n	8002cac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0320 	and.w	r3, r3, #32
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d107      	bne.n	8002c34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0204 	bic.w	r2, r2, #4
 8002c32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a66      	ldr	r2, [pc, #408]	@ (8002dd4 <HAL_DMA_IRQHandler+0x1f0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d029      	beq.n	8002c92 <HAL_DMA_IRQHandler+0xae>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a65      	ldr	r2, [pc, #404]	@ (8002dd8 <HAL_DMA_IRQHandler+0x1f4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d022      	beq.n	8002c8e <HAL_DMA_IRQHandler+0xaa>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a63      	ldr	r2, [pc, #396]	@ (8002ddc <HAL_DMA_IRQHandler+0x1f8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01a      	beq.n	8002c88 <HAL_DMA_IRQHandler+0xa4>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a62      	ldr	r2, [pc, #392]	@ (8002de0 <HAL_DMA_IRQHandler+0x1fc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d012      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x9e>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a60      	ldr	r2, [pc, #384]	@ (8002de4 <HAL_DMA_IRQHandler+0x200>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00a      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x98>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a5f      	ldr	r2, [pc, #380]	@ (8002de8 <HAL_DMA_IRQHandler+0x204>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d102      	bne.n	8002c76 <HAL_DMA_IRQHandler+0x92>
 8002c70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c74:	e00e      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c7a:	e00b      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c7c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c80:	e008      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c86:	e005      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c8c:	e002      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c8e:	2340      	movs	r3, #64	@ 0x40
 8002c90:	e000      	b.n	8002c94 <HAL_DMA_IRQHandler+0xb0>
 8002c92:	2304      	movs	r3, #4
 8002c94:	4a55      	ldr	r2, [pc, #340]	@ (8002dec <HAL_DMA_IRQHandler+0x208>)
 8002c96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 8094 	beq.w	8002dca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002caa:	e08e      	b.n	8002dca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	409a      	lsls	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d056      	beq.n	8002d6a <HAL_DMA_IRQHandler+0x186>
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d051      	beq.n	8002d6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0320 	and.w	r3, r3, #32
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10b      	bne.n	8002cec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 020a 	bic.w	r2, r2, #10
 8002ce2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a38      	ldr	r2, [pc, #224]	@ (8002dd4 <HAL_DMA_IRQHandler+0x1f0>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d029      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x166>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a37      	ldr	r2, [pc, #220]	@ (8002dd8 <HAL_DMA_IRQHandler+0x1f4>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d022      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x162>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a35      	ldr	r2, [pc, #212]	@ (8002ddc <HAL_DMA_IRQHandler+0x1f8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d01a      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x15c>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a34      	ldr	r2, [pc, #208]	@ (8002de0 <HAL_DMA_IRQHandler+0x1fc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d012      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x156>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a32      	ldr	r2, [pc, #200]	@ (8002de4 <HAL_DMA_IRQHandler+0x200>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d00a      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x150>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a31      	ldr	r2, [pc, #196]	@ (8002de8 <HAL_DMA_IRQHandler+0x204>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d102      	bne.n	8002d2e <HAL_DMA_IRQHandler+0x14a>
 8002d28:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d2c:	e00e      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d32:	e00b      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d38:	e008      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d3e:	e005      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d44:	e002      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d46:	2320      	movs	r3, #32
 8002d48:	e000      	b.n	8002d4c <HAL_DMA_IRQHandler+0x168>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	4a27      	ldr	r2, [pc, #156]	@ (8002dec <HAL_DMA_IRQHandler+0x208>)
 8002d4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d034      	beq.n	8002dca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d68:	e02f      	b.n	8002dca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	2208      	movs	r2, #8
 8002d70:	409a      	lsls	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d028      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x1e8>
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d023      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 020e 	bic.w	r2, r2, #14
 8002d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d9c:	2101      	movs	r1, #1
 8002d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002da2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d004      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	4798      	blx	r3
    }
  }
  return;
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
}
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40020008 	.word	0x40020008
 8002dd8:	4002001c 	.word	0x4002001c
 8002ddc:	40020030 	.word	0x40020030
 8002de0:	40020044 	.word	0x40020044
 8002de4:	40020058 	.word	0x40020058
 8002de8:	4002006c 	.word	0x4002006c
 8002dec:	40020000 	.word	0x40020000

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b08b      	sub	sp, #44	@ 0x2c
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e02:	e169      	b.n	80030d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e04:	2201      	movs	r2, #1
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	69fa      	ldr	r2, [r7, #28]
 8002e14:	4013      	ands	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	f040 8158 	bne.w	80030d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a9a      	ldr	r2, [pc, #616]	@ (8003090 <HAL_GPIO_Init+0x2a0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d05e      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
 8002e2c:	4a98      	ldr	r2, [pc, #608]	@ (8003090 <HAL_GPIO_Init+0x2a0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d875      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e32:	4a98      	ldr	r2, [pc, #608]	@ (8003094 <HAL_GPIO_Init+0x2a4>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d058      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
 8002e38:	4a96      	ldr	r2, [pc, #600]	@ (8003094 <HAL_GPIO_Init+0x2a4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d86f      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e3e:	4a96      	ldr	r2, [pc, #600]	@ (8003098 <HAL_GPIO_Init+0x2a8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d052      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
 8002e44:	4a94      	ldr	r2, [pc, #592]	@ (8003098 <HAL_GPIO_Init+0x2a8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d869      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e4a:	4a94      	ldr	r2, [pc, #592]	@ (800309c <HAL_GPIO_Init+0x2ac>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d04c      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
 8002e50:	4a92      	ldr	r2, [pc, #584]	@ (800309c <HAL_GPIO_Init+0x2ac>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d863      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e56:	4a92      	ldr	r2, [pc, #584]	@ (80030a0 <HAL_GPIO_Init+0x2b0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d046      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
 8002e5c:	4a90      	ldr	r2, [pc, #576]	@ (80030a0 <HAL_GPIO_Init+0x2b0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d85d      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e62:	2b12      	cmp	r3, #18
 8002e64:	d82a      	bhi.n	8002ebc <HAL_GPIO_Init+0xcc>
 8002e66:	2b12      	cmp	r3, #18
 8002e68:	d859      	bhi.n	8002f1e <HAL_GPIO_Init+0x12e>
 8002e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e70 <HAL_GPIO_Init+0x80>)
 8002e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e70:	08002eeb 	.word	0x08002eeb
 8002e74:	08002ec5 	.word	0x08002ec5
 8002e78:	08002ed7 	.word	0x08002ed7
 8002e7c:	08002f19 	.word	0x08002f19
 8002e80:	08002f1f 	.word	0x08002f1f
 8002e84:	08002f1f 	.word	0x08002f1f
 8002e88:	08002f1f 	.word	0x08002f1f
 8002e8c:	08002f1f 	.word	0x08002f1f
 8002e90:	08002f1f 	.word	0x08002f1f
 8002e94:	08002f1f 	.word	0x08002f1f
 8002e98:	08002f1f 	.word	0x08002f1f
 8002e9c:	08002f1f 	.word	0x08002f1f
 8002ea0:	08002f1f 	.word	0x08002f1f
 8002ea4:	08002f1f 	.word	0x08002f1f
 8002ea8:	08002f1f 	.word	0x08002f1f
 8002eac:	08002f1f 	.word	0x08002f1f
 8002eb0:	08002f1f 	.word	0x08002f1f
 8002eb4:	08002ecd 	.word	0x08002ecd
 8002eb8:	08002ee1 	.word	0x08002ee1
 8002ebc:	4a79      	ldr	r2, [pc, #484]	@ (80030a4 <HAL_GPIO_Init+0x2b4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d013      	beq.n	8002eea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ec2:	e02c      	b.n	8002f1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	623b      	str	r3, [r7, #32]
          break;
 8002eca:	e029      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	623b      	str	r3, [r7, #32]
          break;
 8002ed4:	e024      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	3308      	adds	r3, #8
 8002edc:	623b      	str	r3, [r7, #32]
          break;
 8002ede:	e01f      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	330c      	adds	r3, #12
 8002ee6:	623b      	str	r3, [r7, #32]
          break;
 8002ee8:	e01a      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d102      	bne.n	8002ef8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ef2:	2304      	movs	r3, #4
 8002ef4:	623b      	str	r3, [r7, #32]
          break;
 8002ef6:	e013      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f00:	2308      	movs	r3, #8
 8002f02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	611a      	str	r2, [r3, #16]
          break;
 8002f0a:	e009      	b.n	8002f20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f0c:	2308      	movs	r3, #8
 8002f0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69fa      	ldr	r2, [r7, #28]
 8002f14:	615a      	str	r2, [r3, #20]
          break;
 8002f16:	e003      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	623b      	str	r3, [r7, #32]
          break;
 8002f1c:	e000      	b.n	8002f20 <HAL_GPIO_Init+0x130>
          break;
 8002f1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2bff      	cmp	r3, #255	@ 0xff
 8002f24:	d801      	bhi.n	8002f2a <HAL_GPIO_Init+0x13a>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	e001      	b.n	8002f2e <HAL_GPIO_Init+0x13e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	2bff      	cmp	r3, #255	@ 0xff
 8002f34:	d802      	bhi.n	8002f3c <HAL_GPIO_Init+0x14c>
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	e002      	b.n	8002f42 <HAL_GPIO_Init+0x152>
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3e:	3b08      	subs	r3, #8
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	210f      	movs	r1, #15
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	401a      	ands	r2, r3
 8002f54:	6a39      	ldr	r1, [r7, #32]
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 80b1 	beq.w	80030d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f70:	4b4d      	ldr	r3, [pc, #308]	@ (80030a8 <HAL_GPIO_Init+0x2b8>)
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	4a4c      	ldr	r2, [pc, #304]	@ (80030a8 <HAL_GPIO_Init+0x2b8>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6193      	str	r3, [r2, #24]
 8002f7c:	4b4a      	ldr	r3, [pc, #296]	@ (80030a8 <HAL_GPIO_Init+0x2b8>)
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f88:	4a48      	ldr	r2, [pc, #288]	@ (80030ac <HAL_GPIO_Init+0x2bc>)
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	3302      	adds	r3, #2
 8002f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	220f      	movs	r2, #15
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a40      	ldr	r2, [pc, #256]	@ (80030b0 <HAL_GPIO_Init+0x2c0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d013      	beq.n	8002fdc <HAL_GPIO_Init+0x1ec>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a3f      	ldr	r2, [pc, #252]	@ (80030b4 <HAL_GPIO_Init+0x2c4>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00d      	beq.n	8002fd8 <HAL_GPIO_Init+0x1e8>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80030b8 <HAL_GPIO_Init+0x2c8>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d007      	beq.n	8002fd4 <HAL_GPIO_Init+0x1e4>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a3d      	ldr	r2, [pc, #244]	@ (80030bc <HAL_GPIO_Init+0x2cc>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d101      	bne.n	8002fd0 <HAL_GPIO_Init+0x1e0>
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e006      	b.n	8002fde <HAL_GPIO_Init+0x1ee>
 8002fd0:	2304      	movs	r3, #4
 8002fd2:	e004      	b.n	8002fde <HAL_GPIO_Init+0x1ee>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e002      	b.n	8002fde <HAL_GPIO_Init+0x1ee>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e000      	b.n	8002fde <HAL_GPIO_Init+0x1ee>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fe0:	f002 0203 	and.w	r2, r2, #3
 8002fe4:	0092      	lsls	r2, r2, #2
 8002fe6:	4093      	lsls	r3, r2
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fee:	492f      	ldr	r1, [pc, #188]	@ (80030ac <HAL_GPIO_Init+0x2bc>)
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	089b      	lsrs	r3, r3, #2
 8002ff4:	3302      	adds	r3, #2
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d006      	beq.n	8003016 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003008:	4b2d      	ldr	r3, [pc, #180]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	492c      	ldr	r1, [pc, #176]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	4313      	orrs	r3, r2
 8003012:	608b      	str	r3, [r1, #8]
 8003014:	e006      	b.n	8003024 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003016:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	43db      	mvns	r3, r3
 800301e:	4928      	ldr	r1, [pc, #160]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003020:	4013      	ands	r3, r2
 8003022:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d006      	beq.n	800303e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003030:	4b23      	ldr	r3, [pc, #140]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003032:	68da      	ldr	r2, [r3, #12]
 8003034:	4922      	ldr	r1, [pc, #136]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	60cb      	str	r3, [r1, #12]
 800303c:	e006      	b.n	800304c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800303e:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	43db      	mvns	r3, r3
 8003046:	491e      	ldr	r1, [pc, #120]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003048:	4013      	ands	r3, r2
 800304a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d006      	beq.n	8003066 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003058:	4b19      	ldr	r3, [pc, #100]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	4918      	ldr	r1, [pc, #96]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
 8003064:	e006      	b.n	8003074 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003066:	4b16      	ldr	r3, [pc, #88]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	43db      	mvns	r3, r3
 800306e:	4914      	ldr	r1, [pc, #80]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003070:	4013      	ands	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d021      	beq.n	80030c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003080:	4b0f      	ldr	r3, [pc, #60]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	490e      	ldr	r1, [pc, #56]	@ (80030c0 <HAL_GPIO_Init+0x2d0>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	600b      	str	r3, [r1, #0]
 800308c:	e021      	b.n	80030d2 <HAL_GPIO_Init+0x2e2>
 800308e:	bf00      	nop
 8003090:	10320000 	.word	0x10320000
 8003094:	10310000 	.word	0x10310000
 8003098:	10220000 	.word	0x10220000
 800309c:	10210000 	.word	0x10210000
 80030a0:	10120000 	.word	0x10120000
 80030a4:	10110000 	.word	0x10110000
 80030a8:	40021000 	.word	0x40021000
 80030ac:	40010000 	.word	0x40010000
 80030b0:	40010800 	.word	0x40010800
 80030b4:	40010c00 	.word	0x40010c00
 80030b8:	40011000 	.word	0x40011000
 80030bc:	40011400 	.word	0x40011400
 80030c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030c4:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <HAL_GPIO_Init+0x304>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	4909      	ldr	r1, [pc, #36]	@ (80030f4 <HAL_GPIO_Init+0x304>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	3301      	adds	r3, #1
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030de:	fa22 f303 	lsr.w	r3, r2, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f47f ae8e 	bne.w	8002e04 <HAL_GPIO_Init+0x14>
  }
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	372c      	adds	r7, #44	@ 0x2c
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40010400 	.word	0x40010400

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003108:	787b      	ldrb	r3, [r7, #1]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003114:	e003      	b.n	800311e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003116:	887b      	ldrh	r3, [r7, #2]
 8003118:	041a      	lsls	r2, r3, #16
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	611a      	str	r2, [r3, #16]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e12b      	b.n	8003392 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7fd fc2c 	bl	80009ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2224      	movs	r2, #36	@ 0x24
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0201 	bic.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800317a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800318a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800318c:	f001 f832 	bl	80041f4 <HAL_RCC_GetPCLK1Freq>
 8003190:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	4a81      	ldr	r2, [pc, #516]	@ (800339c <HAL_I2C_Init+0x274>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d807      	bhi.n	80031ac <HAL_I2C_Init+0x84>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4a80      	ldr	r2, [pc, #512]	@ (80033a0 <HAL_I2C_Init+0x278>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	bf94      	ite	ls
 80031a4:	2301      	movls	r3, #1
 80031a6:	2300      	movhi	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	e006      	b.n	80031ba <HAL_I2C_Init+0x92>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4a7d      	ldr	r2, [pc, #500]	@ (80033a4 <HAL_I2C_Init+0x27c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	bf94      	ite	ls
 80031b4:	2301      	movls	r3, #1
 80031b6:	2300      	movhi	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0e7      	b.n	8003392 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	4a78      	ldr	r2, [pc, #480]	@ (80033a8 <HAL_I2C_Init+0x280>)
 80031c6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ca:	0c9b      	lsrs	r3, r3, #18
 80031cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	430a      	orrs	r2, r1
 80031e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	4a6a      	ldr	r2, [pc, #424]	@ (800339c <HAL_I2C_Init+0x274>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d802      	bhi.n	80031fc <HAL_I2C_Init+0xd4>
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	3301      	adds	r3, #1
 80031fa:	e009      	b.n	8003210 <HAL_I2C_Init+0xe8>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	4a69      	ldr	r2, [pc, #420]	@ (80033ac <HAL_I2C_Init+0x284>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	099b      	lsrs	r3, r3, #6
 800320e:	3301      	adds	r3, #1
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	430b      	orrs	r3, r1
 8003216:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003222:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	495c      	ldr	r1, [pc, #368]	@ (800339c <HAL_I2C_Init+0x274>)
 800322c:	428b      	cmp	r3, r1
 800322e:	d819      	bhi.n	8003264 <HAL_I2C_Init+0x13c>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1e59      	subs	r1, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	fbb1 f3f3 	udiv	r3, r1, r3
 800323e:	1c59      	adds	r1, r3, #1
 8003240:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003244:	400b      	ands	r3, r1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_I2C_Init+0x138>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1e59      	subs	r1, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	fbb1 f3f3 	udiv	r3, r1, r3
 8003258:	3301      	adds	r3, #1
 800325a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800325e:	e051      	b.n	8003304 <HAL_I2C_Init+0x1dc>
 8003260:	2304      	movs	r3, #4
 8003262:	e04f      	b.n	8003304 <HAL_I2C_Init+0x1dc>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d111      	bne.n	8003290 <HAL_I2C_Init+0x168>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	1e58      	subs	r0, r3, #1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6859      	ldr	r1, [r3, #4]
 8003274:	460b      	mov	r3, r1
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	440b      	add	r3, r1
 800327a:	fbb0 f3f3 	udiv	r3, r0, r3
 800327e:	3301      	adds	r3, #1
 8003280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e012      	b.n	80032b6 <HAL_I2C_Init+0x18e>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	1e58      	subs	r0, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6859      	ldr	r1, [r3, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	0099      	lsls	r1, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032a6:	3301      	adds	r3, #1
 80032a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_I2C_Init+0x196>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e022      	b.n	8003304 <HAL_I2C_Init+0x1dc>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10e      	bne.n	80032e4 <HAL_I2C_Init+0x1bc>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	1e58      	subs	r0, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6859      	ldr	r1, [r3, #4]
 80032ce:	460b      	mov	r3, r1
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	440b      	add	r3, r1
 80032d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d8:	3301      	adds	r3, #1
 80032da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032e2:	e00f      	b.n	8003304 <HAL_I2C_Init+0x1dc>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1e58      	subs	r0, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6859      	ldr	r1, [r3, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	0099      	lsls	r1, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032fa:	3301      	adds	r3, #1
 80032fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003300:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	6809      	ldr	r1, [r1, #0]
 8003308:	4313      	orrs	r3, r2
 800330a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69da      	ldr	r2, [r3, #28]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003332:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6911      	ldr	r1, [r2, #16]
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	68d2      	ldr	r2, [r2, #12]
 800333e:	4311      	orrs	r1, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	430b      	orrs	r3, r1
 8003346:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695a      	ldr	r2, [r3, #20]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	430a      	orrs	r2, r1
 8003362:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2220      	movs	r2, #32
 800337e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	000186a0 	.word	0x000186a0
 80033a0:	001e847f 	.word	0x001e847f
 80033a4:	003d08ff 	.word	0x003d08ff
 80033a8:	431bde83 	.word	0x431bde83
 80033ac:	10624dd3 	.word	0x10624dd3

080033b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b088      	sub	sp, #32
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	607a      	str	r2, [r7, #4]
 80033ba:	461a      	mov	r2, r3
 80033bc:	460b      	mov	r3, r1
 80033be:	817b      	strh	r3, [r7, #10]
 80033c0:	4613      	mov	r3, r2
 80033c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033c4:	f7ff fa78 	bl	80028b8 <HAL_GetTick>
 80033c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	f040 80e0 	bne.w	8003598 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	2319      	movs	r3, #25
 80033de:	2201      	movs	r2, #1
 80033e0:	4970      	ldr	r1, [pc, #448]	@ (80035a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f964 	bl	80036b0 <I2C_WaitOnFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80033ee:	2302      	movs	r3, #2
 80033f0:	e0d3      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_I2C_Master_Transmit+0x50>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e0cc      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b01      	cmp	r3, #1
 8003414:	d007      	beq.n	8003426 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f042 0201 	orr.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003434:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2221      	movs	r2, #33	@ 0x21
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2210      	movs	r2, #16
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	893a      	ldrh	r2, [r7, #8]
 8003456:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345c:	b29a      	uxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4a50      	ldr	r2, [pc, #320]	@ (80035a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003466:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003468:	8979      	ldrh	r1, [r7, #10]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	6a3a      	ldr	r2, [r7, #32]
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 f89c 	bl	80035ac <I2C_MasterRequestWrite>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e08d      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003494:	e066      	b.n	8003564 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	6a39      	ldr	r1, [r7, #32]
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 fa22 	bl	80038e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00d      	beq.n	80034c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d107      	bne.n	80034be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e06b      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c6:	781a      	ldrb	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	1c5a      	adds	r2, r3, #1
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b01      	subs	r3, #1
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d11b      	bne.n	8003538 <HAL_I2C_Master_Transmit+0x188>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003504:	2b00      	cmp	r3, #0
 8003506:	d017      	beq.n	8003538 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	6a39      	ldr	r1, [r7, #32]
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fa19 	bl	8003974 <I2C_WaitOnBTFFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00d      	beq.n	8003564 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	2b04      	cmp	r3, #4
 800354e:	d107      	bne.n	8003560 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e01a      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003568:	2b00      	cmp	r3, #0
 800356a:	d194      	bne.n	8003496 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003594:	2300      	movs	r3, #0
 8003596:	e000      	b.n	800359a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003598:	2302      	movs	r3, #2
  }
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	00100002 	.word	0x00100002
 80035a8:	ffff0000 	.word	0xffff0000

080035ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af02      	add	r7, sp, #8
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	607a      	str	r2, [r7, #4]
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	460b      	mov	r3, r1
 80035ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d006      	beq.n	80035d6 <I2C_MasterRequestWrite+0x2a>
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d003      	beq.n	80035d6 <I2C_MasterRequestWrite+0x2a>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035d4:	d108      	bne.n	80035e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	e00b      	b.n	8003600 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	2b12      	cmp	r3, #18
 80035ee:	d107      	bne.n	8003600 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 f84f 	bl	80036b0 <I2C_WaitOnFlagUntilTimeout>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00d      	beq.n	8003634 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003626:	d103      	bne.n	8003630 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e035      	b.n	80036a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800363c:	d108      	bne.n	8003650 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800363e:	897b      	ldrh	r3, [r7, #10]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	461a      	mov	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800364c:	611a      	str	r2, [r3, #16]
 800364e:	e01b      	b.n	8003688 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003650:	897b      	ldrh	r3, [r7, #10]
 8003652:	11db      	asrs	r3, r3, #7
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f003 0306 	and.w	r3, r3, #6
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f063 030f 	orn	r3, r3, #15
 8003660:	b2da      	uxtb	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	490e      	ldr	r1, [pc, #56]	@ (80036a8 <I2C_MasterRequestWrite+0xfc>)
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f898 	bl	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e010      	b.n	80036a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800367e:	897b      	ldrh	r3, [r7, #10]
 8003680:	b2da      	uxtb	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	4907      	ldr	r1, [pc, #28]	@ (80036ac <I2C_MasterRequestWrite+0x100>)
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f888 	bl	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3718      	adds	r7, #24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	00010008 	.word	0x00010008
 80036ac:	00010002 	.word	0x00010002

080036b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	4613      	mov	r3, r2
 80036be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036c0:	e048      	b.n	8003754 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c8:	d044      	beq.n	8003754 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ca:	f7ff f8f5 	bl	80028b8 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d302      	bcc.n	80036e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d139      	bne.n	8003754 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	0c1b      	lsrs	r3, r3, #16
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d10d      	bne.n	8003706 <I2C_WaitOnFlagUntilTimeout+0x56>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	43da      	mvns	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	4013      	ands	r3, r2
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	461a      	mov	r2, r3
 8003704:	e00c      	b.n	8003720 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	43da      	mvns	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4013      	ands	r3, r2
 8003712:	b29b      	uxth	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
 8003720:	79fb      	ldrb	r3, [r7, #7]
 8003722:	429a      	cmp	r2, r3
 8003724:	d116      	bne.n	8003754 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	f043 0220 	orr.w	r2, r3, #32
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e023      	b.n	800379c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	0c1b      	lsrs	r3, r3, #16
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d10d      	bne.n	800377a <I2C_WaitOnFlagUntilTimeout+0xca>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	43da      	mvns	r2, r3
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	4013      	ands	r3, r2
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf0c      	ite	eq
 8003770:	2301      	moveq	r3, #1
 8003772:	2300      	movne	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	461a      	mov	r2, r3
 8003778:	e00c      	b.n	8003794 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	43da      	mvns	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	429a      	cmp	r2, r3
 8003798:	d093      	beq.n	80036c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037b2:	e071      	b.n	8003898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c2:	d123      	bne.n	800380c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f8:	f043 0204 	orr.w	r2, r3, #4
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e067      	b.n	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003812:	d041      	beq.n	8003898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003814:	f7ff f850 	bl	80028b8 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	429a      	cmp	r2, r3
 8003822:	d302      	bcc.n	800382a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d136      	bne.n	8003898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	0c1b      	lsrs	r3, r3, #16
 800382e:	b2db      	uxtb	r3, r3
 8003830:	2b01      	cmp	r3, #1
 8003832:	d10c      	bne.n	800384e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	43da      	mvns	r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	4013      	ands	r3, r2
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	bf14      	ite	ne
 8003846:	2301      	movne	r3, #1
 8003848:	2300      	moveq	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	e00b      	b.n	8003866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	43da      	mvns	r2, r3
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	4013      	ands	r3, r2
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	bf14      	ite	ne
 8003860:	2301      	movne	r3, #1
 8003862:	2300      	moveq	r3, #0
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d016      	beq.n	8003898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003884:	f043 0220 	orr.w	r2, r3, #32
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e021      	b.n	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	0c1b      	lsrs	r3, r3, #16
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d10c      	bne.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	43da      	mvns	r2, r3
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	4013      	ands	r3, r2
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	bf14      	ite	ne
 80038b4:	2301      	movne	r3, #1
 80038b6:	2300      	moveq	r3, #0
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	e00b      	b.n	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	43da      	mvns	r2, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	4013      	ands	r3, r2
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	bf14      	ite	ne
 80038ce:	2301      	movne	r3, #1
 80038d0:	2300      	moveq	r3, #0
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f47f af6d 	bne.w	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f0:	e034      	b.n	800395c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f886 	bl	8003a04 <I2C_IsAcknowledgeFailed>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e034      	b.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d028      	beq.n	800395c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390a:	f7fe ffd5 	bl	80028b8 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	429a      	cmp	r2, r3
 8003918:	d302      	bcc.n	8003920 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d11d      	bne.n	800395c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392a:	2b80      	cmp	r3, #128	@ 0x80
 800392c:	d016      	beq.n	800395c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	f043 0220 	orr.w	r2, r3, #32
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e007      	b.n	800396c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003966:	2b80      	cmp	r3, #128	@ 0x80
 8003968:	d1c3      	bne.n	80038f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003980:	e034      	b.n	80039ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f83e 	bl	8003a04 <I2C_IsAcknowledgeFailed>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e034      	b.n	80039fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003998:	d028      	beq.n	80039ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399a:	f7fe ff8d 	bl	80028b8 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d302      	bcc.n	80039b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11d      	bne.n	80039ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	f003 0304 	and.w	r3, r3, #4
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d016      	beq.n	80039ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	f043 0220 	orr.w	r2, r3, #32
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e007      	b.n	80039fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	f003 0304 	and.w	r3, r3, #4
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d1c3      	bne.n	8003982 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a1a:	d11b      	bne.n	8003a54 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a24:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	f043 0204 	orr.w	r2, r3, #4
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bc80      	pop	{r7}
 8003a5e:	4770      	bx	lr

08003a60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e272      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 8087 	beq.w	8003b8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a80:	4b92      	ldr	r3, [pc, #584]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 030c 	and.w	r3, r3, #12
 8003a88:	2b04      	cmp	r3, #4
 8003a8a:	d00c      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a8c:	4b8f      	ldr	r3, [pc, #572]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d112      	bne.n	8003abe <HAL_RCC_OscConfig+0x5e>
 8003a98:	4b8c      	ldr	r3, [pc, #560]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa4:	d10b      	bne.n	8003abe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa6:	4b89      	ldr	r3, [pc, #548]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d06c      	beq.n	8003b8c <HAL_RCC_OscConfig+0x12c>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d168      	bne.n	8003b8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e24c      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x76>
 8003ac8:	4b80      	ldr	r3, [pc, #512]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a7f      	ldr	r2, [pc, #508]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	e02e      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x98>
 8003ade:	4b7b      	ldr	r3, [pc, #492]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a7a      	ldr	r2, [pc, #488]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	4b78      	ldr	r3, [pc, #480]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a77      	ldr	r2, [pc, #476]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003af0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	e01d      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b00:	d10c      	bne.n	8003b1c <HAL_RCC_OscConfig+0xbc>
 8003b02:	4b72      	ldr	r3, [pc, #456]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a71      	ldr	r2, [pc, #452]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	4b6f      	ldr	r3, [pc, #444]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a6e      	ldr	r2, [pc, #440]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	e00b      	b.n	8003b34 <HAL_RCC_OscConfig+0xd4>
 8003b1c:	4b6b      	ldr	r3, [pc, #428]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a6a      	ldr	r2, [pc, #424]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b26:	6013      	str	r3, [r2, #0]
 8003b28:	4b68      	ldr	r3, [pc, #416]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a67      	ldr	r2, [pc, #412]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d013      	beq.n	8003b64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe febc 	bl	80028b8 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b44:	f7fe feb8 	bl	80028b8 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	@ 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e200      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b56:	4b5d      	ldr	r3, [pc, #372]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0f0      	beq.n	8003b44 <HAL_RCC_OscConfig+0xe4>
 8003b62:	e014      	b.n	8003b8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b64:	f7fe fea8 	bl	80028b8 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b6c:	f7fe fea4 	bl	80028b8 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b64      	cmp	r3, #100	@ 0x64
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e1ec      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b7e:	4b53      	ldr	r3, [pc, #332]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x10c>
 8003b8a:	e000      	b.n	8003b8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d063      	beq.n	8003c62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b9a:	4b4c      	ldr	r3, [pc, #304]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 030c 	and.w	r3, r3, #12
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00b      	beq.n	8003bbe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ba6:	4b49      	ldr	r3, [pc, #292]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d11c      	bne.n	8003bec <HAL_RCC_OscConfig+0x18c>
 8003bb2:	4b46      	ldr	r3, [pc, #280]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d116      	bne.n	8003bec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bbe:	4b43      	ldr	r3, [pc, #268]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x176>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d001      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e1c0      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4939      	ldr	r1, [pc, #228]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bea:	e03a      	b.n	8003c62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d020      	beq.n	8003c36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bf4:	4b36      	ldr	r3, [pc, #216]	@ (8003cd0 <HAL_RCC_OscConfig+0x270>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfa:	f7fe fe5d 	bl	80028b8 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c02:	f7fe fe59 	bl	80028b8 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e1a1      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c14:	4b2d      	ldr	r3, [pc, #180]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0f0      	beq.n	8003c02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c20:	4b2a      	ldr	r3, [pc, #168]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4927      	ldr	r1, [pc, #156]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	600b      	str	r3, [r1, #0]
 8003c34:	e015      	b.n	8003c62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c36:	4b26      	ldr	r3, [pc, #152]	@ (8003cd0 <HAL_RCC_OscConfig+0x270>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3c:	f7fe fe3c 	bl	80028b8 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c44:	f7fe fe38 	bl	80028b8 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e180      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c56:	4b1d      	ldr	r3, [pc, #116]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f0      	bne.n	8003c44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d03a      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d019      	beq.n	8003caa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c76:	4b17      	ldr	r3, [pc, #92]	@ (8003cd4 <HAL_RCC_OscConfig+0x274>)
 8003c78:	2201      	movs	r2, #1
 8003c7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7c:	f7fe fe1c 	bl	80028b8 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c84:	f7fe fe18 	bl	80028b8 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e160      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ccc <HAL_RCC_OscConfig+0x26c>)
 8003c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	f000 faba 	bl	800421c <RCC_Delay>
 8003ca8:	e01c      	b.n	8003ce4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003caa:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd4 <HAL_RCC_OscConfig+0x274>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fe fe02 	bl	80028b8 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cb6:	e00f      	b.n	8003cd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fe fdfe 	bl	80028b8 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d908      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e146      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	42420000 	.word	0x42420000
 8003cd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd8:	4b92      	ldr	r3, [pc, #584]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1e9      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 80a6 	beq.w	8003e3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cf6:	4b8b      	ldr	r3, [pc, #556]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10d      	bne.n	8003d1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d02:	4b88      	ldr	r3, [pc, #544]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	4a87      	ldr	r2, [pc, #540]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0c:	61d3      	str	r3, [r2, #28]
 8003d0e:	4b85      	ldr	r3, [pc, #532]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	60bb      	str	r3, [r7, #8]
 8003d18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1e:	4b82      	ldr	r3, [pc, #520]	@ (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d118      	bne.n	8003d5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d2a:	4b7f      	ldr	r3, [pc, #508]	@ (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a7e      	ldr	r2, [pc, #504]	@ (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d36:	f7fe fdbf 	bl	80028b8 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d3e:	f7fe fdbb 	bl	80028b8 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b64      	cmp	r3, #100	@ 0x64
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e103      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d50:	4b75      	ldr	r3, [pc, #468]	@ (8003f28 <HAL_RCC_OscConfig+0x4c8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f0      	beq.n	8003d3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d106      	bne.n	8003d72 <HAL_RCC_OscConfig+0x312>
 8003d64:	4b6f      	ldr	r3, [pc, #444]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	4a6e      	ldr	r2, [pc, #440]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	6213      	str	r3, [r2, #32]
 8003d70:	e02d      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10c      	bne.n	8003d94 <HAL_RCC_OscConfig+0x334>
 8003d7a:	4b6a      	ldr	r3, [pc, #424]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	4a69      	ldr	r2, [pc, #420]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f023 0301 	bic.w	r3, r3, #1
 8003d84:	6213      	str	r3, [r2, #32]
 8003d86:	4b67      	ldr	r3, [pc, #412]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a66      	ldr	r2, [pc, #408]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	f023 0304 	bic.w	r3, r3, #4
 8003d90:	6213      	str	r3, [r2, #32]
 8003d92:	e01c      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b05      	cmp	r3, #5
 8003d9a:	d10c      	bne.n	8003db6 <HAL_RCC_OscConfig+0x356>
 8003d9c:	4b61      	ldr	r3, [pc, #388]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	4a60      	ldr	r2, [pc, #384]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003da2:	f043 0304 	orr.w	r3, r3, #4
 8003da6:	6213      	str	r3, [r2, #32]
 8003da8:	4b5e      	ldr	r3, [pc, #376]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	4a5d      	ldr	r2, [pc, #372]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	6213      	str	r3, [r2, #32]
 8003db4:	e00b      	b.n	8003dce <HAL_RCC_OscConfig+0x36e>
 8003db6:	4b5b      	ldr	r3, [pc, #364]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	4a5a      	ldr	r2, [pc, #360]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	f023 0301 	bic.w	r3, r3, #1
 8003dc0:	6213      	str	r3, [r2, #32]
 8003dc2:	4b58      	ldr	r3, [pc, #352]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4a57      	ldr	r2, [pc, #348]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f023 0304 	bic.w	r3, r3, #4
 8003dcc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d015      	beq.n	8003e02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd6:	f7fe fd6f 	bl	80028b8 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ddc:	e00a      	b.n	8003df4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dde:	f7fe fd6b 	bl	80028b8 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e0b1      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df4:	4b4b      	ldr	r3, [pc, #300]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ee      	beq.n	8003dde <HAL_RCC_OscConfig+0x37e>
 8003e00:	e014      	b.n	8003e2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e02:	f7fe fd59 	bl	80028b8 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e08:	e00a      	b.n	8003e20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0a:	f7fe fd55 	bl	80028b8 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e09b      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e20:	4b40      	ldr	r3, [pc, #256]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1ee      	bne.n	8003e0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e2c:	7dfb      	ldrb	r3, [r7, #23]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d105      	bne.n	8003e3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e32:	4b3c      	ldr	r3, [pc, #240]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	4a3b      	ldr	r2, [pc, #236]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 8087 	beq.w	8003f56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e48:	4b36      	ldr	r3, [pc, #216]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d061      	beq.n	8003f18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d146      	bne.n	8003eea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5c:	4b33      	ldr	r3, [pc, #204]	@ (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e62:	f7fe fd29 	bl	80028b8 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6a:	f7fe fd25 	bl	80028b8 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e06d      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e7c:	4b29      	ldr	r3, [pc, #164]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f0      	bne.n	8003e6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e90:	d108      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e92:	4b24      	ldr	r3, [pc, #144]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	4921      	ldr	r1, [pc, #132]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a19      	ldr	r1, [r3, #32]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	491b      	ldr	r1, [pc, #108]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fe fcf9 	bl	80028b8 <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fe fcf5 	bl	80028b8 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e03d      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003edc:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f0      	beq.n	8003eca <HAL_RCC_OscConfig+0x46a>
 8003ee8:	e035      	b.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eea:	4b10      	ldr	r3, [pc, #64]	@ (8003f2c <HAL_RCC_OscConfig+0x4cc>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fe fce2 	bl	80028b8 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fe fcde 	bl	80028b8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e026      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f0a:	4b06      	ldr	r3, [pc, #24]	@ (8003f24 <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x498>
 8003f16:	e01e      	b.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e019      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
 8003f24:	40021000 	.word	0x40021000
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f30:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <HAL_RCC_OscConfig+0x500>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d106      	bne.n	8003f52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d001      	beq.n	8003f56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40021000 	.word	0x40021000

08003f64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0d0      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f78:	4b6a      	ldr	r3, [pc, #424]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d910      	bls.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f86:	4b67      	ldr	r3, [pc, #412]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 0207 	bic.w	r2, r3, #7
 8003f8e:	4965      	ldr	r1, [pc, #404]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b63      	ldr	r3, [pc, #396]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0b8      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d020      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d005      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc0:	4b59      	ldr	r3, [pc, #356]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	4a58      	ldr	r2, [pc, #352]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fd8:	4b53      	ldr	r3, [pc, #332]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	4a52      	ldr	r2, [pc, #328]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003fe2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe4:	4b50      	ldr	r3, [pc, #320]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	494d      	ldr	r1, [pc, #308]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d040      	beq.n	8004084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b47      	ldr	r3, [pc, #284]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d115      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e07f      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d107      	bne.n	8004032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004022:	4b41      	ldr	r3, [pc, #260]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e073      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004032:	4b3d      	ldr	r3, [pc, #244]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e06b      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004042:	4b39      	ldr	r3, [pc, #228]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f023 0203 	bic.w	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4936      	ldr	r1, [pc, #216]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004050:	4313      	orrs	r3, r2
 8004052:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004054:	f7fe fc30 	bl	80028b8 <HAL_GetTick>
 8004058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405a:	e00a      	b.n	8004072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800405c:	f7fe fc2c 	bl	80028b8 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e053      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004072:	4b2d      	ldr	r3, [pc, #180]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f003 020c 	and.w	r2, r3, #12
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	429a      	cmp	r2, r3
 8004082:	d1eb      	bne.n	800405c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004084:	4b27      	ldr	r3, [pc, #156]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d210      	bcs.n	80040b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b24      	ldr	r3, [pc, #144]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 0207 	bic.w	r2, r3, #7
 800409a:	4922      	ldr	r1, [pc, #136]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b20      	ldr	r3, [pc, #128]	@ (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e032      	b.n	800411a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c0:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4916      	ldr	r1, [pc, #88]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040de:	4b12      	ldr	r3, [pc, #72]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	490e      	ldr	r1, [pc, #56]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040f2:	f000 f821 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 80040f6:	4602      	mov	r2, r0
 80040f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	490a      	ldr	r1, [pc, #40]	@ (800412c <HAL_RCC_ClockConfig+0x1c8>)
 8004104:	5ccb      	ldrb	r3, [r1, r3]
 8004106:	fa22 f303 	lsr.w	r3, r2, r3
 800410a:	4a09      	ldr	r2, [pc, #36]	@ (8004130 <HAL_RCC_ClockConfig+0x1cc>)
 800410c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800410e:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <HAL_RCC_ClockConfig+0x1d0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7fe fb8e 	bl	8002834 <HAL_InitTick>

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40022000 	.word	0x40022000
 8004128:	40021000 	.word	0x40021000
 800412c:	08007250 	.word	0x08007250
 8004130:	20000004 	.word	0x20000004
 8004134:	20000008 	.word	0x20000008

08004138 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	2300      	movs	r3, #0
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	2300      	movs	r3, #0
 800414c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004152:	4b1e      	ldr	r3, [pc, #120]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f003 030c 	and.w	r3, r3, #12
 800415e:	2b04      	cmp	r3, #4
 8004160:	d002      	beq.n	8004168 <HAL_RCC_GetSysClockFreq+0x30>
 8004162:	2b08      	cmp	r3, #8
 8004164:	d003      	beq.n	800416e <HAL_RCC_GetSysClockFreq+0x36>
 8004166:	e027      	b.n	80041b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004168:	4b19      	ldr	r3, [pc, #100]	@ (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800416a:	613b      	str	r3, [r7, #16]
      break;
 800416c:	e027      	b.n	80041be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	0c9b      	lsrs	r3, r3, #18
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	4a17      	ldr	r2, [pc, #92]	@ (80041d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004178:	5cd3      	ldrb	r3, [r2, r3]
 800417a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d010      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004186:	4b11      	ldr	r3, [pc, #68]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	0c5b      	lsrs	r3, r3, #17
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	4a11      	ldr	r2, [pc, #68]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004192:	5cd3      	ldrb	r3, [r2, r3]
 8004194:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a0d      	ldr	r2, [pc, #52]	@ (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800419a:	fb03 f202 	mul.w	r2, r3, r2
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a4:	617b      	str	r3, [r7, #20]
 80041a6:	e004      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a0c      	ldr	r2, [pc, #48]	@ (80041dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80041ac:	fb02 f303 	mul.w	r3, r2, r3
 80041b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	613b      	str	r3, [r7, #16]
      break;
 80041b6:	e002      	b.n	80041be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041b8:	4b05      	ldr	r3, [pc, #20]	@ (80041d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80041ba:	613b      	str	r3, [r7, #16]
      break;
 80041bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041be:	693b      	ldr	r3, [r7, #16]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	371c      	adds	r7, #28
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bc80      	pop	{r7}
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40021000 	.word	0x40021000
 80041d0:	007a1200 	.word	0x007a1200
 80041d4:	08007268 	.word	0x08007268
 80041d8:	08007278 	.word	0x08007278
 80041dc:	003d0900 	.word	0x003d0900

080041e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041e4:	4b02      	ldr	r3, [pc, #8]	@ (80041f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80041e6:	681b      	ldr	r3, [r3, #0]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr
 80041f0:	20000004 	.word	0x20000004

080041f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041f8:	f7ff fff2 	bl	80041e0 <HAL_RCC_GetHCLKFreq>
 80041fc:	4602      	mov	r2, r0
 80041fe:	4b05      	ldr	r3, [pc, #20]	@ (8004214 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0a1b      	lsrs	r3, r3, #8
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	4903      	ldr	r1, [pc, #12]	@ (8004218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800420a:	5ccb      	ldrb	r3, [r1, r3]
 800420c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004210:	4618      	mov	r0, r3
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40021000 	.word	0x40021000
 8004218:	08007260 	.word	0x08007260

0800421c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004224:	4b0a      	ldr	r3, [pc, #40]	@ (8004250 <RCC_Delay+0x34>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a0a      	ldr	r2, [pc, #40]	@ (8004254 <RCC_Delay+0x38>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	0a5b      	lsrs	r3, r3, #9
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004238:	bf00      	nop
  }
  while (Delay --);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	1e5a      	subs	r2, r3, #1
 800423e:	60fa      	str	r2, [r7, #12]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1f9      	bne.n	8004238 <RCC_Delay+0x1c>
}
 8004244:	bf00      	nop
 8004246:	bf00      	nop
 8004248:	3714      	adds	r7, #20
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr
 8004250:	20000004 	.word	0x20000004
 8004254:	10624dd3 	.word	0x10624dd3

08004258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e076      	b.n	8004358 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426e:	2b00      	cmp	r3, #0
 8004270:	d108      	bne.n	8004284 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800427a:	d009      	beq.n	8004290 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
 8004282:	e005      	b.n	8004290 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d106      	bne.n	80042b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7fd ff3c 	bl	8002128 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004300:	431a      	orrs	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004314:	ea42 0103 	orr.w	r1, r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	0c1a      	lsrs	r2, r3, #16
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f002 0204 	and.w	r2, r2, #4
 8004336:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	69da      	ldr	r2, [r3, #28]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004346:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004370:	f7fe faa2 	bl	80028b8 <HAL_GetTick>
 8004374:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004376:	88fb      	ldrh	r3, [r7, #6]
 8004378:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b01      	cmp	r3, #1
 8004384:	d001      	beq.n	800438a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004386:	2302      	movs	r3, #2
 8004388:	e12a      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_SPI_Transmit+0x36>
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e122      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d101      	bne.n	80043a8 <HAL_SPI_Transmit+0x48>
 80043a4:	2302      	movs	r3, #2
 80043a6:	e11b      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2203      	movs	r2, #3
 80043b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	88fa      	ldrh	r2, [r7, #6]
 80043ce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f6:	d10f      	bne.n	8004418 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004406:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004416:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004422:	2b40      	cmp	r3, #64	@ 0x40
 8004424:	d007      	beq.n	8004436 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004434:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800443e:	d152      	bne.n	80044e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <HAL_SPI_Transmit+0xee>
 8004448:	8b7b      	ldrh	r3, [r7, #26]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d145      	bne.n	80044da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004452:	881a      	ldrh	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	1c9a      	adds	r2, r3, #2
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004472:	e032      	b.n	80044da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b02      	cmp	r3, #2
 8004480:	d112      	bne.n	80044a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004486:	881a      	ldrh	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004492:	1c9a      	adds	r2, r3, #2
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800449c:	b29b      	uxth	r3, r3
 800449e:	3b01      	subs	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044a6:	e018      	b.n	80044da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044a8:	f7fe fa06 	bl	80028b8 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d803      	bhi.n	80044c0 <HAL_SPI_Transmit+0x160>
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044be:	d102      	bne.n	80044c6 <HAL_SPI_Transmit+0x166>
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d109      	bne.n	80044da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e082      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1c7      	bne.n	8004474 <HAL_SPI_Transmit+0x114>
 80044e4:	e053      	b.n	800458e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <HAL_SPI_Transmit+0x194>
 80044ee:	8b7b      	ldrh	r3, [r7, #26]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d147      	bne.n	8004584 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	330c      	adds	r3, #12
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	1c5a      	adds	r2, r3, #1
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004510:	b29b      	uxth	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800451a:	e033      	b.n	8004584 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b02      	cmp	r3, #2
 8004528:	d113      	bne.n	8004552 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	330c      	adds	r3, #12
 8004534:	7812      	ldrb	r2, [r2, #0]
 8004536:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004546:	b29b      	uxth	r3, r3
 8004548:	3b01      	subs	r3, #1
 800454a:	b29a      	uxth	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004550:	e018      	b.n	8004584 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004552:	f7fe f9b1 	bl	80028b8 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d803      	bhi.n	800456a <HAL_SPI_Transmit+0x20a>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004568:	d102      	bne.n	8004570 <HAL_SPI_Transmit+0x210>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d109      	bne.n	8004584 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e02d      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1c6      	bne.n	800451c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800458e:	69fa      	ldr	r2, [r7, #28]
 8004590:	6839      	ldr	r1, [r7, #0]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 fbc4 	bl	8004d20 <SPI_EndRxTxTransaction>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2220      	movs	r2, #32
 80045a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ac:	2300      	movs	r3, #0
 80045ae:	617b      	str	r3, [r7, #20]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	617b      	str	r3, [r7, #20]
 80045c0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80045de:	2300      	movs	r3, #0
  }
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3720      	adds	r7, #32
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b088      	sub	sp, #32
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	603b      	str	r3, [r7, #0]
 80045f4:	4613      	mov	r3, r2
 80045f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2b01      	cmp	r3, #1
 8004602:	d001      	beq.n	8004608 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004604:	2302      	movs	r3, #2
 8004606:	e104      	b.n	8004812 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004610:	d112      	bne.n	8004638 <HAL_SPI_Receive+0x50>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10e      	bne.n	8004638 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2204      	movs	r2, #4
 800461e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004622:	88fa      	ldrh	r2, [r7, #6]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	68b9      	ldr	r1, [r7, #8]
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f8f3 	bl	800481a <HAL_SPI_TransmitReceive>
 8004634:	4603      	mov	r3, r0
 8004636:	e0ec      	b.n	8004812 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004638:	f7fe f93e 	bl	80028b8 <HAL_GetTick>
 800463c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <HAL_SPI_Receive+0x62>
 8004644:	88fb      	ldrh	r3, [r7, #6]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e0e1      	b.n	8004812 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_SPI_Receive+0x74>
 8004658:	2302      	movs	r3, #2
 800465a:	e0da      	b.n	8004812 <HAL_SPI_Receive+0x22a>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2204      	movs	r2, #4
 8004668:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	88fa      	ldrh	r2, [r7, #6]
 800467c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	88fa      	ldrh	r2, [r7, #6]
 8004682:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046aa:	d10f      	bne.n	80046cc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046ca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	d007      	beq.n	80046ea <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046e8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d170      	bne.n	80047d4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80046f2:	e035      	b.n	8004760 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d115      	bne.n	800472e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f103 020c 	add.w	r2, r3, #12
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470e:	7812      	ldrb	r2, [r2, #0]
 8004710:	b2d2      	uxtb	r2, r2
 8004712:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004722:	b29b      	uxth	r3, r3
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800472c:	e018      	b.n	8004760 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800472e:	f7fe f8c3 	bl	80028b8 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d803      	bhi.n	8004746 <HAL_SPI_Receive+0x15e>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004744:	d102      	bne.n	800474c <HAL_SPI_Receive+0x164>
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e058      	b.n	8004812 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1c4      	bne.n	80046f4 <HAL_SPI_Receive+0x10c>
 800476a:	e038      	b.n	80047de <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b01      	cmp	r3, #1
 8004778:	d113      	bne.n	80047a2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68da      	ldr	r2, [r3, #12]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004784:	b292      	uxth	r2, r2
 8004786:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478c:	1c9a      	adds	r2, r3, #2
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004796:	b29b      	uxth	r3, r3
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047a0:	e018      	b.n	80047d4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047a2:	f7fe f889 	bl	80028b8 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d803      	bhi.n	80047ba <HAL_SPI_Receive+0x1d2>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b8:	d102      	bne.n	80047c0 <HAL_SPI_Receive+0x1d8>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e01e      	b.n	8004812 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1c6      	bne.n	800476c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	6839      	ldr	r1, [r7, #0]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 fa4a 	bl	8004c7c <SPI_EndRxTransaction>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2220      	movs	r2, #32
 80047f2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004810:	2300      	movs	r3, #0
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b08a      	sub	sp, #40	@ 0x28
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
 8004826:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004828:	2301      	movs	r3, #1
 800482a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800482c:	f7fe f844 	bl	80028b8 <HAL_GetTick>
 8004830:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004838:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004840:	887b      	ldrh	r3, [r7, #2]
 8004842:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004844:	7ffb      	ldrb	r3, [r7, #31]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d00c      	beq.n	8004864 <HAL_SPI_TransmitReceive+0x4a>
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004850:	d106      	bne.n	8004860 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d102      	bne.n	8004860 <HAL_SPI_TransmitReceive+0x46>
 800485a:	7ffb      	ldrb	r3, [r7, #31]
 800485c:	2b04      	cmp	r3, #4
 800485e:	d001      	beq.n	8004864 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004860:	2302      	movs	r3, #2
 8004862:	e17f      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d005      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x5c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x5c>
 8004870:	887b      	ldrh	r3, [r7, #2]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e174      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004880:	2b01      	cmp	r3, #1
 8004882:	d101      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x6e>
 8004884:	2302      	movs	r3, #2
 8004886:	e16d      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b04      	cmp	r3, #4
 800489a:	d003      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2205      	movs	r2, #5
 80048a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	887a      	ldrh	r2, [r7, #2]
 80048b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	887a      	ldrh	r2, [r7, #2]
 80048ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	887a      	ldrh	r2, [r7, #2]
 80048c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	887a      	ldrh	r2, [r7, #2]
 80048cc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d007      	beq.n	80048f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004900:	d17e      	bne.n	8004a00 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <HAL_SPI_TransmitReceive+0xf6>
 800490a:	8afb      	ldrh	r3, [r7, #22]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d16c      	bne.n	80049ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004914:	881a      	ldrh	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004920:	1c9a      	adds	r2, r3, #2
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800492a:	b29b      	uxth	r3, r3
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004934:	e059      	b.n	80049ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b02      	cmp	r3, #2
 8004942:	d11b      	bne.n	800497c <HAL_SPI_TransmitReceive+0x162>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d016      	beq.n	800497c <HAL_SPI_TransmitReceive+0x162>
 800494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004950:	2b01      	cmp	r3, #1
 8004952:	d113      	bne.n	800497c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	881a      	ldrh	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004964:	1c9a      	adds	r2, r3, #2
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b01      	cmp	r3, #1
 8004988:	d119      	bne.n	80049be <HAL_SPI_TransmitReceive+0x1a4>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d014      	beq.n	80049be <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499e:	b292      	uxth	r2, r2
 80049a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a6:	1c9a      	adds	r2, r3, #2
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049ba:	2301      	movs	r3, #1
 80049bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049be:	f7fd ff7b 	bl	80028b8 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d80d      	bhi.n	80049ea <HAL_SPI_TransmitReceive+0x1d0>
 80049ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d4:	d009      	beq.n	80049ea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e0bc      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1a0      	bne.n	8004936 <HAL_SPI_TransmitReceive+0x11c>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d19b      	bne.n	8004936 <HAL_SPI_TransmitReceive+0x11c>
 80049fe:	e082      	b.n	8004b06 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <HAL_SPI_TransmitReceive+0x1f4>
 8004a08:	8afb      	ldrh	r3, [r7, #22]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d171      	bne.n	8004af2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	7812      	ldrb	r2, [r2, #0]
 8004a1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a34:	e05d      	b.n	8004af2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d11c      	bne.n	8004a7e <HAL_SPI_TransmitReceive+0x264>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d017      	beq.n	8004a7e <HAL_SPI_TransmitReceive+0x264>
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d114      	bne.n	8004a7e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	330c      	adds	r3, #12
 8004a5e:	7812      	ldrb	r2, [r2, #0]
 8004a60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d119      	bne.n	8004ac0 <HAL_SPI_TransmitReceive+0x2a6>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d014      	beq.n	8004ac0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68da      	ldr	r2, [r3, #12]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004abc:	2301      	movs	r3, #1
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ac0:	f7fd fefa 	bl	80028b8 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d803      	bhi.n	8004ad8 <HAL_SPI_TransmitReceive+0x2be>
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad6:	d102      	bne.n	8004ade <HAL_SPI_TransmitReceive+0x2c4>
 8004ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d109      	bne.n	8004af2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e038      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d19c      	bne.n	8004a36 <HAL_SPI_TransmitReceive+0x21c>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d197      	bne.n	8004a36 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b06:	6a3a      	ldr	r2, [r7, #32]
 8004b08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 f908 	bl	8004d20 <SPI_EndRxTxTransaction>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d008      	beq.n	8004b28 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e01d      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10a      	bne.n	8004b46 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b30:	2300      	movs	r3, #0
 8004b32:	613b      	str	r3, [r7, #16]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	613b      	str	r3, [r7, #16]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e000      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004b62:	2300      	movs	r3, #0
  }
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3728      	adds	r7, #40	@ 0x28
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	603b      	str	r3, [r7, #0]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b7c:	f7fd fe9c 	bl	80028b8 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b84:	1a9b      	subs	r3, r3, r2
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	4413      	add	r3, r2
 8004b8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b8c:	f7fd fe94 	bl	80028b8 <HAL_GetTick>
 8004b90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b92:	4b39      	ldr	r3, [pc, #228]	@ (8004c78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	015b      	lsls	r3, r3, #5
 8004b98:	0d1b      	lsrs	r3, r3, #20
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ba0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ba2:	e054      	b.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d050      	beq.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bac:	f7fd fe84 	bl	80028b8 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d902      	bls.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d13d      	bne.n	8004c3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bda:	d111      	bne.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004be4:	d004      	beq.n	8004bf0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bee:	d107      	bne.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c08:	d10f      	bne.n	8004c2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e017      	b.n	8004c6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4013      	ands	r3, r2
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	bf0c      	ite	eq
 8004c5e:	2301      	moveq	r3, #1
 8004c60:	2300      	movne	r3, #0
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	461a      	mov	r2, r3
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d19b      	bne.n	8004ba4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3720      	adds	r7, #32
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	20000004 	.word	0x20000004

08004c7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c90:	d111      	bne.n	8004cb6 <SPI_EndRxTransaction+0x3a>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c9a:	d004      	beq.n	8004ca6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ca4:	d107      	bne.n	8004cb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cb4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cbe:	d117      	bne.n	8004cf0 <SPI_EndRxTransaction+0x74>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc8:	d112      	bne.n	8004cf0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7ff ff49 	bl	8004b6c <SPI_WaitFlagStateUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01a      	beq.n	8004d16 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ce4:	f043 0220 	orr.w	r2, r3, #32
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e013      	b.n	8004d18 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2180      	movs	r1, #128	@ 0x80
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f7ff ff36 	bl	8004b6c <SPI_WaitFlagStateUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0a:	f043 0220 	orr.w	r2, r3, #32
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e000      	b.n	8004d18 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af02      	add	r7, sp, #8
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2201      	movs	r2, #1
 8004d34:	2102      	movs	r1, #2
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f7ff ff18 	bl	8004b6c <SPI_WaitFlagStateUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d007      	beq.n	8004d52 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d46:	f043 0220 	orr.w	r2, r3, #32
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e013      	b.n	8004d7a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2180      	movs	r1, #128	@ 0x80
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f7ff ff05 	bl	8004b6c <SPI_WaitFlagStateUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d007      	beq.n	8004d78 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	f043 0220 	orr.w	r2, r3, #32
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e000      	b.n	8004d7a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b086      	sub	sp, #24
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
 8004d8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e093      	b.n	8004ebe <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fd fb00 	bl	80023b0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dc6:	f023 0307 	bic.w	r3, r3, #7
 8004dca:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	f000 f904 	bl	8004fe4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e04:	f023 0303 	bic.w	r3, r3, #3
 8004e08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	021b      	lsls	r3, r3, #8
 8004e14:	4313      	orrs	r3, r2
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e22:	f023 030c 	bic.w	r3, r3, #12
 8004e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	69db      	ldr	r3, [r3, #28]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	011a      	lsls	r2, r3, #4
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	031b      	lsls	r3, r3, #12
 8004e52:	4313      	orrs	r3, r2
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004e60:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	011b      	lsls	r3, r3, #4
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3718      	adds	r7, #24
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b084      	sub	sp, #16
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
 8004ece:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ed6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ede:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ee6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004eee:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d110      	bne.n	8004f18 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d102      	bne.n	8004f02 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004efc:	7b7b      	ldrb	r3, [r7, #13]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d001      	beq.n	8004f06 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e069      	b.n	8004fda <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2202      	movs	r2, #2
 8004f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f16:	e031      	b.n	8004f7c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	d110      	bne.n	8004f40 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f1e:	7bbb      	ldrb	r3, [r7, #14]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d102      	bne.n	8004f2a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f24:	7b3b      	ldrb	r3, [r7, #12]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d001      	beq.n	8004f2e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e055      	b.n	8004fda <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2202      	movs	r2, #2
 8004f32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f3e:	e01d      	b.n	8004f7c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f40:	7bfb      	ldrb	r3, [r7, #15]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d108      	bne.n	8004f58 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f46:	7bbb      	ldrb	r3, [r7, #14]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d105      	bne.n	8004f58 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f4c:	7b7b      	ldrb	r3, [r7, #13]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d102      	bne.n	8004f58 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f52:	7b3b      	ldrb	r3, [r7, #12]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d001      	beq.n	8004f5c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e03e      	b.n	8004fda <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_TIM_Encoder_Start+0xc4>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	d008      	beq.n	8004f9a <HAL_TIM_Encoder_Start+0xd4>
 8004f88:	e00f      	b.n	8004faa <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	2100      	movs	r1, #0
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 f894 	bl	80050c0 <TIM_CCxChannelCmd>
      break;
 8004f98:	e016      	b.n	8004fc8 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	2104      	movs	r1, #4
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 f88c 	bl	80050c0 <TIM_CCxChannelCmd>
      break;
 8004fa8:	e00e      	b.n	8004fc8 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 f884 	bl	80050c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	2104      	movs	r1, #4
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f87d 	bl	80050c0 <TIM_CCxChannelCmd>
      break;
 8004fc6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f042 0201 	orr.w	r2, r2, #1
 8004fd6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a2f      	ldr	r2, [pc, #188]	@ (80050b4 <TIM_Base_SetConfig+0xd0>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00b      	beq.n	8005014 <TIM_Base_SetConfig+0x30>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005002:	d007      	beq.n	8005014 <TIM_Base_SetConfig+0x30>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a2c      	ldr	r2, [pc, #176]	@ (80050b8 <TIM_Base_SetConfig+0xd4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_Base_SetConfig+0x30>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a2b      	ldr	r2, [pc, #172]	@ (80050bc <TIM_Base_SetConfig+0xd8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d108      	bne.n	8005026 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	68fa      	ldr	r2, [r7, #12]
 8005022:	4313      	orrs	r3, r2
 8005024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a22      	ldr	r2, [pc, #136]	@ (80050b4 <TIM_Base_SetConfig+0xd0>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00b      	beq.n	8005046 <TIM_Base_SetConfig+0x62>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005034:	d007      	beq.n	8005046 <TIM_Base_SetConfig+0x62>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a1f      	ldr	r2, [pc, #124]	@ (80050b8 <TIM_Base_SetConfig+0xd4>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d003      	beq.n	8005046 <TIM_Base_SetConfig+0x62>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a1e      	ldr	r2, [pc, #120]	@ (80050bc <TIM_Base_SetConfig+0xd8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d108      	bne.n	8005058 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800504c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	4313      	orrs	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a0d      	ldr	r2, [pc, #52]	@ (80050b4 <TIM_Base_SetConfig+0xd0>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d103      	bne.n	800508c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d005      	beq.n	80050aa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f023 0201 	bic.w	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	611a      	str	r2, [r3, #16]
  }
}
 80050aa:	bf00      	nop
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr
 80050b4:	40012c00 	.word	0x40012c00
 80050b8:	40000400 	.word	0x40000400
 80050bc:	40000800 	.word	0x40000800

080050c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	2201      	movs	r2, #1
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a1a      	ldr	r2, [r3, #32]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	43db      	mvns	r3, r3
 80050e2:	401a      	ands	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a1a      	ldr	r2, [r3, #32]
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 031f 	and.w	r3, r3, #31
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	fa01 f303 	lsl.w	r3, r1, r3
 80050f8:	431a      	orrs	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	621a      	str	r2, [r3, #32]
}
 80050fe:	bf00      	nop
 8005100:	371c      	adds	r7, #28
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr

08005108 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800511c:	2302      	movs	r3, #2
 800511e:	e046      	b.n	80051ae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2202      	movs	r2, #2
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005146:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	4313      	orrs	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a16      	ldr	r2, [pc, #88]	@ (80051b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d00e      	beq.n	8005182 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800516c:	d009      	beq.n	8005182 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a12      	ldr	r2, [pc, #72]	@ (80051bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d004      	beq.n	8005182 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a10      	ldr	r2, [pc, #64]	@ (80051c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d10c      	bne.n	800519c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005188:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	4313      	orrs	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr
 80051b8:	40012c00 	.word	0x40012c00
 80051bc:	40000400 	.word	0x40000400
 80051c0:	40000800 	.word	0x40000800

080051c4 <siprintf>:
 80051c4:	b40e      	push	{r1, r2, r3}
 80051c6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80051ca:	b510      	push	{r4, lr}
 80051cc:	2400      	movs	r4, #0
 80051ce:	b09d      	sub	sp, #116	@ 0x74
 80051d0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80051d2:	9002      	str	r0, [sp, #8]
 80051d4:	9006      	str	r0, [sp, #24]
 80051d6:	9107      	str	r1, [sp, #28]
 80051d8:	9104      	str	r1, [sp, #16]
 80051da:	4809      	ldr	r0, [pc, #36]	@ (8005200 <siprintf+0x3c>)
 80051dc:	4909      	ldr	r1, [pc, #36]	@ (8005204 <siprintf+0x40>)
 80051de:	f853 2b04 	ldr.w	r2, [r3], #4
 80051e2:	9105      	str	r1, [sp, #20]
 80051e4:	6800      	ldr	r0, [r0, #0]
 80051e6:	a902      	add	r1, sp, #8
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80051ec:	f000 f9a0 	bl	8005530 <_svfiprintf_r>
 80051f0:	9b02      	ldr	r3, [sp, #8]
 80051f2:	701c      	strb	r4, [r3, #0]
 80051f4:	b01d      	add	sp, #116	@ 0x74
 80051f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051fa:	b003      	add	sp, #12
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	20000010 	.word	0x20000010
 8005204:	ffff0208 	.word	0xffff0208

08005208 <memset>:
 8005208:	4603      	mov	r3, r0
 800520a:	4402      	add	r2, r0
 800520c:	4293      	cmp	r3, r2
 800520e:	d100      	bne.n	8005212 <memset+0xa>
 8005210:	4770      	bx	lr
 8005212:	f803 1b01 	strb.w	r1, [r3], #1
 8005216:	e7f9      	b.n	800520c <memset+0x4>

08005218 <__errno>:
 8005218:	4b01      	ldr	r3, [pc, #4]	@ (8005220 <__errno+0x8>)
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000010 	.word	0x20000010

08005224 <__libc_init_array>:
 8005224:	b570      	push	{r4, r5, r6, lr}
 8005226:	2600      	movs	r6, #0
 8005228:	4d0c      	ldr	r5, [pc, #48]	@ (800525c <__libc_init_array+0x38>)
 800522a:	4c0d      	ldr	r4, [pc, #52]	@ (8005260 <__libc_init_array+0x3c>)
 800522c:	1b64      	subs	r4, r4, r5
 800522e:	10a4      	asrs	r4, r4, #2
 8005230:	42a6      	cmp	r6, r4
 8005232:	d109      	bne.n	8005248 <__libc_init_array+0x24>
 8005234:	f001 fed2 	bl	8006fdc <_init>
 8005238:	2600      	movs	r6, #0
 800523a:	4d0a      	ldr	r5, [pc, #40]	@ (8005264 <__libc_init_array+0x40>)
 800523c:	4c0a      	ldr	r4, [pc, #40]	@ (8005268 <__libc_init_array+0x44>)
 800523e:	1b64      	subs	r4, r4, r5
 8005240:	10a4      	asrs	r4, r4, #2
 8005242:	42a6      	cmp	r6, r4
 8005244:	d105      	bne.n	8005252 <__libc_init_array+0x2e>
 8005246:	bd70      	pop	{r4, r5, r6, pc}
 8005248:	f855 3b04 	ldr.w	r3, [r5], #4
 800524c:	4798      	blx	r3
 800524e:	3601      	adds	r6, #1
 8005250:	e7ee      	b.n	8005230 <__libc_init_array+0xc>
 8005252:	f855 3b04 	ldr.w	r3, [r5], #4
 8005256:	4798      	blx	r3
 8005258:	3601      	adds	r6, #1
 800525a:	e7f2      	b.n	8005242 <__libc_init_array+0x1e>
 800525c:	080076a0 	.word	0x080076a0
 8005260:	080076a0 	.word	0x080076a0
 8005264:	080076a0 	.word	0x080076a0
 8005268:	080076a4 	.word	0x080076a4

0800526c <__retarget_lock_acquire_recursive>:
 800526c:	4770      	bx	lr

0800526e <__retarget_lock_release_recursive>:
 800526e:	4770      	bx	lr

08005270 <memcpy>:
 8005270:	440a      	add	r2, r1
 8005272:	4291      	cmp	r1, r2
 8005274:	f100 33ff 	add.w	r3, r0, #4294967295
 8005278:	d100      	bne.n	800527c <memcpy+0xc>
 800527a:	4770      	bx	lr
 800527c:	b510      	push	{r4, lr}
 800527e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005282:	4291      	cmp	r1, r2
 8005284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005288:	d1f9      	bne.n	800527e <memcpy+0xe>
 800528a:	bd10      	pop	{r4, pc}

0800528c <_free_r>:
 800528c:	b538      	push	{r3, r4, r5, lr}
 800528e:	4605      	mov	r5, r0
 8005290:	2900      	cmp	r1, #0
 8005292:	d040      	beq.n	8005316 <_free_r+0x8a>
 8005294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005298:	1f0c      	subs	r4, r1, #4
 800529a:	2b00      	cmp	r3, #0
 800529c:	bfb8      	it	lt
 800529e:	18e4      	addlt	r4, r4, r3
 80052a0:	f000 f8de 	bl	8005460 <__malloc_lock>
 80052a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005318 <_free_r+0x8c>)
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	b933      	cbnz	r3, 80052b8 <_free_r+0x2c>
 80052aa:	6063      	str	r3, [r4, #4]
 80052ac:	6014      	str	r4, [r2, #0]
 80052ae:	4628      	mov	r0, r5
 80052b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052b4:	f000 b8da 	b.w	800546c <__malloc_unlock>
 80052b8:	42a3      	cmp	r3, r4
 80052ba:	d908      	bls.n	80052ce <_free_r+0x42>
 80052bc:	6820      	ldr	r0, [r4, #0]
 80052be:	1821      	adds	r1, r4, r0
 80052c0:	428b      	cmp	r3, r1
 80052c2:	bf01      	itttt	eq
 80052c4:	6819      	ldreq	r1, [r3, #0]
 80052c6:	685b      	ldreq	r3, [r3, #4]
 80052c8:	1809      	addeq	r1, r1, r0
 80052ca:	6021      	streq	r1, [r4, #0]
 80052cc:	e7ed      	b.n	80052aa <_free_r+0x1e>
 80052ce:	461a      	mov	r2, r3
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	b10b      	cbz	r3, 80052d8 <_free_r+0x4c>
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	d9fa      	bls.n	80052ce <_free_r+0x42>
 80052d8:	6811      	ldr	r1, [r2, #0]
 80052da:	1850      	adds	r0, r2, r1
 80052dc:	42a0      	cmp	r0, r4
 80052de:	d10b      	bne.n	80052f8 <_free_r+0x6c>
 80052e0:	6820      	ldr	r0, [r4, #0]
 80052e2:	4401      	add	r1, r0
 80052e4:	1850      	adds	r0, r2, r1
 80052e6:	4283      	cmp	r3, r0
 80052e8:	6011      	str	r1, [r2, #0]
 80052ea:	d1e0      	bne.n	80052ae <_free_r+0x22>
 80052ec:	6818      	ldr	r0, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	4408      	add	r0, r1
 80052f2:	6010      	str	r0, [r2, #0]
 80052f4:	6053      	str	r3, [r2, #4]
 80052f6:	e7da      	b.n	80052ae <_free_r+0x22>
 80052f8:	d902      	bls.n	8005300 <_free_r+0x74>
 80052fa:	230c      	movs	r3, #12
 80052fc:	602b      	str	r3, [r5, #0]
 80052fe:	e7d6      	b.n	80052ae <_free_r+0x22>
 8005300:	6820      	ldr	r0, [r4, #0]
 8005302:	1821      	adds	r1, r4, r0
 8005304:	428b      	cmp	r3, r1
 8005306:	bf01      	itttt	eq
 8005308:	6819      	ldreq	r1, [r3, #0]
 800530a:	685b      	ldreq	r3, [r3, #4]
 800530c:	1809      	addeq	r1, r1, r0
 800530e:	6021      	streq	r1, [r4, #0]
 8005310:	6063      	str	r3, [r4, #4]
 8005312:	6054      	str	r4, [r2, #4]
 8005314:	e7cb      	b.n	80052ae <_free_r+0x22>
 8005316:	bd38      	pop	{r3, r4, r5, pc}
 8005318:	20003ec4 	.word	0x20003ec4

0800531c <sbrk_aligned>:
 800531c:	b570      	push	{r4, r5, r6, lr}
 800531e:	4e0f      	ldr	r6, [pc, #60]	@ (800535c <sbrk_aligned+0x40>)
 8005320:	460c      	mov	r4, r1
 8005322:	6831      	ldr	r1, [r6, #0]
 8005324:	4605      	mov	r5, r0
 8005326:	b911      	cbnz	r1, 800532e <sbrk_aligned+0x12>
 8005328:	f000 fba8 	bl	8005a7c <_sbrk_r>
 800532c:	6030      	str	r0, [r6, #0]
 800532e:	4621      	mov	r1, r4
 8005330:	4628      	mov	r0, r5
 8005332:	f000 fba3 	bl	8005a7c <_sbrk_r>
 8005336:	1c43      	adds	r3, r0, #1
 8005338:	d103      	bne.n	8005342 <sbrk_aligned+0x26>
 800533a:	f04f 34ff 	mov.w	r4, #4294967295
 800533e:	4620      	mov	r0, r4
 8005340:	bd70      	pop	{r4, r5, r6, pc}
 8005342:	1cc4      	adds	r4, r0, #3
 8005344:	f024 0403 	bic.w	r4, r4, #3
 8005348:	42a0      	cmp	r0, r4
 800534a:	d0f8      	beq.n	800533e <sbrk_aligned+0x22>
 800534c:	1a21      	subs	r1, r4, r0
 800534e:	4628      	mov	r0, r5
 8005350:	f000 fb94 	bl	8005a7c <_sbrk_r>
 8005354:	3001      	adds	r0, #1
 8005356:	d1f2      	bne.n	800533e <sbrk_aligned+0x22>
 8005358:	e7ef      	b.n	800533a <sbrk_aligned+0x1e>
 800535a:	bf00      	nop
 800535c:	20003ec0 	.word	0x20003ec0

08005360 <_malloc_r>:
 8005360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005364:	1ccd      	adds	r5, r1, #3
 8005366:	f025 0503 	bic.w	r5, r5, #3
 800536a:	3508      	adds	r5, #8
 800536c:	2d0c      	cmp	r5, #12
 800536e:	bf38      	it	cc
 8005370:	250c      	movcc	r5, #12
 8005372:	2d00      	cmp	r5, #0
 8005374:	4606      	mov	r6, r0
 8005376:	db01      	blt.n	800537c <_malloc_r+0x1c>
 8005378:	42a9      	cmp	r1, r5
 800537a:	d904      	bls.n	8005386 <_malloc_r+0x26>
 800537c:	230c      	movs	r3, #12
 800537e:	6033      	str	r3, [r6, #0]
 8005380:	2000      	movs	r0, #0
 8005382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005386:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800545c <_malloc_r+0xfc>
 800538a:	f000 f869 	bl	8005460 <__malloc_lock>
 800538e:	f8d8 3000 	ldr.w	r3, [r8]
 8005392:	461c      	mov	r4, r3
 8005394:	bb44      	cbnz	r4, 80053e8 <_malloc_r+0x88>
 8005396:	4629      	mov	r1, r5
 8005398:	4630      	mov	r0, r6
 800539a:	f7ff ffbf 	bl	800531c <sbrk_aligned>
 800539e:	1c43      	adds	r3, r0, #1
 80053a0:	4604      	mov	r4, r0
 80053a2:	d158      	bne.n	8005456 <_malloc_r+0xf6>
 80053a4:	f8d8 4000 	ldr.w	r4, [r8]
 80053a8:	4627      	mov	r7, r4
 80053aa:	2f00      	cmp	r7, #0
 80053ac:	d143      	bne.n	8005436 <_malloc_r+0xd6>
 80053ae:	2c00      	cmp	r4, #0
 80053b0:	d04b      	beq.n	800544a <_malloc_r+0xea>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	4639      	mov	r1, r7
 80053b6:	4630      	mov	r0, r6
 80053b8:	eb04 0903 	add.w	r9, r4, r3
 80053bc:	f000 fb5e 	bl	8005a7c <_sbrk_r>
 80053c0:	4581      	cmp	r9, r0
 80053c2:	d142      	bne.n	800544a <_malloc_r+0xea>
 80053c4:	6821      	ldr	r1, [r4, #0]
 80053c6:	4630      	mov	r0, r6
 80053c8:	1a6d      	subs	r5, r5, r1
 80053ca:	4629      	mov	r1, r5
 80053cc:	f7ff ffa6 	bl	800531c <sbrk_aligned>
 80053d0:	3001      	adds	r0, #1
 80053d2:	d03a      	beq.n	800544a <_malloc_r+0xea>
 80053d4:	6823      	ldr	r3, [r4, #0]
 80053d6:	442b      	add	r3, r5
 80053d8:	6023      	str	r3, [r4, #0]
 80053da:	f8d8 3000 	ldr.w	r3, [r8]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	bb62      	cbnz	r2, 800543c <_malloc_r+0xdc>
 80053e2:	f8c8 7000 	str.w	r7, [r8]
 80053e6:	e00f      	b.n	8005408 <_malloc_r+0xa8>
 80053e8:	6822      	ldr	r2, [r4, #0]
 80053ea:	1b52      	subs	r2, r2, r5
 80053ec:	d420      	bmi.n	8005430 <_malloc_r+0xd0>
 80053ee:	2a0b      	cmp	r2, #11
 80053f0:	d917      	bls.n	8005422 <_malloc_r+0xc2>
 80053f2:	1961      	adds	r1, r4, r5
 80053f4:	42a3      	cmp	r3, r4
 80053f6:	6025      	str	r5, [r4, #0]
 80053f8:	bf18      	it	ne
 80053fa:	6059      	strne	r1, [r3, #4]
 80053fc:	6863      	ldr	r3, [r4, #4]
 80053fe:	bf08      	it	eq
 8005400:	f8c8 1000 	streq.w	r1, [r8]
 8005404:	5162      	str	r2, [r4, r5]
 8005406:	604b      	str	r3, [r1, #4]
 8005408:	4630      	mov	r0, r6
 800540a:	f000 f82f 	bl	800546c <__malloc_unlock>
 800540e:	f104 000b 	add.w	r0, r4, #11
 8005412:	1d23      	adds	r3, r4, #4
 8005414:	f020 0007 	bic.w	r0, r0, #7
 8005418:	1ac2      	subs	r2, r0, r3
 800541a:	bf1c      	itt	ne
 800541c:	1a1b      	subne	r3, r3, r0
 800541e:	50a3      	strne	r3, [r4, r2]
 8005420:	e7af      	b.n	8005382 <_malloc_r+0x22>
 8005422:	6862      	ldr	r2, [r4, #4]
 8005424:	42a3      	cmp	r3, r4
 8005426:	bf0c      	ite	eq
 8005428:	f8c8 2000 	streq.w	r2, [r8]
 800542c:	605a      	strne	r2, [r3, #4]
 800542e:	e7eb      	b.n	8005408 <_malloc_r+0xa8>
 8005430:	4623      	mov	r3, r4
 8005432:	6864      	ldr	r4, [r4, #4]
 8005434:	e7ae      	b.n	8005394 <_malloc_r+0x34>
 8005436:	463c      	mov	r4, r7
 8005438:	687f      	ldr	r7, [r7, #4]
 800543a:	e7b6      	b.n	80053aa <_malloc_r+0x4a>
 800543c:	461a      	mov	r2, r3
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	42a3      	cmp	r3, r4
 8005442:	d1fb      	bne.n	800543c <_malloc_r+0xdc>
 8005444:	2300      	movs	r3, #0
 8005446:	6053      	str	r3, [r2, #4]
 8005448:	e7de      	b.n	8005408 <_malloc_r+0xa8>
 800544a:	230c      	movs	r3, #12
 800544c:	4630      	mov	r0, r6
 800544e:	6033      	str	r3, [r6, #0]
 8005450:	f000 f80c 	bl	800546c <__malloc_unlock>
 8005454:	e794      	b.n	8005380 <_malloc_r+0x20>
 8005456:	6005      	str	r5, [r0, #0]
 8005458:	e7d6      	b.n	8005408 <_malloc_r+0xa8>
 800545a:	bf00      	nop
 800545c:	20003ec4 	.word	0x20003ec4

08005460 <__malloc_lock>:
 8005460:	4801      	ldr	r0, [pc, #4]	@ (8005468 <__malloc_lock+0x8>)
 8005462:	f7ff bf03 	b.w	800526c <__retarget_lock_acquire_recursive>
 8005466:	bf00      	nop
 8005468:	20003ebc 	.word	0x20003ebc

0800546c <__malloc_unlock>:
 800546c:	4801      	ldr	r0, [pc, #4]	@ (8005474 <__malloc_unlock+0x8>)
 800546e:	f7ff befe 	b.w	800526e <__retarget_lock_release_recursive>
 8005472:	bf00      	nop
 8005474:	20003ebc 	.word	0x20003ebc

08005478 <__ssputs_r>:
 8005478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800547c:	461f      	mov	r7, r3
 800547e:	688e      	ldr	r6, [r1, #8]
 8005480:	4682      	mov	sl, r0
 8005482:	42be      	cmp	r6, r7
 8005484:	460c      	mov	r4, r1
 8005486:	4690      	mov	r8, r2
 8005488:	680b      	ldr	r3, [r1, #0]
 800548a:	d82d      	bhi.n	80054e8 <__ssputs_r+0x70>
 800548c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005490:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005494:	d026      	beq.n	80054e4 <__ssputs_r+0x6c>
 8005496:	6965      	ldr	r5, [r4, #20]
 8005498:	6909      	ldr	r1, [r1, #16]
 800549a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800549e:	eba3 0901 	sub.w	r9, r3, r1
 80054a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80054a6:	1c7b      	adds	r3, r7, #1
 80054a8:	444b      	add	r3, r9
 80054aa:	106d      	asrs	r5, r5, #1
 80054ac:	429d      	cmp	r5, r3
 80054ae:	bf38      	it	cc
 80054b0:	461d      	movcc	r5, r3
 80054b2:	0553      	lsls	r3, r2, #21
 80054b4:	d527      	bpl.n	8005506 <__ssputs_r+0x8e>
 80054b6:	4629      	mov	r1, r5
 80054b8:	f7ff ff52 	bl	8005360 <_malloc_r>
 80054bc:	4606      	mov	r6, r0
 80054be:	b360      	cbz	r0, 800551a <__ssputs_r+0xa2>
 80054c0:	464a      	mov	r2, r9
 80054c2:	6921      	ldr	r1, [r4, #16]
 80054c4:	f7ff fed4 	bl	8005270 <memcpy>
 80054c8:	89a3      	ldrh	r3, [r4, #12]
 80054ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80054ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054d2:	81a3      	strh	r3, [r4, #12]
 80054d4:	6126      	str	r6, [r4, #16]
 80054d6:	444e      	add	r6, r9
 80054d8:	6026      	str	r6, [r4, #0]
 80054da:	463e      	mov	r6, r7
 80054dc:	6165      	str	r5, [r4, #20]
 80054de:	eba5 0509 	sub.w	r5, r5, r9
 80054e2:	60a5      	str	r5, [r4, #8]
 80054e4:	42be      	cmp	r6, r7
 80054e6:	d900      	bls.n	80054ea <__ssputs_r+0x72>
 80054e8:	463e      	mov	r6, r7
 80054ea:	4632      	mov	r2, r6
 80054ec:	4641      	mov	r1, r8
 80054ee:	6820      	ldr	r0, [r4, #0]
 80054f0:	f000 faaa 	bl	8005a48 <memmove>
 80054f4:	2000      	movs	r0, #0
 80054f6:	68a3      	ldr	r3, [r4, #8]
 80054f8:	1b9b      	subs	r3, r3, r6
 80054fa:	60a3      	str	r3, [r4, #8]
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	4433      	add	r3, r6
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005506:	462a      	mov	r2, r5
 8005508:	f000 fad6 	bl	8005ab8 <_realloc_r>
 800550c:	4606      	mov	r6, r0
 800550e:	2800      	cmp	r0, #0
 8005510:	d1e0      	bne.n	80054d4 <__ssputs_r+0x5c>
 8005512:	4650      	mov	r0, sl
 8005514:	6921      	ldr	r1, [r4, #16]
 8005516:	f7ff feb9 	bl	800528c <_free_r>
 800551a:	230c      	movs	r3, #12
 800551c:	f8ca 3000 	str.w	r3, [sl]
 8005520:	89a3      	ldrh	r3, [r4, #12]
 8005522:	f04f 30ff 	mov.w	r0, #4294967295
 8005526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800552a:	81a3      	strh	r3, [r4, #12]
 800552c:	e7e9      	b.n	8005502 <__ssputs_r+0x8a>
	...

08005530 <_svfiprintf_r>:
 8005530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005534:	4698      	mov	r8, r3
 8005536:	898b      	ldrh	r3, [r1, #12]
 8005538:	4607      	mov	r7, r0
 800553a:	061b      	lsls	r3, r3, #24
 800553c:	460d      	mov	r5, r1
 800553e:	4614      	mov	r4, r2
 8005540:	b09d      	sub	sp, #116	@ 0x74
 8005542:	d510      	bpl.n	8005566 <_svfiprintf_r+0x36>
 8005544:	690b      	ldr	r3, [r1, #16]
 8005546:	b973      	cbnz	r3, 8005566 <_svfiprintf_r+0x36>
 8005548:	2140      	movs	r1, #64	@ 0x40
 800554a:	f7ff ff09 	bl	8005360 <_malloc_r>
 800554e:	6028      	str	r0, [r5, #0]
 8005550:	6128      	str	r0, [r5, #16]
 8005552:	b930      	cbnz	r0, 8005562 <_svfiprintf_r+0x32>
 8005554:	230c      	movs	r3, #12
 8005556:	603b      	str	r3, [r7, #0]
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	b01d      	add	sp, #116	@ 0x74
 800555e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005562:	2340      	movs	r3, #64	@ 0x40
 8005564:	616b      	str	r3, [r5, #20]
 8005566:	2300      	movs	r3, #0
 8005568:	9309      	str	r3, [sp, #36]	@ 0x24
 800556a:	2320      	movs	r3, #32
 800556c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005570:	2330      	movs	r3, #48	@ 0x30
 8005572:	f04f 0901 	mov.w	r9, #1
 8005576:	f8cd 800c 	str.w	r8, [sp, #12]
 800557a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005714 <_svfiprintf_r+0x1e4>
 800557e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005582:	4623      	mov	r3, r4
 8005584:	469a      	mov	sl, r3
 8005586:	f813 2b01 	ldrb.w	r2, [r3], #1
 800558a:	b10a      	cbz	r2, 8005590 <_svfiprintf_r+0x60>
 800558c:	2a25      	cmp	r2, #37	@ 0x25
 800558e:	d1f9      	bne.n	8005584 <_svfiprintf_r+0x54>
 8005590:	ebba 0b04 	subs.w	fp, sl, r4
 8005594:	d00b      	beq.n	80055ae <_svfiprintf_r+0x7e>
 8005596:	465b      	mov	r3, fp
 8005598:	4622      	mov	r2, r4
 800559a:	4629      	mov	r1, r5
 800559c:	4638      	mov	r0, r7
 800559e:	f7ff ff6b 	bl	8005478 <__ssputs_r>
 80055a2:	3001      	adds	r0, #1
 80055a4:	f000 80a7 	beq.w	80056f6 <_svfiprintf_r+0x1c6>
 80055a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055aa:	445a      	add	r2, fp
 80055ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80055ae:	f89a 3000 	ldrb.w	r3, [sl]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 809f 	beq.w	80056f6 <_svfiprintf_r+0x1c6>
 80055b8:	2300      	movs	r3, #0
 80055ba:	f04f 32ff 	mov.w	r2, #4294967295
 80055be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055c2:	f10a 0a01 	add.w	sl, sl, #1
 80055c6:	9304      	str	r3, [sp, #16]
 80055c8:	9307      	str	r3, [sp, #28]
 80055ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80055ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80055d0:	4654      	mov	r4, sl
 80055d2:	2205      	movs	r2, #5
 80055d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055d8:	484e      	ldr	r0, [pc, #312]	@ (8005714 <_svfiprintf_r+0x1e4>)
 80055da:	f000 fa5f 	bl	8005a9c <memchr>
 80055de:	9a04      	ldr	r2, [sp, #16]
 80055e0:	b9d8      	cbnz	r0, 800561a <_svfiprintf_r+0xea>
 80055e2:	06d0      	lsls	r0, r2, #27
 80055e4:	bf44      	itt	mi
 80055e6:	2320      	movmi	r3, #32
 80055e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055ec:	0711      	lsls	r1, r2, #28
 80055ee:	bf44      	itt	mi
 80055f0:	232b      	movmi	r3, #43	@ 0x2b
 80055f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055f6:	f89a 3000 	ldrb.w	r3, [sl]
 80055fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80055fc:	d015      	beq.n	800562a <_svfiprintf_r+0xfa>
 80055fe:	4654      	mov	r4, sl
 8005600:	2000      	movs	r0, #0
 8005602:	f04f 0c0a 	mov.w	ip, #10
 8005606:	9a07      	ldr	r2, [sp, #28]
 8005608:	4621      	mov	r1, r4
 800560a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800560e:	3b30      	subs	r3, #48	@ 0x30
 8005610:	2b09      	cmp	r3, #9
 8005612:	d94b      	bls.n	80056ac <_svfiprintf_r+0x17c>
 8005614:	b1b0      	cbz	r0, 8005644 <_svfiprintf_r+0x114>
 8005616:	9207      	str	r2, [sp, #28]
 8005618:	e014      	b.n	8005644 <_svfiprintf_r+0x114>
 800561a:	eba0 0308 	sub.w	r3, r0, r8
 800561e:	fa09 f303 	lsl.w	r3, r9, r3
 8005622:	4313      	orrs	r3, r2
 8005624:	46a2      	mov	sl, r4
 8005626:	9304      	str	r3, [sp, #16]
 8005628:	e7d2      	b.n	80055d0 <_svfiprintf_r+0xa0>
 800562a:	9b03      	ldr	r3, [sp, #12]
 800562c:	1d19      	adds	r1, r3, #4
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	9103      	str	r1, [sp, #12]
 8005632:	2b00      	cmp	r3, #0
 8005634:	bfbb      	ittet	lt
 8005636:	425b      	neglt	r3, r3
 8005638:	f042 0202 	orrlt.w	r2, r2, #2
 800563c:	9307      	strge	r3, [sp, #28]
 800563e:	9307      	strlt	r3, [sp, #28]
 8005640:	bfb8      	it	lt
 8005642:	9204      	strlt	r2, [sp, #16]
 8005644:	7823      	ldrb	r3, [r4, #0]
 8005646:	2b2e      	cmp	r3, #46	@ 0x2e
 8005648:	d10a      	bne.n	8005660 <_svfiprintf_r+0x130>
 800564a:	7863      	ldrb	r3, [r4, #1]
 800564c:	2b2a      	cmp	r3, #42	@ 0x2a
 800564e:	d132      	bne.n	80056b6 <_svfiprintf_r+0x186>
 8005650:	9b03      	ldr	r3, [sp, #12]
 8005652:	3402      	adds	r4, #2
 8005654:	1d1a      	adds	r2, r3, #4
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	9203      	str	r2, [sp, #12]
 800565a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800565e:	9305      	str	r3, [sp, #20]
 8005660:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005718 <_svfiprintf_r+0x1e8>
 8005664:	2203      	movs	r2, #3
 8005666:	4650      	mov	r0, sl
 8005668:	7821      	ldrb	r1, [r4, #0]
 800566a:	f000 fa17 	bl	8005a9c <memchr>
 800566e:	b138      	cbz	r0, 8005680 <_svfiprintf_r+0x150>
 8005670:	2240      	movs	r2, #64	@ 0x40
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	eba0 000a 	sub.w	r0, r0, sl
 8005678:	4082      	lsls	r2, r0
 800567a:	4313      	orrs	r3, r2
 800567c:	3401      	adds	r4, #1
 800567e:	9304      	str	r3, [sp, #16]
 8005680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005684:	2206      	movs	r2, #6
 8005686:	4825      	ldr	r0, [pc, #148]	@ (800571c <_svfiprintf_r+0x1ec>)
 8005688:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800568c:	f000 fa06 	bl	8005a9c <memchr>
 8005690:	2800      	cmp	r0, #0
 8005692:	d036      	beq.n	8005702 <_svfiprintf_r+0x1d2>
 8005694:	4b22      	ldr	r3, [pc, #136]	@ (8005720 <_svfiprintf_r+0x1f0>)
 8005696:	bb1b      	cbnz	r3, 80056e0 <_svfiprintf_r+0x1b0>
 8005698:	9b03      	ldr	r3, [sp, #12]
 800569a:	3307      	adds	r3, #7
 800569c:	f023 0307 	bic.w	r3, r3, #7
 80056a0:	3308      	adds	r3, #8
 80056a2:	9303      	str	r3, [sp, #12]
 80056a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056a6:	4433      	add	r3, r6
 80056a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056aa:	e76a      	b.n	8005582 <_svfiprintf_r+0x52>
 80056ac:	460c      	mov	r4, r1
 80056ae:	2001      	movs	r0, #1
 80056b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80056b4:	e7a8      	b.n	8005608 <_svfiprintf_r+0xd8>
 80056b6:	2300      	movs	r3, #0
 80056b8:	f04f 0c0a 	mov.w	ip, #10
 80056bc:	4619      	mov	r1, r3
 80056be:	3401      	adds	r4, #1
 80056c0:	9305      	str	r3, [sp, #20]
 80056c2:	4620      	mov	r0, r4
 80056c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056c8:	3a30      	subs	r2, #48	@ 0x30
 80056ca:	2a09      	cmp	r2, #9
 80056cc:	d903      	bls.n	80056d6 <_svfiprintf_r+0x1a6>
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d0c6      	beq.n	8005660 <_svfiprintf_r+0x130>
 80056d2:	9105      	str	r1, [sp, #20]
 80056d4:	e7c4      	b.n	8005660 <_svfiprintf_r+0x130>
 80056d6:	4604      	mov	r4, r0
 80056d8:	2301      	movs	r3, #1
 80056da:	fb0c 2101 	mla	r1, ip, r1, r2
 80056de:	e7f0      	b.n	80056c2 <_svfiprintf_r+0x192>
 80056e0:	ab03      	add	r3, sp, #12
 80056e2:	9300      	str	r3, [sp, #0]
 80056e4:	462a      	mov	r2, r5
 80056e6:	4638      	mov	r0, r7
 80056e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005724 <_svfiprintf_r+0x1f4>)
 80056ea:	a904      	add	r1, sp, #16
 80056ec:	f3af 8000 	nop.w
 80056f0:	1c42      	adds	r2, r0, #1
 80056f2:	4606      	mov	r6, r0
 80056f4:	d1d6      	bne.n	80056a4 <_svfiprintf_r+0x174>
 80056f6:	89ab      	ldrh	r3, [r5, #12]
 80056f8:	065b      	lsls	r3, r3, #25
 80056fa:	f53f af2d 	bmi.w	8005558 <_svfiprintf_r+0x28>
 80056fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005700:	e72c      	b.n	800555c <_svfiprintf_r+0x2c>
 8005702:	ab03      	add	r3, sp, #12
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	462a      	mov	r2, r5
 8005708:	4638      	mov	r0, r7
 800570a:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <_svfiprintf_r+0x1f4>)
 800570c:	a904      	add	r1, sp, #16
 800570e:	f000 f87d 	bl	800580c <_printf_i>
 8005712:	e7ed      	b.n	80056f0 <_svfiprintf_r+0x1c0>
 8005714:	0800727a 	.word	0x0800727a
 8005718:	08007280 	.word	0x08007280
 800571c:	08007284 	.word	0x08007284
 8005720:	00000000 	.word	0x00000000
 8005724:	08005479 	.word	0x08005479

08005728 <_printf_common>:
 8005728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800572c:	4616      	mov	r6, r2
 800572e:	4698      	mov	r8, r3
 8005730:	688a      	ldr	r2, [r1, #8]
 8005732:	690b      	ldr	r3, [r1, #16]
 8005734:	4607      	mov	r7, r0
 8005736:	4293      	cmp	r3, r2
 8005738:	bfb8      	it	lt
 800573a:	4613      	movlt	r3, r2
 800573c:	6033      	str	r3, [r6, #0]
 800573e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005742:	460c      	mov	r4, r1
 8005744:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005748:	b10a      	cbz	r2, 800574e <_printf_common+0x26>
 800574a:	3301      	adds	r3, #1
 800574c:	6033      	str	r3, [r6, #0]
 800574e:	6823      	ldr	r3, [r4, #0]
 8005750:	0699      	lsls	r1, r3, #26
 8005752:	bf42      	ittt	mi
 8005754:	6833      	ldrmi	r3, [r6, #0]
 8005756:	3302      	addmi	r3, #2
 8005758:	6033      	strmi	r3, [r6, #0]
 800575a:	6825      	ldr	r5, [r4, #0]
 800575c:	f015 0506 	ands.w	r5, r5, #6
 8005760:	d106      	bne.n	8005770 <_printf_common+0x48>
 8005762:	f104 0a19 	add.w	sl, r4, #25
 8005766:	68e3      	ldr	r3, [r4, #12]
 8005768:	6832      	ldr	r2, [r6, #0]
 800576a:	1a9b      	subs	r3, r3, r2
 800576c:	42ab      	cmp	r3, r5
 800576e:	dc2b      	bgt.n	80057c8 <_printf_common+0xa0>
 8005770:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	3b00      	subs	r3, #0
 8005778:	bf18      	it	ne
 800577a:	2301      	movne	r3, #1
 800577c:	0692      	lsls	r2, r2, #26
 800577e:	d430      	bmi.n	80057e2 <_printf_common+0xba>
 8005780:	4641      	mov	r1, r8
 8005782:	4638      	mov	r0, r7
 8005784:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005788:	47c8      	blx	r9
 800578a:	3001      	adds	r0, #1
 800578c:	d023      	beq.n	80057d6 <_printf_common+0xae>
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	6922      	ldr	r2, [r4, #16]
 8005792:	f003 0306 	and.w	r3, r3, #6
 8005796:	2b04      	cmp	r3, #4
 8005798:	bf14      	ite	ne
 800579a:	2500      	movne	r5, #0
 800579c:	6833      	ldreq	r3, [r6, #0]
 800579e:	f04f 0600 	mov.w	r6, #0
 80057a2:	bf08      	it	eq
 80057a4:	68e5      	ldreq	r5, [r4, #12]
 80057a6:	f104 041a 	add.w	r4, r4, #26
 80057aa:	bf08      	it	eq
 80057ac:	1aed      	subeq	r5, r5, r3
 80057ae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80057b2:	bf08      	it	eq
 80057b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057b8:	4293      	cmp	r3, r2
 80057ba:	bfc4      	itt	gt
 80057bc:	1a9b      	subgt	r3, r3, r2
 80057be:	18ed      	addgt	r5, r5, r3
 80057c0:	42b5      	cmp	r5, r6
 80057c2:	d11a      	bne.n	80057fa <_printf_common+0xd2>
 80057c4:	2000      	movs	r0, #0
 80057c6:	e008      	b.n	80057da <_printf_common+0xb2>
 80057c8:	2301      	movs	r3, #1
 80057ca:	4652      	mov	r2, sl
 80057cc:	4641      	mov	r1, r8
 80057ce:	4638      	mov	r0, r7
 80057d0:	47c8      	blx	r9
 80057d2:	3001      	adds	r0, #1
 80057d4:	d103      	bne.n	80057de <_printf_common+0xb6>
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057de:	3501      	adds	r5, #1
 80057e0:	e7c1      	b.n	8005766 <_printf_common+0x3e>
 80057e2:	2030      	movs	r0, #48	@ 0x30
 80057e4:	18e1      	adds	r1, r4, r3
 80057e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057ea:	1c5a      	adds	r2, r3, #1
 80057ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057f0:	4422      	add	r2, r4
 80057f2:	3302      	adds	r3, #2
 80057f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057f8:	e7c2      	b.n	8005780 <_printf_common+0x58>
 80057fa:	2301      	movs	r3, #1
 80057fc:	4622      	mov	r2, r4
 80057fe:	4641      	mov	r1, r8
 8005800:	4638      	mov	r0, r7
 8005802:	47c8      	blx	r9
 8005804:	3001      	adds	r0, #1
 8005806:	d0e6      	beq.n	80057d6 <_printf_common+0xae>
 8005808:	3601      	adds	r6, #1
 800580a:	e7d9      	b.n	80057c0 <_printf_common+0x98>

0800580c <_printf_i>:
 800580c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005810:	7e0f      	ldrb	r7, [r1, #24]
 8005812:	4691      	mov	r9, r2
 8005814:	2f78      	cmp	r7, #120	@ 0x78
 8005816:	4680      	mov	r8, r0
 8005818:	460c      	mov	r4, r1
 800581a:	469a      	mov	sl, r3
 800581c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800581e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005822:	d807      	bhi.n	8005834 <_printf_i+0x28>
 8005824:	2f62      	cmp	r7, #98	@ 0x62
 8005826:	d80a      	bhi.n	800583e <_printf_i+0x32>
 8005828:	2f00      	cmp	r7, #0
 800582a:	f000 80d1 	beq.w	80059d0 <_printf_i+0x1c4>
 800582e:	2f58      	cmp	r7, #88	@ 0x58
 8005830:	f000 80b8 	beq.w	80059a4 <_printf_i+0x198>
 8005834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005838:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800583c:	e03a      	b.n	80058b4 <_printf_i+0xa8>
 800583e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005842:	2b15      	cmp	r3, #21
 8005844:	d8f6      	bhi.n	8005834 <_printf_i+0x28>
 8005846:	a101      	add	r1, pc, #4	@ (adr r1, 800584c <_printf_i+0x40>)
 8005848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800584c:	080058a5 	.word	0x080058a5
 8005850:	080058b9 	.word	0x080058b9
 8005854:	08005835 	.word	0x08005835
 8005858:	08005835 	.word	0x08005835
 800585c:	08005835 	.word	0x08005835
 8005860:	08005835 	.word	0x08005835
 8005864:	080058b9 	.word	0x080058b9
 8005868:	08005835 	.word	0x08005835
 800586c:	08005835 	.word	0x08005835
 8005870:	08005835 	.word	0x08005835
 8005874:	08005835 	.word	0x08005835
 8005878:	080059b7 	.word	0x080059b7
 800587c:	080058e3 	.word	0x080058e3
 8005880:	08005971 	.word	0x08005971
 8005884:	08005835 	.word	0x08005835
 8005888:	08005835 	.word	0x08005835
 800588c:	080059d9 	.word	0x080059d9
 8005890:	08005835 	.word	0x08005835
 8005894:	080058e3 	.word	0x080058e3
 8005898:	08005835 	.word	0x08005835
 800589c:	08005835 	.word	0x08005835
 80058a0:	08005979 	.word	0x08005979
 80058a4:	6833      	ldr	r3, [r6, #0]
 80058a6:	1d1a      	adds	r2, r3, #4
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6032      	str	r2, [r6, #0]
 80058ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058b4:	2301      	movs	r3, #1
 80058b6:	e09c      	b.n	80059f2 <_printf_i+0x1e6>
 80058b8:	6833      	ldr	r3, [r6, #0]
 80058ba:	6820      	ldr	r0, [r4, #0]
 80058bc:	1d19      	adds	r1, r3, #4
 80058be:	6031      	str	r1, [r6, #0]
 80058c0:	0606      	lsls	r6, r0, #24
 80058c2:	d501      	bpl.n	80058c8 <_printf_i+0xbc>
 80058c4:	681d      	ldr	r5, [r3, #0]
 80058c6:	e003      	b.n	80058d0 <_printf_i+0xc4>
 80058c8:	0645      	lsls	r5, r0, #25
 80058ca:	d5fb      	bpl.n	80058c4 <_printf_i+0xb8>
 80058cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058d0:	2d00      	cmp	r5, #0
 80058d2:	da03      	bge.n	80058dc <_printf_i+0xd0>
 80058d4:	232d      	movs	r3, #45	@ 0x2d
 80058d6:	426d      	negs	r5, r5
 80058d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058dc:	230a      	movs	r3, #10
 80058de:	4858      	ldr	r0, [pc, #352]	@ (8005a40 <_printf_i+0x234>)
 80058e0:	e011      	b.n	8005906 <_printf_i+0xfa>
 80058e2:	6821      	ldr	r1, [r4, #0]
 80058e4:	6833      	ldr	r3, [r6, #0]
 80058e6:	0608      	lsls	r0, r1, #24
 80058e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80058ec:	d402      	bmi.n	80058f4 <_printf_i+0xe8>
 80058ee:	0649      	lsls	r1, r1, #25
 80058f0:	bf48      	it	mi
 80058f2:	b2ad      	uxthmi	r5, r5
 80058f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80058f6:	6033      	str	r3, [r6, #0]
 80058f8:	bf14      	ite	ne
 80058fa:	230a      	movne	r3, #10
 80058fc:	2308      	moveq	r3, #8
 80058fe:	4850      	ldr	r0, [pc, #320]	@ (8005a40 <_printf_i+0x234>)
 8005900:	2100      	movs	r1, #0
 8005902:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005906:	6866      	ldr	r6, [r4, #4]
 8005908:	2e00      	cmp	r6, #0
 800590a:	60a6      	str	r6, [r4, #8]
 800590c:	db05      	blt.n	800591a <_printf_i+0x10e>
 800590e:	6821      	ldr	r1, [r4, #0]
 8005910:	432e      	orrs	r6, r5
 8005912:	f021 0104 	bic.w	r1, r1, #4
 8005916:	6021      	str	r1, [r4, #0]
 8005918:	d04b      	beq.n	80059b2 <_printf_i+0x1a6>
 800591a:	4616      	mov	r6, r2
 800591c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005920:	fb03 5711 	mls	r7, r3, r1, r5
 8005924:	5dc7      	ldrb	r7, [r0, r7]
 8005926:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800592a:	462f      	mov	r7, r5
 800592c:	42bb      	cmp	r3, r7
 800592e:	460d      	mov	r5, r1
 8005930:	d9f4      	bls.n	800591c <_printf_i+0x110>
 8005932:	2b08      	cmp	r3, #8
 8005934:	d10b      	bne.n	800594e <_printf_i+0x142>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	07df      	lsls	r7, r3, #31
 800593a:	d508      	bpl.n	800594e <_printf_i+0x142>
 800593c:	6923      	ldr	r3, [r4, #16]
 800593e:	6861      	ldr	r1, [r4, #4]
 8005940:	4299      	cmp	r1, r3
 8005942:	bfde      	ittt	le
 8005944:	2330      	movle	r3, #48	@ 0x30
 8005946:	f806 3c01 	strble.w	r3, [r6, #-1]
 800594a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800594e:	1b92      	subs	r2, r2, r6
 8005950:	6122      	str	r2, [r4, #16]
 8005952:	464b      	mov	r3, r9
 8005954:	4621      	mov	r1, r4
 8005956:	4640      	mov	r0, r8
 8005958:	f8cd a000 	str.w	sl, [sp]
 800595c:	aa03      	add	r2, sp, #12
 800595e:	f7ff fee3 	bl	8005728 <_printf_common>
 8005962:	3001      	adds	r0, #1
 8005964:	d14a      	bne.n	80059fc <_printf_i+0x1f0>
 8005966:	f04f 30ff 	mov.w	r0, #4294967295
 800596a:	b004      	add	sp, #16
 800596c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	f043 0320 	orr.w	r3, r3, #32
 8005976:	6023      	str	r3, [r4, #0]
 8005978:	2778      	movs	r7, #120	@ 0x78
 800597a:	4832      	ldr	r0, [pc, #200]	@ (8005a44 <_printf_i+0x238>)
 800597c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	6831      	ldr	r1, [r6, #0]
 8005984:	061f      	lsls	r7, r3, #24
 8005986:	f851 5b04 	ldr.w	r5, [r1], #4
 800598a:	d402      	bmi.n	8005992 <_printf_i+0x186>
 800598c:	065f      	lsls	r7, r3, #25
 800598e:	bf48      	it	mi
 8005990:	b2ad      	uxthmi	r5, r5
 8005992:	6031      	str	r1, [r6, #0]
 8005994:	07d9      	lsls	r1, r3, #31
 8005996:	bf44      	itt	mi
 8005998:	f043 0320 	orrmi.w	r3, r3, #32
 800599c:	6023      	strmi	r3, [r4, #0]
 800599e:	b11d      	cbz	r5, 80059a8 <_printf_i+0x19c>
 80059a0:	2310      	movs	r3, #16
 80059a2:	e7ad      	b.n	8005900 <_printf_i+0xf4>
 80059a4:	4826      	ldr	r0, [pc, #152]	@ (8005a40 <_printf_i+0x234>)
 80059a6:	e7e9      	b.n	800597c <_printf_i+0x170>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	f023 0320 	bic.w	r3, r3, #32
 80059ae:	6023      	str	r3, [r4, #0]
 80059b0:	e7f6      	b.n	80059a0 <_printf_i+0x194>
 80059b2:	4616      	mov	r6, r2
 80059b4:	e7bd      	b.n	8005932 <_printf_i+0x126>
 80059b6:	6833      	ldr	r3, [r6, #0]
 80059b8:	6825      	ldr	r5, [r4, #0]
 80059ba:	1d18      	adds	r0, r3, #4
 80059bc:	6961      	ldr	r1, [r4, #20]
 80059be:	6030      	str	r0, [r6, #0]
 80059c0:	062e      	lsls	r6, r5, #24
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	d501      	bpl.n	80059ca <_printf_i+0x1be>
 80059c6:	6019      	str	r1, [r3, #0]
 80059c8:	e002      	b.n	80059d0 <_printf_i+0x1c4>
 80059ca:	0668      	lsls	r0, r5, #25
 80059cc:	d5fb      	bpl.n	80059c6 <_printf_i+0x1ba>
 80059ce:	8019      	strh	r1, [r3, #0]
 80059d0:	2300      	movs	r3, #0
 80059d2:	4616      	mov	r6, r2
 80059d4:	6123      	str	r3, [r4, #16]
 80059d6:	e7bc      	b.n	8005952 <_printf_i+0x146>
 80059d8:	6833      	ldr	r3, [r6, #0]
 80059da:	2100      	movs	r1, #0
 80059dc:	1d1a      	adds	r2, r3, #4
 80059de:	6032      	str	r2, [r6, #0]
 80059e0:	681e      	ldr	r6, [r3, #0]
 80059e2:	6862      	ldr	r2, [r4, #4]
 80059e4:	4630      	mov	r0, r6
 80059e6:	f000 f859 	bl	8005a9c <memchr>
 80059ea:	b108      	cbz	r0, 80059f0 <_printf_i+0x1e4>
 80059ec:	1b80      	subs	r0, r0, r6
 80059ee:	6060      	str	r0, [r4, #4]
 80059f0:	6863      	ldr	r3, [r4, #4]
 80059f2:	6123      	str	r3, [r4, #16]
 80059f4:	2300      	movs	r3, #0
 80059f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059fa:	e7aa      	b.n	8005952 <_printf_i+0x146>
 80059fc:	4632      	mov	r2, r6
 80059fe:	4649      	mov	r1, r9
 8005a00:	4640      	mov	r0, r8
 8005a02:	6923      	ldr	r3, [r4, #16]
 8005a04:	47d0      	blx	sl
 8005a06:	3001      	adds	r0, #1
 8005a08:	d0ad      	beq.n	8005966 <_printf_i+0x15a>
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	079b      	lsls	r3, r3, #30
 8005a0e:	d413      	bmi.n	8005a38 <_printf_i+0x22c>
 8005a10:	68e0      	ldr	r0, [r4, #12]
 8005a12:	9b03      	ldr	r3, [sp, #12]
 8005a14:	4298      	cmp	r0, r3
 8005a16:	bfb8      	it	lt
 8005a18:	4618      	movlt	r0, r3
 8005a1a:	e7a6      	b.n	800596a <_printf_i+0x15e>
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	4632      	mov	r2, r6
 8005a20:	4649      	mov	r1, r9
 8005a22:	4640      	mov	r0, r8
 8005a24:	47d0      	blx	sl
 8005a26:	3001      	adds	r0, #1
 8005a28:	d09d      	beq.n	8005966 <_printf_i+0x15a>
 8005a2a:	3501      	adds	r5, #1
 8005a2c:	68e3      	ldr	r3, [r4, #12]
 8005a2e:	9903      	ldr	r1, [sp, #12]
 8005a30:	1a5b      	subs	r3, r3, r1
 8005a32:	42ab      	cmp	r3, r5
 8005a34:	dcf2      	bgt.n	8005a1c <_printf_i+0x210>
 8005a36:	e7eb      	b.n	8005a10 <_printf_i+0x204>
 8005a38:	2500      	movs	r5, #0
 8005a3a:	f104 0619 	add.w	r6, r4, #25
 8005a3e:	e7f5      	b.n	8005a2c <_printf_i+0x220>
 8005a40:	0800728b 	.word	0x0800728b
 8005a44:	0800729c 	.word	0x0800729c

08005a48 <memmove>:
 8005a48:	4288      	cmp	r0, r1
 8005a4a:	b510      	push	{r4, lr}
 8005a4c:	eb01 0402 	add.w	r4, r1, r2
 8005a50:	d902      	bls.n	8005a58 <memmove+0x10>
 8005a52:	4284      	cmp	r4, r0
 8005a54:	4623      	mov	r3, r4
 8005a56:	d807      	bhi.n	8005a68 <memmove+0x20>
 8005a58:	1e43      	subs	r3, r0, #1
 8005a5a:	42a1      	cmp	r1, r4
 8005a5c:	d008      	beq.n	8005a70 <memmove+0x28>
 8005a5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a66:	e7f8      	b.n	8005a5a <memmove+0x12>
 8005a68:	4601      	mov	r1, r0
 8005a6a:	4402      	add	r2, r0
 8005a6c:	428a      	cmp	r2, r1
 8005a6e:	d100      	bne.n	8005a72 <memmove+0x2a>
 8005a70:	bd10      	pop	{r4, pc}
 8005a72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a7a:	e7f7      	b.n	8005a6c <memmove+0x24>

08005a7c <_sbrk_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	2300      	movs	r3, #0
 8005a80:	4d05      	ldr	r5, [pc, #20]	@ (8005a98 <_sbrk_r+0x1c>)
 8005a82:	4604      	mov	r4, r0
 8005a84:	4608      	mov	r0, r1
 8005a86:	602b      	str	r3, [r5, #0]
 8005a88:	f7fc fc02 	bl	8002290 <_sbrk>
 8005a8c:	1c43      	adds	r3, r0, #1
 8005a8e:	d102      	bne.n	8005a96 <_sbrk_r+0x1a>
 8005a90:	682b      	ldr	r3, [r5, #0]
 8005a92:	b103      	cbz	r3, 8005a96 <_sbrk_r+0x1a>
 8005a94:	6023      	str	r3, [r4, #0]
 8005a96:	bd38      	pop	{r3, r4, r5, pc}
 8005a98:	20003eb8 	.word	0x20003eb8

08005a9c <memchr>:
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	b510      	push	{r4, lr}
 8005aa0:	b2c9      	uxtb	r1, r1
 8005aa2:	4402      	add	r2, r0
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	d101      	bne.n	8005aae <memchr+0x12>
 8005aaa:	2000      	movs	r0, #0
 8005aac:	e003      	b.n	8005ab6 <memchr+0x1a>
 8005aae:	7804      	ldrb	r4, [r0, #0]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	428c      	cmp	r4, r1
 8005ab4:	d1f6      	bne.n	8005aa4 <memchr+0x8>
 8005ab6:	bd10      	pop	{r4, pc}

08005ab8 <_realloc_r>:
 8005ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005abc:	4607      	mov	r7, r0
 8005abe:	4614      	mov	r4, r2
 8005ac0:	460d      	mov	r5, r1
 8005ac2:	b921      	cbnz	r1, 8005ace <_realloc_r+0x16>
 8005ac4:	4611      	mov	r1, r2
 8005ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aca:	f7ff bc49 	b.w	8005360 <_malloc_r>
 8005ace:	b92a      	cbnz	r2, 8005adc <_realloc_r+0x24>
 8005ad0:	f7ff fbdc 	bl	800528c <_free_r>
 8005ad4:	4625      	mov	r5, r4
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005adc:	f000 f81a 	bl	8005b14 <_malloc_usable_size_r>
 8005ae0:	4284      	cmp	r4, r0
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	d802      	bhi.n	8005aec <_realloc_r+0x34>
 8005ae6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005aea:	d8f4      	bhi.n	8005ad6 <_realloc_r+0x1e>
 8005aec:	4621      	mov	r1, r4
 8005aee:	4638      	mov	r0, r7
 8005af0:	f7ff fc36 	bl	8005360 <_malloc_r>
 8005af4:	4680      	mov	r8, r0
 8005af6:	b908      	cbnz	r0, 8005afc <_realloc_r+0x44>
 8005af8:	4645      	mov	r5, r8
 8005afa:	e7ec      	b.n	8005ad6 <_realloc_r+0x1e>
 8005afc:	42b4      	cmp	r4, r6
 8005afe:	4622      	mov	r2, r4
 8005b00:	4629      	mov	r1, r5
 8005b02:	bf28      	it	cs
 8005b04:	4632      	movcs	r2, r6
 8005b06:	f7ff fbb3 	bl	8005270 <memcpy>
 8005b0a:	4629      	mov	r1, r5
 8005b0c:	4638      	mov	r0, r7
 8005b0e:	f7ff fbbd 	bl	800528c <_free_r>
 8005b12:	e7f1      	b.n	8005af8 <_realloc_r+0x40>

08005b14 <_malloc_usable_size_r>:
 8005b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b18:	1f18      	subs	r0, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	bfbc      	itt	lt
 8005b1e:	580b      	ldrlt	r3, [r1, r0]
 8005b20:	18c0      	addlt	r0, r0, r3
 8005b22:	4770      	bx	lr

08005b24 <powf>:
 8005b24:	b570      	push	{r4, r5, r6, lr}
 8005b26:	460c      	mov	r4, r1
 8005b28:	4606      	mov	r6, r0
 8005b2a:	f000 fa43 	bl	8005fb4 <__ieee754_powf>
 8005b2e:	4621      	mov	r1, r4
 8005b30:	4605      	mov	r5, r0
 8005b32:	4620      	mov	r0, r4
 8005b34:	f7fa fdde 	bl	80006f4 <__aeabi_fcmpun>
 8005b38:	bb68      	cbnz	r0, 8005b96 <powf+0x72>
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	4630      	mov	r0, r6
 8005b3e:	f7fa fda7 	bl	8000690 <__aeabi_fcmpeq>
 8005b42:	b190      	cbz	r0, 8005b6a <powf+0x46>
 8005b44:	2100      	movs	r1, #0
 8005b46:	4620      	mov	r0, r4
 8005b48:	f7fa fda2 	bl	8000690 <__aeabi_fcmpeq>
 8005b4c:	2800      	cmp	r0, #0
 8005b4e:	d133      	bne.n	8005bb8 <powf+0x94>
 8005b50:	4620      	mov	r0, r4
 8005b52:	f000 f8c1 	bl	8005cd8 <finitef>
 8005b56:	b1f0      	cbz	r0, 8005b96 <powf+0x72>
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f7fa fda2 	bl	80006a4 <__aeabi_fcmplt>
 8005b60:	b1c8      	cbz	r0, 8005b96 <powf+0x72>
 8005b62:	f7ff fb59 	bl	8005218 <__errno>
 8005b66:	2322      	movs	r3, #34	@ 0x22
 8005b68:	e014      	b.n	8005b94 <powf+0x70>
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f8b4 	bl	8005cd8 <finitef>
 8005b70:	b998      	cbnz	r0, 8005b9a <powf+0x76>
 8005b72:	4630      	mov	r0, r6
 8005b74:	f000 f8b0 	bl	8005cd8 <finitef>
 8005b78:	b178      	cbz	r0, 8005b9a <powf+0x76>
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	f000 f8ac 	bl	8005cd8 <finitef>
 8005b80:	b158      	cbz	r0, 8005b9a <powf+0x76>
 8005b82:	4629      	mov	r1, r5
 8005b84:	4628      	mov	r0, r5
 8005b86:	f7fa fdb5 	bl	80006f4 <__aeabi_fcmpun>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	d0e9      	beq.n	8005b62 <powf+0x3e>
 8005b8e:	f7ff fb43 	bl	8005218 <__errno>
 8005b92:	2321      	movs	r3, #33	@ 0x21
 8005b94:	6003      	str	r3, [r0, #0]
 8005b96:	4628      	mov	r0, r5
 8005b98:	bd70      	pop	{r4, r5, r6, pc}
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	f7fa fd77 	bl	8000690 <__aeabi_fcmpeq>
 8005ba2:	2800      	cmp	r0, #0
 8005ba4:	d0f7      	beq.n	8005b96 <powf+0x72>
 8005ba6:	4630      	mov	r0, r6
 8005ba8:	f000 f896 	bl	8005cd8 <finitef>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	d0f2      	beq.n	8005b96 <powf+0x72>
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f000 f891 	bl	8005cd8 <finitef>
 8005bb6:	e7d3      	b.n	8005b60 <powf+0x3c>
 8005bb8:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8005bbc:	e7eb      	b.n	8005b96 <powf+0x72>

08005bbe <sqrtf>:
 8005bbe:	b538      	push	{r3, r4, r5, lr}
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	f000 f891 	bl	8005ce8 <__ieee754_sqrtf>
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	4604      	mov	r4, r0
 8005bca:	4628      	mov	r0, r5
 8005bcc:	f7fa fd92 	bl	80006f4 <__aeabi_fcmpun>
 8005bd0:	b968      	cbnz	r0, 8005bee <sqrtf+0x30>
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	f7fa fd65 	bl	80006a4 <__aeabi_fcmplt>
 8005bda:	b140      	cbz	r0, 8005bee <sqrtf+0x30>
 8005bdc:	f7ff fb1c 	bl	8005218 <__errno>
 8005be0:	2321      	movs	r3, #33	@ 0x21
 8005be2:	2100      	movs	r1, #0
 8005be4:	6003      	str	r3, [r0, #0]
 8005be6:	4608      	mov	r0, r1
 8005be8:	f7fa fc72 	bl	80004d0 <__aeabi_fdiv>
 8005bec:	4604      	mov	r4, r0
 8005bee:	4620      	mov	r0, r4
 8005bf0:	bd38      	pop	{r3, r4, r5, pc}
	...

08005bf4 <cosf>:
 8005bf4:	b507      	push	{r0, r1, r2, lr}
 8005bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c60 <cosf+0x6c>)
 8005bf8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	4601      	mov	r1, r0
 8005c00:	d805      	bhi.n	8005c0e <cosf+0x1a>
 8005c02:	2100      	movs	r1, #0
 8005c04:	b003      	add	sp, #12
 8005c06:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c0a:	f000 b8dd 	b.w	8005dc8 <__kernel_cosf>
 8005c0e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005c12:	d304      	bcc.n	8005c1e <cosf+0x2a>
 8005c14:	f7fa fa9e 	bl	8000154 <__aeabi_fsub>
 8005c18:	b003      	add	sp, #12
 8005c1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c1e:	4669      	mov	r1, sp
 8005c20:	f000 fd28 	bl	8006674 <__ieee754_rem_pio2f>
 8005c24:	f000 0203 	and.w	r2, r0, #3
 8005c28:	2a01      	cmp	r2, #1
 8005c2a:	d007      	beq.n	8005c3c <cosf+0x48>
 8005c2c:	2a02      	cmp	r2, #2
 8005c2e:	d00c      	beq.n	8005c4a <cosf+0x56>
 8005c30:	b982      	cbnz	r2, 8005c54 <cosf+0x60>
 8005c32:	9901      	ldr	r1, [sp, #4]
 8005c34:	9800      	ldr	r0, [sp, #0]
 8005c36:	f000 f8c7 	bl	8005dc8 <__kernel_cosf>
 8005c3a:	e7ed      	b.n	8005c18 <cosf+0x24>
 8005c3c:	9901      	ldr	r1, [sp, #4]
 8005c3e:	9800      	ldr	r0, [sp, #0]
 8005c40:	f000 f942 	bl	8005ec8 <__kernel_sinf>
 8005c44:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005c48:	e7e6      	b.n	8005c18 <cosf+0x24>
 8005c4a:	9901      	ldr	r1, [sp, #4]
 8005c4c:	9800      	ldr	r0, [sp, #0]
 8005c4e:	f000 f8bb 	bl	8005dc8 <__kernel_cosf>
 8005c52:	e7f7      	b.n	8005c44 <cosf+0x50>
 8005c54:	2201      	movs	r2, #1
 8005c56:	9901      	ldr	r1, [sp, #4]
 8005c58:	9800      	ldr	r0, [sp, #0]
 8005c5a:	f000 f935 	bl	8005ec8 <__kernel_sinf>
 8005c5e:	e7db      	b.n	8005c18 <cosf+0x24>
 8005c60:	3f490fd8 	.word	0x3f490fd8

08005c64 <sinf>:
 8005c64:	b507      	push	{r0, r1, r2, lr}
 8005c66:	4a1b      	ldr	r2, [pc, #108]	@ (8005cd4 <sinf+0x70>)
 8005c68:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	4601      	mov	r1, r0
 8005c70:	d806      	bhi.n	8005c80 <sinf+0x1c>
 8005c72:	2200      	movs	r2, #0
 8005c74:	2100      	movs	r1, #0
 8005c76:	b003      	add	sp, #12
 8005c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c7c:	f000 b924 	b.w	8005ec8 <__kernel_sinf>
 8005c80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005c84:	d304      	bcc.n	8005c90 <sinf+0x2c>
 8005c86:	f7fa fa65 	bl	8000154 <__aeabi_fsub>
 8005c8a:	b003      	add	sp, #12
 8005c8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c90:	4669      	mov	r1, sp
 8005c92:	f000 fcef 	bl	8006674 <__ieee754_rem_pio2f>
 8005c96:	f000 0003 	and.w	r0, r0, #3
 8005c9a:	2801      	cmp	r0, #1
 8005c9c:	d008      	beq.n	8005cb0 <sinf+0x4c>
 8005c9e:	2802      	cmp	r0, #2
 8005ca0:	d00b      	beq.n	8005cba <sinf+0x56>
 8005ca2:	b990      	cbnz	r0, 8005cca <sinf+0x66>
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	9901      	ldr	r1, [sp, #4]
 8005ca8:	9800      	ldr	r0, [sp, #0]
 8005caa:	f000 f90d 	bl	8005ec8 <__kernel_sinf>
 8005cae:	e7ec      	b.n	8005c8a <sinf+0x26>
 8005cb0:	9901      	ldr	r1, [sp, #4]
 8005cb2:	9800      	ldr	r0, [sp, #0]
 8005cb4:	f000 f888 	bl	8005dc8 <__kernel_cosf>
 8005cb8:	e7e7      	b.n	8005c8a <sinf+0x26>
 8005cba:	2201      	movs	r2, #1
 8005cbc:	9901      	ldr	r1, [sp, #4]
 8005cbe:	9800      	ldr	r0, [sp, #0]
 8005cc0:	f000 f902 	bl	8005ec8 <__kernel_sinf>
 8005cc4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005cc8:	e7df      	b.n	8005c8a <sinf+0x26>
 8005cca:	9901      	ldr	r1, [sp, #4]
 8005ccc:	9800      	ldr	r0, [sp, #0]
 8005cce:	f000 f87b 	bl	8005dc8 <__kernel_cosf>
 8005cd2:	e7f7      	b.n	8005cc4 <sinf+0x60>
 8005cd4:	3f490fd8 	.word	0x3f490fd8

08005cd8 <finitef>:
 8005cd8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005cdc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005ce0:	bfac      	ite	ge
 8005ce2:	2000      	movge	r0, #0
 8005ce4:	2001      	movlt	r0, #1
 8005ce6:	4770      	bx	lr

08005ce8 <__ieee754_sqrtf>:
 8005ce8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8005cec:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	d30a      	bcc.n	8005d10 <__ieee754_sqrtf+0x28>
 8005cfa:	4601      	mov	r1, r0
 8005cfc:	f7fa fb34 	bl	8000368 <__aeabi_fmul>
 8005d00:	4601      	mov	r1, r0
 8005d02:	4620      	mov	r0, r4
 8005d04:	f7fa fa28 	bl	8000158 <__addsf3>
 8005d08:	4604      	mov	r4, r0
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d10:	2a00      	cmp	r2, #0
 8005d12:	d0fa      	beq.n	8005d0a <__ieee754_sqrtf+0x22>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	da06      	bge.n	8005d26 <__ieee754_sqrtf+0x3e>
 8005d18:	4601      	mov	r1, r0
 8005d1a:	f7fa fa1b 	bl	8000154 <__aeabi_fsub>
 8005d1e:	4601      	mov	r1, r0
 8005d20:	f7fa fbd6 	bl	80004d0 <__aeabi_fdiv>
 8005d24:	e7f0      	b.n	8005d08 <__ieee754_sqrtf+0x20>
 8005d26:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8005d2a:	d03c      	beq.n	8005da6 <__ieee754_sqrtf+0xbe>
 8005d2c:	15c2      	asrs	r2, r0, #23
 8005d2e:	2400      	movs	r4, #0
 8005d30:	2019      	movs	r0, #25
 8005d32:	4626      	mov	r6, r4
 8005d34:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8005d38:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005d3c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8005d40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d44:	07d2      	lsls	r2, r2, #31
 8005d46:	bf58      	it	pl
 8005d48:	005b      	lslpl	r3, r3, #1
 8005d4a:	106d      	asrs	r5, r5, #1
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	1872      	adds	r2, r6, r1
 8005d50:	429a      	cmp	r2, r3
 8005d52:	bfcf      	iteee	gt
 8005d54:	461a      	movgt	r2, r3
 8005d56:	1856      	addle	r6, r2, r1
 8005d58:	1864      	addle	r4, r4, r1
 8005d5a:	1a9a      	suble	r2, r3, r2
 8005d5c:	3801      	subs	r0, #1
 8005d5e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8005d62:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005d66:	d1f2      	bne.n	8005d4e <__ieee754_sqrtf+0x66>
 8005d68:	b1ba      	cbz	r2, 8005d9a <__ieee754_sqrtf+0xb2>
 8005d6a:	4e15      	ldr	r6, [pc, #84]	@ (8005dc0 <__ieee754_sqrtf+0xd8>)
 8005d6c:	4f15      	ldr	r7, [pc, #84]	@ (8005dc4 <__ieee754_sqrtf+0xdc>)
 8005d6e:	6830      	ldr	r0, [r6, #0]
 8005d70:	6839      	ldr	r1, [r7, #0]
 8005d72:	f7fa f9ef 	bl	8000154 <__aeabi_fsub>
 8005d76:	f8d6 8000 	ldr.w	r8, [r6]
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	4640      	mov	r0, r8
 8005d7e:	f7fa fc9b 	bl	80006b8 <__aeabi_fcmple>
 8005d82:	b150      	cbz	r0, 8005d9a <__ieee754_sqrtf+0xb2>
 8005d84:	6830      	ldr	r0, [r6, #0]
 8005d86:	6839      	ldr	r1, [r7, #0]
 8005d88:	f7fa f9e6 	bl	8000158 <__addsf3>
 8005d8c:	6836      	ldr	r6, [r6, #0]
 8005d8e:	4601      	mov	r1, r0
 8005d90:	4630      	mov	r0, r6
 8005d92:	f7fa fc87 	bl	80006a4 <__aeabi_fcmplt>
 8005d96:	b170      	cbz	r0, 8005db6 <__ieee754_sqrtf+0xce>
 8005d98:	3402      	adds	r4, #2
 8005d9a:	1064      	asrs	r4, r4, #1
 8005d9c:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8005da0:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8005da4:	e7b1      	b.n	8005d0a <__ieee754_sqrtf+0x22>
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	0218      	lsls	r0, r3, #8
 8005daa:	460a      	mov	r2, r1
 8005dac:	f101 0101 	add.w	r1, r1, #1
 8005db0:	d5f9      	bpl.n	8005da6 <__ieee754_sqrtf+0xbe>
 8005db2:	4252      	negs	r2, r2
 8005db4:	e7bb      	b.n	8005d2e <__ieee754_sqrtf+0x46>
 8005db6:	3401      	adds	r4, #1
 8005db8:	f024 0401 	bic.w	r4, r4, #1
 8005dbc:	e7ed      	b.n	8005d9a <__ieee754_sqrtf+0xb2>
 8005dbe:	bf00      	nop
 8005dc0:	080072b4 	.word	0x080072b4
 8005dc4:	080072b0 	.word	0x080072b0

08005dc8 <__kernel_cosf>:
 8005dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dcc:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8005dd0:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8005dd4:	4606      	mov	r6, r0
 8005dd6:	4688      	mov	r8, r1
 8005dd8:	d203      	bcs.n	8005de2 <__kernel_cosf+0x1a>
 8005dda:	f7fa fca1 	bl	8000720 <__aeabi_f2iz>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	d05c      	beq.n	8005e9c <__kernel_cosf+0xd4>
 8005de2:	4631      	mov	r1, r6
 8005de4:	4630      	mov	r0, r6
 8005de6:	f7fa fabf 	bl	8000368 <__aeabi_fmul>
 8005dea:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005dee:	4604      	mov	r4, r0
 8005df0:	f7fa faba 	bl	8000368 <__aeabi_fmul>
 8005df4:	492b      	ldr	r1, [pc, #172]	@ (8005ea4 <__kernel_cosf+0xdc>)
 8005df6:	4607      	mov	r7, r0
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f7fa fab5 	bl	8000368 <__aeabi_fmul>
 8005dfe:	492a      	ldr	r1, [pc, #168]	@ (8005ea8 <__kernel_cosf+0xe0>)
 8005e00:	f7fa f9aa 	bl	8000158 <__addsf3>
 8005e04:	4621      	mov	r1, r4
 8005e06:	f7fa faaf 	bl	8000368 <__aeabi_fmul>
 8005e0a:	4928      	ldr	r1, [pc, #160]	@ (8005eac <__kernel_cosf+0xe4>)
 8005e0c:	f7fa f9a2 	bl	8000154 <__aeabi_fsub>
 8005e10:	4621      	mov	r1, r4
 8005e12:	f7fa faa9 	bl	8000368 <__aeabi_fmul>
 8005e16:	4926      	ldr	r1, [pc, #152]	@ (8005eb0 <__kernel_cosf+0xe8>)
 8005e18:	f7fa f99e 	bl	8000158 <__addsf3>
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	f7fa faa3 	bl	8000368 <__aeabi_fmul>
 8005e22:	4924      	ldr	r1, [pc, #144]	@ (8005eb4 <__kernel_cosf+0xec>)
 8005e24:	f7fa f996 	bl	8000154 <__aeabi_fsub>
 8005e28:	4621      	mov	r1, r4
 8005e2a:	f7fa fa9d 	bl	8000368 <__aeabi_fmul>
 8005e2e:	4922      	ldr	r1, [pc, #136]	@ (8005eb8 <__kernel_cosf+0xf0>)
 8005e30:	f7fa f992 	bl	8000158 <__addsf3>
 8005e34:	4621      	mov	r1, r4
 8005e36:	f7fa fa97 	bl	8000368 <__aeabi_fmul>
 8005e3a:	4621      	mov	r1, r4
 8005e3c:	f7fa fa94 	bl	8000368 <__aeabi_fmul>
 8005e40:	4641      	mov	r1, r8
 8005e42:	4604      	mov	r4, r0
 8005e44:	4630      	mov	r0, r6
 8005e46:	f7fa fa8f 	bl	8000368 <__aeabi_fmul>
 8005e4a:	4601      	mov	r1, r0
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f7fa f981 	bl	8000154 <__aeabi_fsub>
 8005e52:	4b1a      	ldr	r3, [pc, #104]	@ (8005ebc <__kernel_cosf+0xf4>)
 8005e54:	4604      	mov	r4, r0
 8005e56:	429d      	cmp	r5, r3
 8005e58:	d80a      	bhi.n	8005e70 <__kernel_cosf+0xa8>
 8005e5a:	4601      	mov	r1, r0
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	f7fa f979 	bl	8000154 <__aeabi_fsub>
 8005e62:	4601      	mov	r1, r0
 8005e64:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005e68:	f7fa f974 	bl	8000154 <__aeabi_fsub>
 8005e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e70:	4b13      	ldr	r3, [pc, #76]	@ (8005ec0 <__kernel_cosf+0xf8>)
 8005e72:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005e76:	429d      	cmp	r5, r3
 8005e78:	bf8c      	ite	hi
 8005e7a:	4d12      	ldrhi	r5, [pc, #72]	@ (8005ec4 <__kernel_cosf+0xfc>)
 8005e7c:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8005e80:	4629      	mov	r1, r5
 8005e82:	f7fa f967 	bl	8000154 <__aeabi_fsub>
 8005e86:	4629      	mov	r1, r5
 8005e88:	4606      	mov	r6, r0
 8005e8a:	4638      	mov	r0, r7
 8005e8c:	f7fa f962 	bl	8000154 <__aeabi_fsub>
 8005e90:	4621      	mov	r1, r4
 8005e92:	f7fa f95f 	bl	8000154 <__aeabi_fsub>
 8005e96:	4601      	mov	r1, r0
 8005e98:	4630      	mov	r0, r6
 8005e9a:	e7e5      	b.n	8005e68 <__kernel_cosf+0xa0>
 8005e9c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005ea0:	e7e4      	b.n	8005e6c <__kernel_cosf+0xa4>
 8005ea2:	bf00      	nop
 8005ea4:	ad47d74e 	.word	0xad47d74e
 8005ea8:	310f74f6 	.word	0x310f74f6
 8005eac:	3493f27c 	.word	0x3493f27c
 8005eb0:	37d00d01 	.word	0x37d00d01
 8005eb4:	3ab60b61 	.word	0x3ab60b61
 8005eb8:	3d2aaaab 	.word	0x3d2aaaab
 8005ebc:	3e999999 	.word	0x3e999999
 8005ec0:	3f480000 	.word	0x3f480000
 8005ec4:	3e900000 	.word	0x3e900000

08005ec8 <__kernel_sinf>:
 8005ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ecc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005ed0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	460f      	mov	r7, r1
 8005ed8:	4691      	mov	r9, r2
 8005eda:	d203      	bcs.n	8005ee4 <__kernel_sinf+0x1c>
 8005edc:	f7fa fc20 	bl	8000720 <__aeabi_f2iz>
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	d035      	beq.n	8005f50 <__kernel_sinf+0x88>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f7fa fa3e 	bl	8000368 <__aeabi_fmul>
 8005eec:	4605      	mov	r5, r0
 8005eee:	4601      	mov	r1, r0
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f7fa fa39 	bl	8000368 <__aeabi_fmul>
 8005ef6:	4929      	ldr	r1, [pc, #164]	@ (8005f9c <__kernel_sinf+0xd4>)
 8005ef8:	4606      	mov	r6, r0
 8005efa:	4628      	mov	r0, r5
 8005efc:	f7fa fa34 	bl	8000368 <__aeabi_fmul>
 8005f00:	4927      	ldr	r1, [pc, #156]	@ (8005fa0 <__kernel_sinf+0xd8>)
 8005f02:	f7fa f927 	bl	8000154 <__aeabi_fsub>
 8005f06:	4629      	mov	r1, r5
 8005f08:	f7fa fa2e 	bl	8000368 <__aeabi_fmul>
 8005f0c:	4925      	ldr	r1, [pc, #148]	@ (8005fa4 <__kernel_sinf+0xdc>)
 8005f0e:	f7fa f923 	bl	8000158 <__addsf3>
 8005f12:	4629      	mov	r1, r5
 8005f14:	f7fa fa28 	bl	8000368 <__aeabi_fmul>
 8005f18:	4923      	ldr	r1, [pc, #140]	@ (8005fa8 <__kernel_sinf+0xe0>)
 8005f1a:	f7fa f91b 	bl	8000154 <__aeabi_fsub>
 8005f1e:	4629      	mov	r1, r5
 8005f20:	f7fa fa22 	bl	8000368 <__aeabi_fmul>
 8005f24:	4921      	ldr	r1, [pc, #132]	@ (8005fac <__kernel_sinf+0xe4>)
 8005f26:	f7fa f917 	bl	8000158 <__addsf3>
 8005f2a:	4680      	mov	r8, r0
 8005f2c:	f1b9 0f00 	cmp.w	r9, #0
 8005f30:	d111      	bne.n	8005f56 <__kernel_sinf+0x8e>
 8005f32:	4601      	mov	r1, r0
 8005f34:	4628      	mov	r0, r5
 8005f36:	f7fa fa17 	bl	8000368 <__aeabi_fmul>
 8005f3a:	491d      	ldr	r1, [pc, #116]	@ (8005fb0 <__kernel_sinf+0xe8>)
 8005f3c:	f7fa f90a 	bl	8000154 <__aeabi_fsub>
 8005f40:	4631      	mov	r1, r6
 8005f42:	f7fa fa11 	bl	8000368 <__aeabi_fmul>
 8005f46:	4601      	mov	r1, r0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f7fa f905 	bl	8000158 <__addsf3>
 8005f4e:	4604      	mov	r4, r0
 8005f50:	4620      	mov	r0, r4
 8005f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f56:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	f7fa fa04 	bl	8000368 <__aeabi_fmul>
 8005f60:	4641      	mov	r1, r8
 8005f62:	4681      	mov	r9, r0
 8005f64:	4630      	mov	r0, r6
 8005f66:	f7fa f9ff 	bl	8000368 <__aeabi_fmul>
 8005f6a:	4601      	mov	r1, r0
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	f7fa f8f1 	bl	8000154 <__aeabi_fsub>
 8005f72:	4629      	mov	r1, r5
 8005f74:	f7fa f9f8 	bl	8000368 <__aeabi_fmul>
 8005f78:	4639      	mov	r1, r7
 8005f7a:	f7fa f8eb 	bl	8000154 <__aeabi_fsub>
 8005f7e:	490c      	ldr	r1, [pc, #48]	@ (8005fb0 <__kernel_sinf+0xe8>)
 8005f80:	4605      	mov	r5, r0
 8005f82:	4630      	mov	r0, r6
 8005f84:	f7fa f9f0 	bl	8000368 <__aeabi_fmul>
 8005f88:	4601      	mov	r1, r0
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f7fa f8e4 	bl	8000158 <__addsf3>
 8005f90:	4601      	mov	r1, r0
 8005f92:	4620      	mov	r0, r4
 8005f94:	f7fa f8de 	bl	8000154 <__aeabi_fsub>
 8005f98:	e7d9      	b.n	8005f4e <__kernel_sinf+0x86>
 8005f9a:	bf00      	nop
 8005f9c:	2f2ec9d3 	.word	0x2f2ec9d3
 8005fa0:	32d72f34 	.word	0x32d72f34
 8005fa4:	3638ef1b 	.word	0x3638ef1b
 8005fa8:	39500d01 	.word	0x39500d01
 8005fac:	3c088889 	.word	0x3c088889
 8005fb0:	3e2aaaab 	.word	0x3e2aaaab

08005fb4 <__ieee754_powf>:
 8005fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb8:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8005fbc:	4681      	mov	r9, r0
 8005fbe:	460f      	mov	r7, r1
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	b087      	sub	sp, #28
 8005fc6:	d10c      	bne.n	8005fe2 <__ieee754_powf+0x2e>
 8005fc8:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8005fcc:	0076      	lsls	r6, r6, #1
 8005fce:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8005fd2:	f240 8310 	bls.w	80065f6 <__ieee754_powf+0x642>
 8005fd6:	4639      	mov	r1, r7
 8005fd8:	4648      	mov	r0, r9
 8005fda:	f7fa f8bd 	bl	8000158 <__addsf3>
 8005fde:	4601      	mov	r1, r0
 8005fe0:	e043      	b.n	800606a <__ieee754_powf+0xb6>
 8005fe2:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8005fe6:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8005fea:	d802      	bhi.n	8005ff2 <__ieee754_powf+0x3e>
 8005fec:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8005ff0:	d908      	bls.n	8006004 <__ieee754_powf+0x50>
 8005ff2:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8005ff6:	d1ee      	bne.n	8005fd6 <__ieee754_powf+0x22>
 8005ff8:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8005ffc:	0064      	lsls	r4, r4, #1
 8005ffe:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006002:	e7e6      	b.n	8005fd2 <__ieee754_powf+0x1e>
 8006004:	2800      	cmp	r0, #0
 8006006:	da1f      	bge.n	8006048 <__ieee754_powf+0x94>
 8006008:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 800600c:	f080 82f8 	bcs.w	8006600 <__ieee754_powf+0x64c>
 8006010:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006014:	d32f      	bcc.n	8006076 <__ieee754_powf+0xc2>
 8006016:	ea4f 53eb 	mov.w	r3, fp, asr #23
 800601a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800601e:	fa4b f503 	asr.w	r5, fp, r3
 8006022:	fa05 f303 	lsl.w	r3, r5, r3
 8006026:	455b      	cmp	r3, fp
 8006028:	d123      	bne.n	8006072 <__ieee754_powf+0xbe>
 800602a:	f005 0501 	and.w	r5, r5, #1
 800602e:	f1c5 0502 	rsb	r5, r5, #2
 8006032:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006036:	d11f      	bne.n	8006078 <__ieee754_powf+0xc4>
 8006038:	2c00      	cmp	r4, #0
 800603a:	4649      	mov	r1, r9
 800603c:	da15      	bge.n	800606a <__ieee754_powf+0xb6>
 800603e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006042:	f7fa fa45 	bl	80004d0 <__aeabi_fdiv>
 8006046:	e7ca      	b.n	8005fde <__ieee754_powf+0x2a>
 8006048:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800604c:	d111      	bne.n	8006072 <__ieee754_powf+0xbe>
 800604e:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006052:	f000 82d0 	beq.w	80065f6 <__ieee754_powf+0x642>
 8006056:	d904      	bls.n	8006062 <__ieee754_powf+0xae>
 8006058:	2c00      	cmp	r4, #0
 800605a:	f280 82cf 	bge.w	80065fc <__ieee754_powf+0x648>
 800605e:	2100      	movs	r1, #0
 8006060:	e003      	b.n	800606a <__ieee754_powf+0xb6>
 8006062:	2c00      	cmp	r4, #0
 8006064:	dafb      	bge.n	800605e <__ieee754_powf+0xaa>
 8006066:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800606a:	4608      	mov	r0, r1
 800606c:	b007      	add	sp, #28
 800606e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006072:	2500      	movs	r5, #0
 8006074:	e7dd      	b.n	8006032 <__ieee754_powf+0x7e>
 8006076:	2500      	movs	r5, #0
 8006078:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800607c:	d104      	bne.n	8006088 <__ieee754_powf+0xd4>
 800607e:	4649      	mov	r1, r9
 8006080:	4648      	mov	r0, r9
 8006082:	f7fa f971 	bl	8000368 <__aeabi_fmul>
 8006086:	e7aa      	b.n	8005fde <__ieee754_powf+0x2a>
 8006088:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800608c:	f040 82bd 	bne.w	800660a <__ieee754_powf+0x656>
 8006090:	2e00      	cmp	r6, #0
 8006092:	f2c0 82ba 	blt.w	800660a <__ieee754_powf+0x656>
 8006096:	4648      	mov	r0, r9
 8006098:	b007      	add	sp, #28
 800609a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609e:	f7ff be23 	b.w	8005ce8 <__ieee754_sqrtf>
 80060a2:	2d01      	cmp	r5, #1
 80060a4:	d1e1      	bne.n	800606a <__ieee754_powf+0xb6>
 80060a6:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 80060aa:	e798      	b.n	8005fde <__ieee754_powf+0x2a>
 80060ac:	0ff3      	lsrs	r3, r6, #31
 80060ae:	3b01      	subs	r3, #1
 80060b0:	9303      	str	r3, [sp, #12]
 80060b2:	432b      	orrs	r3, r5
 80060b4:	d101      	bne.n	80060ba <__ieee754_powf+0x106>
 80060b6:	4649      	mov	r1, r9
 80060b8:	e2c5      	b.n	8006646 <__ieee754_powf+0x692>
 80060ba:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 80060be:	f240 809b 	bls.w	80061f8 <__ieee754_powf+0x244>
 80060c2:	4b46      	ldr	r3, [pc, #280]	@ (80061dc <__ieee754_powf+0x228>)
 80060c4:	4598      	cmp	r8, r3
 80060c6:	d807      	bhi.n	80060d8 <__ieee754_powf+0x124>
 80060c8:	2c00      	cmp	r4, #0
 80060ca:	da0a      	bge.n	80060e2 <__ieee754_powf+0x12e>
 80060cc:	2000      	movs	r0, #0
 80060ce:	b007      	add	sp, #28
 80060d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d4:	f000 bc9d 	b.w	8006a12 <__math_oflowf>
 80060d8:	4b41      	ldr	r3, [pc, #260]	@ (80061e0 <__ieee754_powf+0x22c>)
 80060da:	4598      	cmp	r8, r3
 80060dc:	d907      	bls.n	80060ee <__ieee754_powf+0x13a>
 80060de:	2c00      	cmp	r4, #0
 80060e0:	dcf4      	bgt.n	80060cc <__ieee754_powf+0x118>
 80060e2:	2000      	movs	r0, #0
 80060e4:	b007      	add	sp, #28
 80060e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ea:	f000 bc8e 	b.w	8006a0a <__math_uflowf>
 80060ee:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80060f2:	f7fa f82f 	bl	8000154 <__aeabi_fsub>
 80060f6:	493b      	ldr	r1, [pc, #236]	@ (80061e4 <__ieee754_powf+0x230>)
 80060f8:	4606      	mov	r6, r0
 80060fa:	f7fa f935 	bl	8000368 <__aeabi_fmul>
 80060fe:	493a      	ldr	r1, [pc, #232]	@ (80061e8 <__ieee754_powf+0x234>)
 8006100:	4680      	mov	r8, r0
 8006102:	4630      	mov	r0, r6
 8006104:	f7fa f930 	bl	8000368 <__aeabi_fmul>
 8006108:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 800610c:	4681      	mov	r9, r0
 800610e:	4630      	mov	r0, r6
 8006110:	f7fa f92a 	bl	8000368 <__aeabi_fmul>
 8006114:	4601      	mov	r1, r0
 8006116:	4835      	ldr	r0, [pc, #212]	@ (80061ec <__ieee754_powf+0x238>)
 8006118:	f7fa f81c 	bl	8000154 <__aeabi_fsub>
 800611c:	4631      	mov	r1, r6
 800611e:	f7fa f923 	bl	8000368 <__aeabi_fmul>
 8006122:	4601      	mov	r1, r0
 8006124:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8006128:	f7fa f814 	bl	8000154 <__aeabi_fsub>
 800612c:	4631      	mov	r1, r6
 800612e:	4682      	mov	sl, r0
 8006130:	4630      	mov	r0, r6
 8006132:	f7fa f919 	bl	8000368 <__aeabi_fmul>
 8006136:	4601      	mov	r1, r0
 8006138:	4650      	mov	r0, sl
 800613a:	f7fa f915 	bl	8000368 <__aeabi_fmul>
 800613e:	492c      	ldr	r1, [pc, #176]	@ (80061f0 <__ieee754_powf+0x23c>)
 8006140:	f7fa f912 	bl	8000368 <__aeabi_fmul>
 8006144:	4601      	mov	r1, r0
 8006146:	4648      	mov	r0, r9
 8006148:	f7fa f804 	bl	8000154 <__aeabi_fsub>
 800614c:	4601      	mov	r1, r0
 800614e:	4606      	mov	r6, r0
 8006150:	4640      	mov	r0, r8
 8006152:	f7fa f801 	bl	8000158 <__addsf3>
 8006156:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800615a:	f02b 0b0f 	bic.w	fp, fp, #15
 800615e:	4641      	mov	r1, r8
 8006160:	4658      	mov	r0, fp
 8006162:	f7f9 fff7 	bl	8000154 <__aeabi_fsub>
 8006166:	4601      	mov	r1, r0
 8006168:	4630      	mov	r0, r6
 800616a:	f7f9 fff3 	bl	8000154 <__aeabi_fsub>
 800616e:	9b03      	ldr	r3, [sp, #12]
 8006170:	3d01      	subs	r5, #1
 8006172:	f36f 040b 	bfc	r4, #0, #12
 8006176:	431d      	orrs	r5, r3
 8006178:	4606      	mov	r6, r0
 800617a:	4621      	mov	r1, r4
 800617c:	4638      	mov	r0, r7
 800617e:	bf14      	ite	ne
 8006180:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8006184:	4d1b      	ldreq	r5, [pc, #108]	@ (80061f4 <__ieee754_powf+0x240>)
 8006186:	f7f9 ffe5 	bl	8000154 <__aeabi_fsub>
 800618a:	4659      	mov	r1, fp
 800618c:	f7fa f8ec 	bl	8000368 <__aeabi_fmul>
 8006190:	4639      	mov	r1, r7
 8006192:	4680      	mov	r8, r0
 8006194:	4630      	mov	r0, r6
 8006196:	f7fa f8e7 	bl	8000368 <__aeabi_fmul>
 800619a:	4601      	mov	r1, r0
 800619c:	4640      	mov	r0, r8
 800619e:	f7f9 ffdb 	bl	8000158 <__addsf3>
 80061a2:	4621      	mov	r1, r4
 80061a4:	4606      	mov	r6, r0
 80061a6:	4658      	mov	r0, fp
 80061a8:	f7fa f8de 	bl	8000368 <__aeabi_fmul>
 80061ac:	4601      	mov	r1, r0
 80061ae:	4607      	mov	r7, r0
 80061b0:	4630      	mov	r0, r6
 80061b2:	f7f9 ffd1 	bl	8000158 <__addsf3>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	4604      	mov	r4, r0
 80061ba:	4680      	mov	r8, r0
 80061bc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80061c0:	f340 813f 	ble.w	8006442 <__ieee754_powf+0x48e>
 80061c4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80061c8:	f240 8128 	bls.w	800641c <__ieee754_powf+0x468>
 80061cc:	2100      	movs	r1, #0
 80061ce:	4628      	mov	r0, r5
 80061d0:	f7fa fa68 	bl	80006a4 <__aeabi_fcmplt>
 80061d4:	3800      	subs	r0, #0
 80061d6:	bf18      	it	ne
 80061d8:	2001      	movne	r0, #1
 80061da:	e778      	b.n	80060ce <__ieee754_powf+0x11a>
 80061dc:	3f7ffff3 	.word	0x3f7ffff3
 80061e0:	3f800007 	.word	0x3f800007
 80061e4:	3fb8aa00 	.word	0x3fb8aa00
 80061e8:	36eca570 	.word	0x36eca570
 80061ec:	3eaaaaab 	.word	0x3eaaaaab
 80061f0:	3fb8aa3b 	.word	0x3fb8aa3b
 80061f4:	bf800000 	.word	0xbf800000
 80061f8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80061fc:	f040 810a 	bne.w	8006414 <__ieee754_powf+0x460>
 8006200:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 8006204:	f7fa f8b0 	bl	8000368 <__aeabi_fmul>
 8006208:	f06f 0217 	mvn.w	r2, #23
 800620c:	4682      	mov	sl, r0
 800620e:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8006212:	3b7f      	subs	r3, #127	@ 0x7f
 8006214:	441a      	add	r2, r3
 8006216:	4b95      	ldr	r3, [pc, #596]	@ (800646c <__ieee754_powf+0x4b8>)
 8006218:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 800621c:	459a      	cmp	sl, r3
 800621e:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 8006222:	dd06      	ble.n	8006232 <__ieee754_powf+0x27e>
 8006224:	4b92      	ldr	r3, [pc, #584]	@ (8006470 <__ieee754_powf+0x4bc>)
 8006226:	459a      	cmp	sl, r3
 8006228:	f340 80f6 	ble.w	8006418 <__ieee754_powf+0x464>
 800622c:	3201      	adds	r2, #1
 800622e:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8006232:	2300      	movs	r3, #0
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	9205      	str	r2, [sp, #20]
 8006238:	4b8e      	ldr	r3, [pc, #568]	@ (8006474 <__ieee754_powf+0x4c0>)
 800623a:	9a01      	ldr	r2, [sp, #4]
 800623c:	4630      	mov	r0, r6
 800623e:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8006242:	46b2      	mov	sl, r6
 8006244:	4659      	mov	r1, fp
 8006246:	f7f9 ff85 	bl	8000154 <__aeabi_fsub>
 800624a:	4631      	mov	r1, r6
 800624c:	4681      	mov	r9, r0
 800624e:	4658      	mov	r0, fp
 8006250:	f7f9 ff82 	bl	8000158 <__addsf3>
 8006254:	4601      	mov	r1, r0
 8006256:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800625a:	f7fa f939 	bl	80004d0 <__aeabi_fdiv>
 800625e:	4601      	mov	r1, r0
 8006260:	9004      	str	r0, [sp, #16]
 8006262:	4648      	mov	r0, r9
 8006264:	f7fa f880 	bl	8000368 <__aeabi_fmul>
 8006268:	9002      	str	r0, [sp, #8]
 800626a:	9b02      	ldr	r3, [sp, #8]
 800626c:	1076      	asrs	r6, r6, #1
 800626e:	f36f 030b 	bfc	r3, #0, #12
 8006272:	4698      	mov	r8, r3
 8006274:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8006278:	9b01      	ldr	r3, [sp, #4]
 800627a:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 800627e:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8006282:	4631      	mov	r1, r6
 8006284:	4640      	mov	r0, r8
 8006286:	f7fa f86f 	bl	8000368 <__aeabi_fmul>
 800628a:	4601      	mov	r1, r0
 800628c:	4648      	mov	r0, r9
 800628e:	f7f9 ff61 	bl	8000154 <__aeabi_fsub>
 8006292:	4659      	mov	r1, fp
 8006294:	4681      	mov	r9, r0
 8006296:	4630      	mov	r0, r6
 8006298:	f7f9 ff5c 	bl	8000154 <__aeabi_fsub>
 800629c:	4601      	mov	r1, r0
 800629e:	4650      	mov	r0, sl
 80062a0:	f7f9 ff58 	bl	8000154 <__aeabi_fsub>
 80062a4:	4641      	mov	r1, r8
 80062a6:	f7fa f85f 	bl	8000368 <__aeabi_fmul>
 80062aa:	4601      	mov	r1, r0
 80062ac:	4648      	mov	r0, r9
 80062ae:	f7f9 ff51 	bl	8000154 <__aeabi_fsub>
 80062b2:	9b04      	ldr	r3, [sp, #16]
 80062b4:	4619      	mov	r1, r3
 80062b6:	f7fa f857 	bl	8000368 <__aeabi_fmul>
 80062ba:	9902      	ldr	r1, [sp, #8]
 80062bc:	4683      	mov	fp, r0
 80062be:	4608      	mov	r0, r1
 80062c0:	f7fa f852 	bl	8000368 <__aeabi_fmul>
 80062c4:	4606      	mov	r6, r0
 80062c6:	496c      	ldr	r1, [pc, #432]	@ (8006478 <__ieee754_powf+0x4c4>)
 80062c8:	f7fa f84e 	bl	8000368 <__aeabi_fmul>
 80062cc:	496b      	ldr	r1, [pc, #428]	@ (800647c <__ieee754_powf+0x4c8>)
 80062ce:	f7f9 ff43 	bl	8000158 <__addsf3>
 80062d2:	4631      	mov	r1, r6
 80062d4:	f7fa f848 	bl	8000368 <__aeabi_fmul>
 80062d8:	4969      	ldr	r1, [pc, #420]	@ (8006480 <__ieee754_powf+0x4cc>)
 80062da:	f7f9 ff3d 	bl	8000158 <__addsf3>
 80062de:	4631      	mov	r1, r6
 80062e0:	f7fa f842 	bl	8000368 <__aeabi_fmul>
 80062e4:	4967      	ldr	r1, [pc, #412]	@ (8006484 <__ieee754_powf+0x4d0>)
 80062e6:	f7f9 ff37 	bl	8000158 <__addsf3>
 80062ea:	4631      	mov	r1, r6
 80062ec:	f7fa f83c 	bl	8000368 <__aeabi_fmul>
 80062f0:	4965      	ldr	r1, [pc, #404]	@ (8006488 <__ieee754_powf+0x4d4>)
 80062f2:	f7f9 ff31 	bl	8000158 <__addsf3>
 80062f6:	4631      	mov	r1, r6
 80062f8:	f7fa f836 	bl	8000368 <__aeabi_fmul>
 80062fc:	4963      	ldr	r1, [pc, #396]	@ (800648c <__ieee754_powf+0x4d8>)
 80062fe:	f7f9 ff2b 	bl	8000158 <__addsf3>
 8006302:	4631      	mov	r1, r6
 8006304:	4681      	mov	r9, r0
 8006306:	4630      	mov	r0, r6
 8006308:	f7fa f82e 	bl	8000368 <__aeabi_fmul>
 800630c:	4601      	mov	r1, r0
 800630e:	4648      	mov	r0, r9
 8006310:	f7fa f82a 	bl	8000368 <__aeabi_fmul>
 8006314:	4606      	mov	r6, r0
 8006316:	4641      	mov	r1, r8
 8006318:	9802      	ldr	r0, [sp, #8]
 800631a:	f7f9 ff1d 	bl	8000158 <__addsf3>
 800631e:	4659      	mov	r1, fp
 8006320:	f7fa f822 	bl	8000368 <__aeabi_fmul>
 8006324:	4631      	mov	r1, r6
 8006326:	f7f9 ff17 	bl	8000158 <__addsf3>
 800632a:	4641      	mov	r1, r8
 800632c:	4681      	mov	r9, r0
 800632e:	4640      	mov	r0, r8
 8006330:	f7fa f81a 	bl	8000368 <__aeabi_fmul>
 8006334:	4956      	ldr	r1, [pc, #344]	@ (8006490 <__ieee754_powf+0x4dc>)
 8006336:	4682      	mov	sl, r0
 8006338:	f7f9 ff0e 	bl	8000158 <__addsf3>
 800633c:	4649      	mov	r1, r9
 800633e:	f7f9 ff0b 	bl	8000158 <__addsf3>
 8006342:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8006346:	f026 060f 	bic.w	r6, r6, #15
 800634a:	4631      	mov	r1, r6
 800634c:	4640      	mov	r0, r8
 800634e:	f7fa f80b 	bl	8000368 <__aeabi_fmul>
 8006352:	494f      	ldr	r1, [pc, #316]	@ (8006490 <__ieee754_powf+0x4dc>)
 8006354:	4680      	mov	r8, r0
 8006356:	4630      	mov	r0, r6
 8006358:	f7f9 fefc 	bl	8000154 <__aeabi_fsub>
 800635c:	4651      	mov	r1, sl
 800635e:	f7f9 fef9 	bl	8000154 <__aeabi_fsub>
 8006362:	4601      	mov	r1, r0
 8006364:	4648      	mov	r0, r9
 8006366:	f7f9 fef5 	bl	8000154 <__aeabi_fsub>
 800636a:	9902      	ldr	r1, [sp, #8]
 800636c:	f7f9 fffc 	bl	8000368 <__aeabi_fmul>
 8006370:	4631      	mov	r1, r6
 8006372:	4681      	mov	r9, r0
 8006374:	4658      	mov	r0, fp
 8006376:	f7f9 fff7 	bl	8000368 <__aeabi_fmul>
 800637a:	4601      	mov	r1, r0
 800637c:	4648      	mov	r0, r9
 800637e:	f7f9 feeb 	bl	8000158 <__addsf3>
 8006382:	4682      	mov	sl, r0
 8006384:	4601      	mov	r1, r0
 8006386:	4640      	mov	r0, r8
 8006388:	f7f9 fee6 	bl	8000158 <__addsf3>
 800638c:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8006390:	f026 060f 	bic.w	r6, r6, #15
 8006394:	4630      	mov	r0, r6
 8006396:	493f      	ldr	r1, [pc, #252]	@ (8006494 <__ieee754_powf+0x4e0>)
 8006398:	f7f9 ffe6 	bl	8000368 <__aeabi_fmul>
 800639c:	4641      	mov	r1, r8
 800639e:	4681      	mov	r9, r0
 80063a0:	4630      	mov	r0, r6
 80063a2:	f7f9 fed7 	bl	8000154 <__aeabi_fsub>
 80063a6:	4601      	mov	r1, r0
 80063a8:	4650      	mov	r0, sl
 80063aa:	f7f9 fed3 	bl	8000154 <__aeabi_fsub>
 80063ae:	493a      	ldr	r1, [pc, #232]	@ (8006498 <__ieee754_powf+0x4e4>)
 80063b0:	f7f9 ffda 	bl	8000368 <__aeabi_fmul>
 80063b4:	4939      	ldr	r1, [pc, #228]	@ (800649c <__ieee754_powf+0x4e8>)
 80063b6:	4680      	mov	r8, r0
 80063b8:	4630      	mov	r0, r6
 80063ba:	f7f9 ffd5 	bl	8000368 <__aeabi_fmul>
 80063be:	4601      	mov	r1, r0
 80063c0:	4640      	mov	r0, r8
 80063c2:	f7f9 fec9 	bl	8000158 <__addsf3>
 80063c6:	4b36      	ldr	r3, [pc, #216]	@ (80064a0 <__ieee754_powf+0x4ec>)
 80063c8:	9a01      	ldr	r2, [sp, #4]
 80063ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063ce:	f7f9 fec3 	bl	8000158 <__addsf3>
 80063d2:	9a05      	ldr	r2, [sp, #20]
 80063d4:	4606      	mov	r6, r0
 80063d6:	4610      	mov	r0, r2
 80063d8:	f7f9 ff72 	bl	80002c0 <__aeabi_i2f>
 80063dc:	4680      	mov	r8, r0
 80063de:	4b31      	ldr	r3, [pc, #196]	@ (80064a4 <__ieee754_powf+0x4f0>)
 80063e0:	9a01      	ldr	r2, [sp, #4]
 80063e2:	4631      	mov	r1, r6
 80063e4:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80063e8:	4648      	mov	r0, r9
 80063ea:	f7f9 feb5 	bl	8000158 <__addsf3>
 80063ee:	4651      	mov	r1, sl
 80063f0:	f7f9 feb2 	bl	8000158 <__addsf3>
 80063f4:	4641      	mov	r1, r8
 80063f6:	f7f9 feaf 	bl	8000158 <__addsf3>
 80063fa:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80063fe:	f02b 0b0f 	bic.w	fp, fp, #15
 8006402:	4641      	mov	r1, r8
 8006404:	4658      	mov	r0, fp
 8006406:	f7f9 fea5 	bl	8000154 <__aeabi_fsub>
 800640a:	4651      	mov	r1, sl
 800640c:	f7f9 fea2 	bl	8000154 <__aeabi_fsub>
 8006410:	4649      	mov	r1, r9
 8006412:	e6a6      	b.n	8006162 <__ieee754_powf+0x1ae>
 8006414:	2200      	movs	r2, #0
 8006416:	e6fa      	b.n	800620e <__ieee754_powf+0x25a>
 8006418:	2301      	movs	r3, #1
 800641a:	e70b      	b.n	8006234 <__ieee754_powf+0x280>
 800641c:	d148      	bne.n	80064b0 <__ieee754_powf+0x4fc>
 800641e:	4922      	ldr	r1, [pc, #136]	@ (80064a8 <__ieee754_powf+0x4f4>)
 8006420:	4630      	mov	r0, r6
 8006422:	f7f9 fe99 	bl	8000158 <__addsf3>
 8006426:	4639      	mov	r1, r7
 8006428:	4681      	mov	r9, r0
 800642a:	4620      	mov	r0, r4
 800642c:	f7f9 fe92 	bl	8000154 <__aeabi_fsub>
 8006430:	4601      	mov	r1, r0
 8006432:	4648      	mov	r0, r9
 8006434:	f7fa f954 	bl	80006e0 <__aeabi_fcmpgt>
 8006438:	2800      	cmp	r0, #0
 800643a:	f47f aec7 	bne.w	80061cc <__ieee754_powf+0x218>
 800643e:	2386      	movs	r3, #134	@ 0x86
 8006440:	e03b      	b.n	80064ba <__ieee754_powf+0x506>
 8006442:	4a1a      	ldr	r2, [pc, #104]	@ (80064ac <__ieee754_powf+0x4f8>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d907      	bls.n	8006458 <__ieee754_powf+0x4a4>
 8006448:	2100      	movs	r1, #0
 800644a:	4628      	mov	r0, r5
 800644c:	f7fa f92a 	bl	80006a4 <__aeabi_fcmplt>
 8006450:	3800      	subs	r0, #0
 8006452:	bf18      	it	ne
 8006454:	2001      	movne	r0, #1
 8006456:	e645      	b.n	80060e4 <__ieee754_powf+0x130>
 8006458:	d12a      	bne.n	80064b0 <__ieee754_powf+0x4fc>
 800645a:	4639      	mov	r1, r7
 800645c:	f7f9 fe7a 	bl	8000154 <__aeabi_fsub>
 8006460:	4631      	mov	r1, r6
 8006462:	f7fa f933 	bl	80006cc <__aeabi_fcmpge>
 8006466:	2800      	cmp	r0, #0
 8006468:	d0e9      	beq.n	800643e <__ieee754_powf+0x48a>
 800646a:	e7ed      	b.n	8006448 <__ieee754_powf+0x494>
 800646c:	001cc471 	.word	0x001cc471
 8006470:	005db3d6 	.word	0x005db3d6
 8006474:	080072c8 	.word	0x080072c8
 8006478:	3e53f142 	.word	0x3e53f142
 800647c:	3e6c3255 	.word	0x3e6c3255
 8006480:	3e8ba305 	.word	0x3e8ba305
 8006484:	3eaaaaab 	.word	0x3eaaaaab
 8006488:	3edb6db7 	.word	0x3edb6db7
 800648c:	3f19999a 	.word	0x3f19999a
 8006490:	40400000 	.word	0x40400000
 8006494:	3f763800 	.word	0x3f763800
 8006498:	3f76384f 	.word	0x3f76384f
 800649c:	369dc3a0 	.word	0x369dc3a0
 80064a0:	080072b8 	.word	0x080072b8
 80064a4:	080072c0 	.word	0x080072c0
 80064a8:	3338aa3c 	.word	0x3338aa3c
 80064ac:	43160000 	.word	0x43160000
 80064b0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80064b4:	f240 809b 	bls.w	80065ee <__ieee754_powf+0x63a>
 80064b8:	15db      	asrs	r3, r3, #23
 80064ba:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 80064be:	3b7e      	subs	r3, #126	@ 0x7e
 80064c0:	411c      	asrs	r4, r3
 80064c2:	4444      	add	r4, r8
 80064c4:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 80064c8:	4961      	ldr	r1, [pc, #388]	@ (8006650 <__ieee754_powf+0x69c>)
 80064ca:	3b7f      	subs	r3, #127	@ 0x7f
 80064cc:	4119      	asrs	r1, r3
 80064ce:	4021      	ands	r1, r4
 80064d0:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80064d4:	f1c3 0317 	rsb	r3, r3, #23
 80064d8:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80064dc:	4638      	mov	r0, r7
 80064de:	411c      	asrs	r4, r3
 80064e0:	f1b8 0f00 	cmp.w	r8, #0
 80064e4:	bfb8      	it	lt
 80064e6:	4264      	neglt	r4, r4
 80064e8:	f7f9 fe34 	bl	8000154 <__aeabi_fsub>
 80064ec:	4607      	mov	r7, r0
 80064ee:	4631      	mov	r1, r6
 80064f0:	4638      	mov	r0, r7
 80064f2:	f7f9 fe31 	bl	8000158 <__addsf3>
 80064f6:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80064fa:	f028 080f 	bic.w	r8, r8, #15
 80064fe:	4640      	mov	r0, r8
 8006500:	4954      	ldr	r1, [pc, #336]	@ (8006654 <__ieee754_powf+0x6a0>)
 8006502:	f7f9 ff31 	bl	8000368 <__aeabi_fmul>
 8006506:	4639      	mov	r1, r7
 8006508:	4681      	mov	r9, r0
 800650a:	4640      	mov	r0, r8
 800650c:	f7f9 fe22 	bl	8000154 <__aeabi_fsub>
 8006510:	4601      	mov	r1, r0
 8006512:	4630      	mov	r0, r6
 8006514:	f7f9 fe1e 	bl	8000154 <__aeabi_fsub>
 8006518:	494f      	ldr	r1, [pc, #316]	@ (8006658 <__ieee754_powf+0x6a4>)
 800651a:	f7f9 ff25 	bl	8000368 <__aeabi_fmul>
 800651e:	494f      	ldr	r1, [pc, #316]	@ (800665c <__ieee754_powf+0x6a8>)
 8006520:	4606      	mov	r6, r0
 8006522:	4640      	mov	r0, r8
 8006524:	f7f9 ff20 	bl	8000368 <__aeabi_fmul>
 8006528:	4601      	mov	r1, r0
 800652a:	4630      	mov	r0, r6
 800652c:	f7f9 fe14 	bl	8000158 <__addsf3>
 8006530:	4607      	mov	r7, r0
 8006532:	4601      	mov	r1, r0
 8006534:	4648      	mov	r0, r9
 8006536:	f7f9 fe0f 	bl	8000158 <__addsf3>
 800653a:	4649      	mov	r1, r9
 800653c:	4606      	mov	r6, r0
 800653e:	f7f9 fe09 	bl	8000154 <__aeabi_fsub>
 8006542:	4601      	mov	r1, r0
 8006544:	4638      	mov	r0, r7
 8006546:	f7f9 fe05 	bl	8000154 <__aeabi_fsub>
 800654a:	4631      	mov	r1, r6
 800654c:	4680      	mov	r8, r0
 800654e:	4630      	mov	r0, r6
 8006550:	f7f9 ff0a 	bl	8000368 <__aeabi_fmul>
 8006554:	4607      	mov	r7, r0
 8006556:	4942      	ldr	r1, [pc, #264]	@ (8006660 <__ieee754_powf+0x6ac>)
 8006558:	f7f9 ff06 	bl	8000368 <__aeabi_fmul>
 800655c:	4941      	ldr	r1, [pc, #260]	@ (8006664 <__ieee754_powf+0x6b0>)
 800655e:	f7f9 fdf9 	bl	8000154 <__aeabi_fsub>
 8006562:	4639      	mov	r1, r7
 8006564:	f7f9 ff00 	bl	8000368 <__aeabi_fmul>
 8006568:	493f      	ldr	r1, [pc, #252]	@ (8006668 <__ieee754_powf+0x6b4>)
 800656a:	f7f9 fdf5 	bl	8000158 <__addsf3>
 800656e:	4639      	mov	r1, r7
 8006570:	f7f9 fefa 	bl	8000368 <__aeabi_fmul>
 8006574:	493d      	ldr	r1, [pc, #244]	@ (800666c <__ieee754_powf+0x6b8>)
 8006576:	f7f9 fded 	bl	8000154 <__aeabi_fsub>
 800657a:	4639      	mov	r1, r7
 800657c:	f7f9 fef4 	bl	8000368 <__aeabi_fmul>
 8006580:	493b      	ldr	r1, [pc, #236]	@ (8006670 <__ieee754_powf+0x6bc>)
 8006582:	f7f9 fde9 	bl	8000158 <__addsf3>
 8006586:	4639      	mov	r1, r7
 8006588:	f7f9 feee 	bl	8000368 <__aeabi_fmul>
 800658c:	4601      	mov	r1, r0
 800658e:	4630      	mov	r0, r6
 8006590:	f7f9 fde0 	bl	8000154 <__aeabi_fsub>
 8006594:	4607      	mov	r7, r0
 8006596:	4601      	mov	r1, r0
 8006598:	4630      	mov	r0, r6
 800659a:	f7f9 fee5 	bl	8000368 <__aeabi_fmul>
 800659e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80065a2:	4681      	mov	r9, r0
 80065a4:	4638      	mov	r0, r7
 80065a6:	f7f9 fdd5 	bl	8000154 <__aeabi_fsub>
 80065aa:	4601      	mov	r1, r0
 80065ac:	4648      	mov	r0, r9
 80065ae:	f7f9 ff8f 	bl	80004d0 <__aeabi_fdiv>
 80065b2:	4641      	mov	r1, r8
 80065b4:	4607      	mov	r7, r0
 80065b6:	4630      	mov	r0, r6
 80065b8:	f7f9 fed6 	bl	8000368 <__aeabi_fmul>
 80065bc:	4641      	mov	r1, r8
 80065be:	f7f9 fdcb 	bl	8000158 <__addsf3>
 80065c2:	4601      	mov	r1, r0
 80065c4:	4638      	mov	r0, r7
 80065c6:	f7f9 fdc5 	bl	8000154 <__aeabi_fsub>
 80065ca:	4631      	mov	r1, r6
 80065cc:	f7f9 fdc2 	bl	8000154 <__aeabi_fsub>
 80065d0:	4601      	mov	r1, r0
 80065d2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80065d6:	f7f9 fdbd 	bl	8000154 <__aeabi_fsub>
 80065da:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80065de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065e2:	da06      	bge.n	80065f2 <__ieee754_powf+0x63e>
 80065e4:	4621      	mov	r1, r4
 80065e6:	f000 f9af 	bl	8006948 <scalbnf>
 80065ea:	4629      	mov	r1, r5
 80065ec:	e549      	b.n	8006082 <__ieee754_powf+0xce>
 80065ee:	2400      	movs	r4, #0
 80065f0:	e77d      	b.n	80064ee <__ieee754_powf+0x53a>
 80065f2:	4618      	mov	r0, r3
 80065f4:	e7f9      	b.n	80065ea <__ieee754_powf+0x636>
 80065f6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80065fa:	e536      	b.n	800606a <__ieee754_powf+0xb6>
 80065fc:	4639      	mov	r1, r7
 80065fe:	e534      	b.n	800606a <__ieee754_powf+0xb6>
 8006600:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006604:	f43f ad23 	beq.w	800604e <__ieee754_powf+0x9a>
 8006608:	2502      	movs	r5, #2
 800660a:	4648      	mov	r0, r9
 800660c:	f000 f998 	bl	8006940 <fabsf>
 8006610:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8006614:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8006618:	46c2      	mov	sl, r8
 800661a:	4601      	mov	r1, r0
 800661c:	d003      	beq.n	8006626 <__ieee754_powf+0x672>
 800661e:	f1b8 0f00 	cmp.w	r8, #0
 8006622:	f47f ad43 	bne.w	80060ac <__ieee754_powf+0xf8>
 8006626:	2c00      	cmp	r4, #0
 8006628:	da04      	bge.n	8006634 <__ieee754_powf+0x680>
 800662a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800662e:	f7f9 ff4f 	bl	80004d0 <__aeabi_fdiv>
 8006632:	4601      	mov	r1, r0
 8006634:	2e00      	cmp	r6, #0
 8006636:	f6bf ad18 	bge.w	800606a <__ieee754_powf+0xb6>
 800663a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800663e:	ea58 0805 	orrs.w	r8, r8, r5
 8006642:	f47f ad2e 	bne.w	80060a2 <__ieee754_powf+0xee>
 8006646:	4608      	mov	r0, r1
 8006648:	f7f9 fd84 	bl	8000154 <__aeabi_fsub>
 800664c:	4601      	mov	r1, r0
 800664e:	e4f8      	b.n	8006042 <__ieee754_powf+0x8e>
 8006650:	ff800000 	.word	0xff800000
 8006654:	3f317200 	.word	0x3f317200
 8006658:	3f317218 	.word	0x3f317218
 800665c:	35bfbe8c 	.word	0x35bfbe8c
 8006660:	3331bb4c 	.word	0x3331bb4c
 8006664:	35ddea0e 	.word	0x35ddea0e
 8006668:	388ab355 	.word	0x388ab355
 800666c:	3b360b61 	.word	0x3b360b61
 8006670:	3e2aaaab 	.word	0x3e2aaaab

08006674 <__ieee754_rem_pio2f>:
 8006674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	4aa4      	ldr	r2, [pc, #656]	@ (800690c <__ieee754_rem_pio2f+0x298>)
 800667a:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800667e:	4590      	cmp	r8, r2
 8006680:	460c      	mov	r4, r1
 8006682:	4682      	mov	sl, r0
 8006684:	b087      	sub	sp, #28
 8006686:	d804      	bhi.n	8006692 <__ieee754_rem_pio2f+0x1e>
 8006688:	2300      	movs	r3, #0
 800668a:	6008      	str	r0, [r1, #0]
 800668c:	604b      	str	r3, [r1, #4]
 800668e:	2500      	movs	r5, #0
 8006690:	e01d      	b.n	80066ce <__ieee754_rem_pio2f+0x5a>
 8006692:	4a9f      	ldr	r2, [pc, #636]	@ (8006910 <__ieee754_rem_pio2f+0x29c>)
 8006694:	4590      	cmp	r8, r2
 8006696:	d84f      	bhi.n	8006738 <__ieee754_rem_pio2f+0xc4>
 8006698:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800669c:	2800      	cmp	r0, #0
 800669e:	499d      	ldr	r1, [pc, #628]	@ (8006914 <__ieee754_rem_pio2f+0x2a0>)
 80066a0:	4f9d      	ldr	r7, [pc, #628]	@ (8006918 <__ieee754_rem_pio2f+0x2a4>)
 80066a2:	f025 050f 	bic.w	r5, r5, #15
 80066a6:	dd24      	ble.n	80066f2 <__ieee754_rem_pio2f+0x7e>
 80066a8:	f7f9 fd54 	bl	8000154 <__aeabi_fsub>
 80066ac:	42bd      	cmp	r5, r7
 80066ae:	4606      	mov	r6, r0
 80066b0:	d011      	beq.n	80066d6 <__ieee754_rem_pio2f+0x62>
 80066b2:	499a      	ldr	r1, [pc, #616]	@ (800691c <__ieee754_rem_pio2f+0x2a8>)
 80066b4:	f7f9 fd4e 	bl	8000154 <__aeabi_fsub>
 80066b8:	4601      	mov	r1, r0
 80066ba:	4605      	mov	r5, r0
 80066bc:	4630      	mov	r0, r6
 80066be:	f7f9 fd49 	bl	8000154 <__aeabi_fsub>
 80066c2:	4996      	ldr	r1, [pc, #600]	@ (800691c <__ieee754_rem_pio2f+0x2a8>)
 80066c4:	f7f9 fd46 	bl	8000154 <__aeabi_fsub>
 80066c8:	6025      	str	r5, [r4, #0]
 80066ca:	2501      	movs	r5, #1
 80066cc:	6060      	str	r0, [r4, #4]
 80066ce:	4628      	mov	r0, r5
 80066d0:	b007      	add	sp, #28
 80066d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d6:	4992      	ldr	r1, [pc, #584]	@ (8006920 <__ieee754_rem_pio2f+0x2ac>)
 80066d8:	f7f9 fd3c 	bl	8000154 <__aeabi_fsub>
 80066dc:	4991      	ldr	r1, [pc, #580]	@ (8006924 <__ieee754_rem_pio2f+0x2b0>)
 80066de:	4606      	mov	r6, r0
 80066e0:	f7f9 fd38 	bl	8000154 <__aeabi_fsub>
 80066e4:	4601      	mov	r1, r0
 80066e6:	4605      	mov	r5, r0
 80066e8:	4630      	mov	r0, r6
 80066ea:	f7f9 fd33 	bl	8000154 <__aeabi_fsub>
 80066ee:	498d      	ldr	r1, [pc, #564]	@ (8006924 <__ieee754_rem_pio2f+0x2b0>)
 80066f0:	e7e8      	b.n	80066c4 <__ieee754_rem_pio2f+0x50>
 80066f2:	f7f9 fd31 	bl	8000158 <__addsf3>
 80066f6:	42bd      	cmp	r5, r7
 80066f8:	4606      	mov	r6, r0
 80066fa:	d00f      	beq.n	800671c <__ieee754_rem_pio2f+0xa8>
 80066fc:	4987      	ldr	r1, [pc, #540]	@ (800691c <__ieee754_rem_pio2f+0x2a8>)
 80066fe:	f7f9 fd2b 	bl	8000158 <__addsf3>
 8006702:	4601      	mov	r1, r0
 8006704:	4605      	mov	r5, r0
 8006706:	4630      	mov	r0, r6
 8006708:	f7f9 fd24 	bl	8000154 <__aeabi_fsub>
 800670c:	4983      	ldr	r1, [pc, #524]	@ (800691c <__ieee754_rem_pio2f+0x2a8>)
 800670e:	f7f9 fd23 	bl	8000158 <__addsf3>
 8006712:	6025      	str	r5, [r4, #0]
 8006714:	6060      	str	r0, [r4, #4]
 8006716:	f04f 35ff 	mov.w	r5, #4294967295
 800671a:	e7d8      	b.n	80066ce <__ieee754_rem_pio2f+0x5a>
 800671c:	4980      	ldr	r1, [pc, #512]	@ (8006920 <__ieee754_rem_pio2f+0x2ac>)
 800671e:	f7f9 fd1b 	bl	8000158 <__addsf3>
 8006722:	4980      	ldr	r1, [pc, #512]	@ (8006924 <__ieee754_rem_pio2f+0x2b0>)
 8006724:	4606      	mov	r6, r0
 8006726:	f7f9 fd17 	bl	8000158 <__addsf3>
 800672a:	4601      	mov	r1, r0
 800672c:	4605      	mov	r5, r0
 800672e:	4630      	mov	r0, r6
 8006730:	f7f9 fd10 	bl	8000154 <__aeabi_fsub>
 8006734:	497b      	ldr	r1, [pc, #492]	@ (8006924 <__ieee754_rem_pio2f+0x2b0>)
 8006736:	e7ea      	b.n	800670e <__ieee754_rem_pio2f+0x9a>
 8006738:	4a7b      	ldr	r2, [pc, #492]	@ (8006928 <__ieee754_rem_pio2f+0x2b4>)
 800673a:	4590      	cmp	r8, r2
 800673c:	f200 8095 	bhi.w	800686a <__ieee754_rem_pio2f+0x1f6>
 8006740:	f000 f8fe 	bl	8006940 <fabsf>
 8006744:	4979      	ldr	r1, [pc, #484]	@ (800692c <__ieee754_rem_pio2f+0x2b8>)
 8006746:	4606      	mov	r6, r0
 8006748:	f7f9 fe0e 	bl	8000368 <__aeabi_fmul>
 800674c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8006750:	f7f9 fd02 	bl	8000158 <__addsf3>
 8006754:	f7f9 ffe4 	bl	8000720 <__aeabi_f2iz>
 8006758:	4605      	mov	r5, r0
 800675a:	f7f9 fdb1 	bl	80002c0 <__aeabi_i2f>
 800675e:	496d      	ldr	r1, [pc, #436]	@ (8006914 <__ieee754_rem_pio2f+0x2a0>)
 8006760:	4681      	mov	r9, r0
 8006762:	f7f9 fe01 	bl	8000368 <__aeabi_fmul>
 8006766:	4601      	mov	r1, r0
 8006768:	4630      	mov	r0, r6
 800676a:	f7f9 fcf3 	bl	8000154 <__aeabi_fsub>
 800676e:	496b      	ldr	r1, [pc, #428]	@ (800691c <__ieee754_rem_pio2f+0x2a8>)
 8006770:	4607      	mov	r7, r0
 8006772:	4648      	mov	r0, r9
 8006774:	f7f9 fdf8 	bl	8000368 <__aeabi_fmul>
 8006778:	2d1f      	cmp	r5, #31
 800677a:	4606      	mov	r6, r0
 800677c:	dc0e      	bgt.n	800679c <__ieee754_rem_pio2f+0x128>
 800677e:	4a6c      	ldr	r2, [pc, #432]	@ (8006930 <__ieee754_rem_pio2f+0x2bc>)
 8006780:	1e69      	subs	r1, r5, #1
 8006782:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8006786:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800678a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <__ieee754_rem_pio2f+0x128>
 8006792:	4631      	mov	r1, r6
 8006794:	4638      	mov	r0, r7
 8006796:	f7f9 fcdd 	bl	8000154 <__aeabi_fsub>
 800679a:	e00b      	b.n	80067b4 <__ieee754_rem_pio2f+0x140>
 800679c:	4631      	mov	r1, r6
 800679e:	4638      	mov	r0, r7
 80067a0:	f7f9 fcd8 	bl	8000154 <__aeabi_fsub>
 80067a4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80067a8:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	ea4f 5be8 	mov.w	fp, r8, asr #23
 80067b2:	dc01      	bgt.n	80067b8 <__ieee754_rem_pio2f+0x144>
 80067b4:	6020      	str	r0, [r4, #0]
 80067b6:	e026      	b.n	8006806 <__ieee754_rem_pio2f+0x192>
 80067b8:	4959      	ldr	r1, [pc, #356]	@ (8006920 <__ieee754_rem_pio2f+0x2ac>)
 80067ba:	4648      	mov	r0, r9
 80067bc:	f7f9 fdd4 	bl	8000368 <__aeabi_fmul>
 80067c0:	4606      	mov	r6, r0
 80067c2:	4601      	mov	r1, r0
 80067c4:	4638      	mov	r0, r7
 80067c6:	f7f9 fcc5 	bl	8000154 <__aeabi_fsub>
 80067ca:	4601      	mov	r1, r0
 80067cc:	4680      	mov	r8, r0
 80067ce:	4638      	mov	r0, r7
 80067d0:	f7f9 fcc0 	bl	8000154 <__aeabi_fsub>
 80067d4:	4631      	mov	r1, r6
 80067d6:	f7f9 fcbd 	bl	8000154 <__aeabi_fsub>
 80067da:	4606      	mov	r6, r0
 80067dc:	4951      	ldr	r1, [pc, #324]	@ (8006924 <__ieee754_rem_pio2f+0x2b0>)
 80067de:	4648      	mov	r0, r9
 80067e0:	f7f9 fdc2 	bl	8000368 <__aeabi_fmul>
 80067e4:	4631      	mov	r1, r6
 80067e6:	f7f9 fcb5 	bl	8000154 <__aeabi_fsub>
 80067ea:	4601      	mov	r1, r0
 80067ec:	4606      	mov	r6, r0
 80067ee:	4640      	mov	r0, r8
 80067f0:	f7f9 fcb0 	bl	8000154 <__aeabi_fsub>
 80067f4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80067f8:	ebab 0b03 	sub.w	fp, fp, r3
 80067fc:	f1bb 0f19 	cmp.w	fp, #25
 8006800:	dc18      	bgt.n	8006834 <__ieee754_rem_pio2f+0x1c0>
 8006802:	4647      	mov	r7, r8
 8006804:	6020      	str	r0, [r4, #0]
 8006806:	f8d4 8000 	ldr.w	r8, [r4]
 800680a:	4638      	mov	r0, r7
 800680c:	4641      	mov	r1, r8
 800680e:	f7f9 fca1 	bl	8000154 <__aeabi_fsub>
 8006812:	4631      	mov	r1, r6
 8006814:	f7f9 fc9e 	bl	8000154 <__aeabi_fsub>
 8006818:	f1ba 0f00 	cmp.w	sl, #0
 800681c:	6060      	str	r0, [r4, #4]
 800681e:	f6bf af56 	bge.w	80066ce <__ieee754_rem_pio2f+0x5a>
 8006822:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8006826:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800682a:	f8c4 8000 	str.w	r8, [r4]
 800682e:	6060      	str	r0, [r4, #4]
 8006830:	426d      	negs	r5, r5
 8006832:	e74c      	b.n	80066ce <__ieee754_rem_pio2f+0x5a>
 8006834:	493f      	ldr	r1, [pc, #252]	@ (8006934 <__ieee754_rem_pio2f+0x2c0>)
 8006836:	4648      	mov	r0, r9
 8006838:	f7f9 fd96 	bl	8000368 <__aeabi_fmul>
 800683c:	4606      	mov	r6, r0
 800683e:	4601      	mov	r1, r0
 8006840:	4640      	mov	r0, r8
 8006842:	f7f9 fc87 	bl	8000154 <__aeabi_fsub>
 8006846:	4601      	mov	r1, r0
 8006848:	4607      	mov	r7, r0
 800684a:	4640      	mov	r0, r8
 800684c:	f7f9 fc82 	bl	8000154 <__aeabi_fsub>
 8006850:	4631      	mov	r1, r6
 8006852:	f7f9 fc7f 	bl	8000154 <__aeabi_fsub>
 8006856:	4606      	mov	r6, r0
 8006858:	4937      	ldr	r1, [pc, #220]	@ (8006938 <__ieee754_rem_pio2f+0x2c4>)
 800685a:	4648      	mov	r0, r9
 800685c:	f7f9 fd84 	bl	8000368 <__aeabi_fmul>
 8006860:	4631      	mov	r1, r6
 8006862:	f7f9 fc77 	bl	8000154 <__aeabi_fsub>
 8006866:	4606      	mov	r6, r0
 8006868:	e793      	b.n	8006792 <__ieee754_rem_pio2f+0x11e>
 800686a:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800686e:	d305      	bcc.n	800687c <__ieee754_rem_pio2f+0x208>
 8006870:	4601      	mov	r1, r0
 8006872:	f7f9 fc6f 	bl	8000154 <__aeabi_fsub>
 8006876:	6060      	str	r0, [r4, #4]
 8006878:	6020      	str	r0, [r4, #0]
 800687a:	e708      	b.n	800668e <__ieee754_rem_pio2f+0x1a>
 800687c:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8006880:	3e86      	subs	r6, #134	@ 0x86
 8006882:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8006886:	4640      	mov	r0, r8
 8006888:	f7f9 ff4a 	bl	8000720 <__aeabi_f2iz>
 800688c:	f7f9 fd18 	bl	80002c0 <__aeabi_i2f>
 8006890:	4601      	mov	r1, r0
 8006892:	9003      	str	r0, [sp, #12]
 8006894:	4640      	mov	r0, r8
 8006896:	f7f9 fc5d 	bl	8000154 <__aeabi_fsub>
 800689a:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800689e:	f7f9 fd63 	bl	8000368 <__aeabi_fmul>
 80068a2:	4607      	mov	r7, r0
 80068a4:	f7f9 ff3c 	bl	8000720 <__aeabi_f2iz>
 80068a8:	f7f9 fd0a 	bl	80002c0 <__aeabi_i2f>
 80068ac:	4601      	mov	r1, r0
 80068ae:	9004      	str	r0, [sp, #16]
 80068b0:	4605      	mov	r5, r0
 80068b2:	4638      	mov	r0, r7
 80068b4:	f7f9 fc4e 	bl	8000154 <__aeabi_fsub>
 80068b8:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80068bc:	f7f9 fd54 	bl	8000368 <__aeabi_fmul>
 80068c0:	2100      	movs	r1, #0
 80068c2:	9005      	str	r0, [sp, #20]
 80068c4:	f7f9 fee4 	bl	8000690 <__aeabi_fcmpeq>
 80068c8:	b1f0      	cbz	r0, 8006908 <__ieee754_rem_pio2f+0x294>
 80068ca:	2100      	movs	r1, #0
 80068cc:	4628      	mov	r0, r5
 80068ce:	f7f9 fedf 	bl	8000690 <__aeabi_fcmpeq>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	bf14      	ite	ne
 80068d6:	2301      	movne	r3, #1
 80068d8:	2302      	moveq	r3, #2
 80068da:	4a18      	ldr	r2, [pc, #96]	@ (800693c <__ieee754_rem_pio2f+0x2c8>)
 80068dc:	4621      	mov	r1, r4
 80068de:	9201      	str	r2, [sp, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	a803      	add	r0, sp, #12
 80068e4:	9200      	str	r2, [sp, #0]
 80068e6:	4632      	mov	r2, r6
 80068e8:	f000 f898 	bl	8006a1c <__kernel_rem_pio2f>
 80068ec:	f1ba 0f00 	cmp.w	sl, #0
 80068f0:	4605      	mov	r5, r0
 80068f2:	f6bf aeec 	bge.w	80066ce <__ieee754_rem_pio2f+0x5a>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	6863      	ldr	r3, [r4, #4]
 8006900:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006904:	6063      	str	r3, [r4, #4]
 8006906:	e793      	b.n	8006830 <__ieee754_rem_pio2f+0x1bc>
 8006908:	2303      	movs	r3, #3
 800690a:	e7e6      	b.n	80068da <__ieee754_rem_pio2f+0x266>
 800690c:	3f490fd8 	.word	0x3f490fd8
 8006910:	4016cbe3 	.word	0x4016cbe3
 8006914:	3fc90f80 	.word	0x3fc90f80
 8006918:	3fc90fd0 	.word	0x3fc90fd0
 800691c:	37354443 	.word	0x37354443
 8006920:	37354400 	.word	0x37354400
 8006924:	2e85a308 	.word	0x2e85a308
 8006928:	43490f80 	.word	0x43490f80
 800692c:	3f22f984 	.word	0x3f22f984
 8006930:	080072d0 	.word	0x080072d0
 8006934:	2e85a300 	.word	0x2e85a300
 8006938:	248d3132 	.word	0x248d3132
 800693c:	08007350 	.word	0x08007350

08006940 <fabsf>:
 8006940:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006944:	4770      	bx	lr
	...

08006948 <scalbnf>:
 8006948:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	4603      	mov	r3, r0
 8006950:	460d      	mov	r5, r1
 8006952:	4604      	mov	r4, r0
 8006954:	d02e      	beq.n	80069b4 <scalbnf+0x6c>
 8006956:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800695a:	d304      	bcc.n	8006966 <scalbnf+0x1e>
 800695c:	4601      	mov	r1, r0
 800695e:	f7f9 fbfb 	bl	8000158 <__addsf3>
 8006962:	4603      	mov	r3, r0
 8006964:	e026      	b.n	80069b4 <scalbnf+0x6c>
 8006966:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800696a:	d118      	bne.n	800699e <scalbnf+0x56>
 800696c:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8006970:	f7f9 fcfa 	bl	8000368 <__aeabi_fmul>
 8006974:	4a17      	ldr	r2, [pc, #92]	@ (80069d4 <scalbnf+0x8c>)
 8006976:	4603      	mov	r3, r0
 8006978:	4295      	cmp	r5, r2
 800697a:	db0c      	blt.n	8006996 <scalbnf+0x4e>
 800697c:	4604      	mov	r4, r0
 800697e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8006982:	3a19      	subs	r2, #25
 8006984:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006988:	428d      	cmp	r5, r1
 800698a:	dd0a      	ble.n	80069a2 <scalbnf+0x5a>
 800698c:	4912      	ldr	r1, [pc, #72]	@ (80069d8 <scalbnf+0x90>)
 800698e:	4618      	mov	r0, r3
 8006990:	f361 001e 	bfi	r0, r1, #0, #31
 8006994:	e000      	b.n	8006998 <scalbnf+0x50>
 8006996:	4911      	ldr	r1, [pc, #68]	@ (80069dc <scalbnf+0x94>)
 8006998:	f7f9 fce6 	bl	8000368 <__aeabi_fmul>
 800699c:	e7e1      	b.n	8006962 <scalbnf+0x1a>
 800699e:	0dd2      	lsrs	r2, r2, #23
 80069a0:	e7f0      	b.n	8006984 <scalbnf+0x3c>
 80069a2:	1951      	adds	r1, r2, r5
 80069a4:	29fe      	cmp	r1, #254	@ 0xfe
 80069a6:	dcf1      	bgt.n	800698c <scalbnf+0x44>
 80069a8:	2900      	cmp	r1, #0
 80069aa:	dd05      	ble.n	80069b8 <scalbnf+0x70>
 80069ac:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80069b0:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80069b4:	4618      	mov	r0, r3
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	f111 0f16 	cmn.w	r1, #22
 80069bc:	da01      	bge.n	80069c2 <scalbnf+0x7a>
 80069be:	4907      	ldr	r1, [pc, #28]	@ (80069dc <scalbnf+0x94>)
 80069c0:	e7e5      	b.n	800698e <scalbnf+0x46>
 80069c2:	f101 0019 	add.w	r0, r1, #25
 80069c6:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80069ca:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80069ce:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80069d2:	e7e1      	b.n	8006998 <scalbnf+0x50>
 80069d4:	ffff3cb0 	.word	0xffff3cb0
 80069d8:	7149f2ca 	.word	0x7149f2ca
 80069dc:	0da24260 	.word	0x0da24260

080069e0 <with_errnof>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4604      	mov	r4, r0
 80069e4:	460d      	mov	r5, r1
 80069e6:	f7fe fc17 	bl	8005218 <__errno>
 80069ea:	6005      	str	r5, [r0, #0]
 80069ec:	4620      	mov	r0, r4
 80069ee:	bd38      	pop	{r3, r4, r5, pc}

080069f0 <xflowf>:
 80069f0:	b508      	push	{r3, lr}
 80069f2:	b140      	cbz	r0, 8006a06 <xflowf+0x16>
 80069f4:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 80069f8:	f7f9 fcb6 	bl	8000368 <__aeabi_fmul>
 80069fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006a00:	2122      	movs	r1, #34	@ 0x22
 8006a02:	f7ff bfed 	b.w	80069e0 <with_errnof>
 8006a06:	4608      	mov	r0, r1
 8006a08:	e7f6      	b.n	80069f8 <xflowf+0x8>

08006a0a <__math_uflowf>:
 8006a0a:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8006a0e:	f7ff bfef 	b.w	80069f0 <xflowf>

08006a12 <__math_oflowf>:
 8006a12:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8006a16:	f7ff bfeb 	b.w	80069f0 <xflowf>
	...

08006a1c <__kernel_rem_pio2f>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	b0db      	sub	sp, #364	@ 0x16c
 8006a22:	9202      	str	r2, [sp, #8]
 8006a24:	9304      	str	r3, [sp, #16]
 8006a26:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8006a28:	4bac      	ldr	r3, [pc, #688]	@ (8006cdc <__kernel_rem_pio2f+0x2c0>)
 8006a2a:	9005      	str	r0, [sp, #20]
 8006a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a30:	9100      	str	r1, [sp, #0]
 8006a32:	9301      	str	r3, [sp, #4]
 8006a34:	9b04      	ldr	r3, [sp, #16]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	9303      	str	r3, [sp, #12]
 8006a3a:	9b02      	ldr	r3, [sp, #8]
 8006a3c:	1d1a      	adds	r2, r3, #4
 8006a3e:	f2c0 8099 	blt.w	8006b74 <__kernel_rem_pio2f+0x158>
 8006a42:	1edc      	subs	r4, r3, #3
 8006a44:	bf48      	it	mi
 8006a46:	1d1c      	addmi	r4, r3, #4
 8006a48:	10e4      	asrs	r4, r4, #3
 8006a4a:	2500      	movs	r5, #0
 8006a4c:	f04f 0b00 	mov.w	fp, #0
 8006a50:	1c67      	adds	r7, r4, #1
 8006a52:	00fb      	lsls	r3, r7, #3
 8006a54:	9306      	str	r3, [sp, #24]
 8006a56:	9b02      	ldr	r3, [sp, #8]
 8006a58:	9a03      	ldr	r2, [sp, #12]
 8006a5a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8006a5e:	9b01      	ldr	r3, [sp, #4]
 8006a60:	eba4 0802 	sub.w	r8, r4, r2
 8006a64:	eb03 0902 	add.w	r9, r3, r2
 8006a68:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8006a6a:	ae1e      	add	r6, sp, #120	@ 0x78
 8006a6c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8006a70:	454d      	cmp	r5, r9
 8006a72:	f340 8081 	ble.w	8006b78 <__kernel_rem_pio2f+0x15c>
 8006a76:	9a04      	ldr	r2, [sp, #16]
 8006a78:	ab1e      	add	r3, sp, #120	@ 0x78
 8006a7a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8006a7e:	f04f 0900 	mov.w	r9, #0
 8006a82:	2300      	movs	r3, #0
 8006a84:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8006a88:	9a01      	ldr	r2, [sp, #4]
 8006a8a:	4591      	cmp	r9, r2
 8006a8c:	f340 809a 	ble.w	8006bc4 <__kernel_rem_pio2f+0x1a8>
 8006a90:	4613      	mov	r3, r2
 8006a92:	aa0a      	add	r2, sp, #40	@ 0x28
 8006a94:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006a98:	9308      	str	r3, [sp, #32]
 8006a9a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8006a9c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006aa0:	9c01      	ldr	r4, [sp, #4]
 8006aa2:	9307      	str	r3, [sp, #28]
 8006aa4:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8006aa8:	4646      	mov	r6, r8
 8006aaa:	4625      	mov	r5, r4
 8006aac:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8006ab0:	ab5a      	add	r3, sp, #360	@ 0x168
 8006ab2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006ab6:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8006aba:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8006abe:	2d00      	cmp	r5, #0
 8006ac0:	f300 8085 	bgt.w	8006bce <__kernel_rem_pio2f+0x1b2>
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	4658      	mov	r0, fp
 8006ac8:	f7ff ff3e 	bl	8006948 <scalbnf>
 8006acc:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	f7f9 fc49 	bl	8000368 <__aeabi_fmul>
 8006ad6:	f000 fa3f 	bl	8006f58 <floorf>
 8006ada:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8006ade:	f7f9 fc43 	bl	8000368 <__aeabi_fmul>
 8006ae2:	4601      	mov	r1, r0
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	f7f9 fb35 	bl	8000154 <__aeabi_fsub>
 8006aea:	4605      	mov	r5, r0
 8006aec:	f7f9 fe18 	bl	8000720 <__aeabi_f2iz>
 8006af0:	4606      	mov	r6, r0
 8006af2:	f7f9 fbe5 	bl	80002c0 <__aeabi_i2f>
 8006af6:	4601      	mov	r1, r0
 8006af8:	4628      	mov	r0, r5
 8006afa:	f7f9 fb2b 	bl	8000154 <__aeabi_fsub>
 8006afe:	2f00      	cmp	r7, #0
 8006b00:	4681      	mov	r9, r0
 8006b02:	f340 8081 	ble.w	8006c08 <__kernel_rem_pio2f+0x1ec>
 8006b06:	1e62      	subs	r2, r4, #1
 8006b08:	ab0a      	add	r3, sp, #40	@ 0x28
 8006b0a:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8006b0e:	f1c7 0108 	rsb	r1, r7, #8
 8006b12:	fa45 f301 	asr.w	r3, r5, r1
 8006b16:	441e      	add	r6, r3
 8006b18:	408b      	lsls	r3, r1
 8006b1a:	1aed      	subs	r5, r5, r3
 8006b1c:	ab0a      	add	r3, sp, #40	@ 0x28
 8006b1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006b22:	f1c7 0307 	rsb	r3, r7, #7
 8006b26:	411d      	asrs	r5, r3
 8006b28:	2d00      	cmp	r5, #0
 8006b2a:	dd7a      	ble.n	8006c22 <__kernel_rem_pio2f+0x206>
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	4692      	mov	sl, r2
 8006b30:	3601      	adds	r6, #1
 8006b32:	4294      	cmp	r4, r2
 8006b34:	f300 80aa 	bgt.w	8006c8c <__kernel_rem_pio2f+0x270>
 8006b38:	2f00      	cmp	r7, #0
 8006b3a:	dd05      	ble.n	8006b48 <__kernel_rem_pio2f+0x12c>
 8006b3c:	2f01      	cmp	r7, #1
 8006b3e:	f000 80b6 	beq.w	8006cae <__kernel_rem_pio2f+0x292>
 8006b42:	2f02      	cmp	r7, #2
 8006b44:	f000 80bd 	beq.w	8006cc2 <__kernel_rem_pio2f+0x2a6>
 8006b48:	2d02      	cmp	r5, #2
 8006b4a:	d16a      	bne.n	8006c22 <__kernel_rem_pio2f+0x206>
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006b52:	f7f9 faff 	bl	8000154 <__aeabi_fsub>
 8006b56:	4681      	mov	r9, r0
 8006b58:	f1ba 0f00 	cmp.w	sl, #0
 8006b5c:	d061      	beq.n	8006c22 <__kernel_rem_pio2f+0x206>
 8006b5e:	4639      	mov	r1, r7
 8006b60:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006b64:	f7ff fef0 	bl	8006948 <scalbnf>
 8006b68:	4601      	mov	r1, r0
 8006b6a:	4648      	mov	r0, r9
 8006b6c:	f7f9 faf2 	bl	8000154 <__aeabi_fsub>
 8006b70:	4681      	mov	r9, r0
 8006b72:	e056      	b.n	8006c22 <__kernel_rem_pio2f+0x206>
 8006b74:	2400      	movs	r4, #0
 8006b76:	e768      	b.n	8006a4a <__kernel_rem_pio2f+0x2e>
 8006b78:	eb18 0f05 	cmn.w	r8, r5
 8006b7c:	d407      	bmi.n	8006b8e <__kernel_rem_pio2f+0x172>
 8006b7e:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8006b82:	f7f9 fb9d 	bl	80002c0 <__aeabi_i2f>
 8006b86:	f846 0b04 	str.w	r0, [r6], #4
 8006b8a:	3501      	adds	r5, #1
 8006b8c:	e770      	b.n	8006a70 <__kernel_rem_pio2f+0x54>
 8006b8e:	4658      	mov	r0, fp
 8006b90:	e7f9      	b.n	8006b86 <__kernel_rem_pio2f+0x16a>
 8006b92:	9307      	str	r3, [sp, #28]
 8006b94:	9b05      	ldr	r3, [sp, #20]
 8006b96:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8006b9a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006b9e:	f7f9 fbe3 	bl	8000368 <__aeabi_fmul>
 8006ba2:	4601      	mov	r1, r0
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	f7f9 fad7 	bl	8000158 <__addsf3>
 8006baa:	4606      	mov	r6, r0
 8006bac:	9b07      	ldr	r3, [sp, #28]
 8006bae:	f108 0801 	add.w	r8, r8, #1
 8006bb2:	9a03      	ldr	r2, [sp, #12]
 8006bb4:	4590      	cmp	r8, r2
 8006bb6:	ddec      	ble.n	8006b92 <__kernel_rem_pio2f+0x176>
 8006bb8:	f84a 6b04 	str.w	r6, [sl], #4
 8006bbc:	f109 0901 	add.w	r9, r9, #1
 8006bc0:	3504      	adds	r5, #4
 8006bc2:	e761      	b.n	8006a88 <__kernel_rem_pio2f+0x6c>
 8006bc4:	46ab      	mov	fp, r5
 8006bc6:	461e      	mov	r6, r3
 8006bc8:	f04f 0800 	mov.w	r8, #0
 8006bcc:	e7f1      	b.n	8006bb2 <__kernel_rem_pio2f+0x196>
 8006bce:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8006bd2:	4658      	mov	r0, fp
 8006bd4:	f7f9 fbc8 	bl	8000368 <__aeabi_fmul>
 8006bd8:	f7f9 fda2 	bl	8000720 <__aeabi_f2iz>
 8006bdc:	f7f9 fb70 	bl	80002c0 <__aeabi_i2f>
 8006be0:	4649      	mov	r1, r9
 8006be2:	9009      	str	r0, [sp, #36]	@ 0x24
 8006be4:	f7f9 fbc0 	bl	8000368 <__aeabi_fmul>
 8006be8:	4601      	mov	r1, r0
 8006bea:	4658      	mov	r0, fp
 8006bec:	f7f9 fab2 	bl	8000154 <__aeabi_fsub>
 8006bf0:	f7f9 fd96 	bl	8000720 <__aeabi_f2iz>
 8006bf4:	3d01      	subs	r5, #1
 8006bf6:	f846 0b04 	str.w	r0, [r6], #4
 8006bfa:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8006bfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c00:	f7f9 faaa 	bl	8000158 <__addsf3>
 8006c04:	4683      	mov	fp, r0
 8006c06:	e75a      	b.n	8006abe <__kernel_rem_pio2f+0xa2>
 8006c08:	d105      	bne.n	8006c16 <__kernel_rem_pio2f+0x1fa>
 8006c0a:	1e63      	subs	r3, r4, #1
 8006c0c:	aa0a      	add	r2, sp, #40	@ 0x28
 8006c0e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8006c12:	11ed      	asrs	r5, r5, #7
 8006c14:	e788      	b.n	8006b28 <__kernel_rem_pio2f+0x10c>
 8006c16:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8006c1a:	f7f9 fd57 	bl	80006cc <__aeabi_fcmpge>
 8006c1e:	4605      	mov	r5, r0
 8006c20:	bb90      	cbnz	r0, 8006c88 <__kernel_rem_pio2f+0x26c>
 8006c22:	2100      	movs	r1, #0
 8006c24:	4648      	mov	r0, r9
 8006c26:	f7f9 fd33 	bl	8000690 <__aeabi_fcmpeq>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f000 8090 	beq.w	8006d50 <__kernel_rem_pio2f+0x334>
 8006c30:	2200      	movs	r2, #0
 8006c32:	1e63      	subs	r3, r4, #1
 8006c34:	9901      	ldr	r1, [sp, #4]
 8006c36:	428b      	cmp	r3, r1
 8006c38:	da4a      	bge.n	8006cd0 <__kernel_rem_pio2f+0x2b4>
 8006c3a:	2a00      	cmp	r2, #0
 8006c3c:	d076      	beq.n	8006d2c <__kernel_rem_pio2f+0x310>
 8006c3e:	3c01      	subs	r4, #1
 8006c40:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c42:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006c46:	3f08      	subs	r7, #8
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0f8      	beq.n	8006c3e <__kernel_rem_pio2f+0x222>
 8006c4c:	4639      	mov	r1, r7
 8006c4e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006c52:	f7ff fe79 	bl	8006948 <scalbnf>
 8006c56:	46a2      	mov	sl, r4
 8006c58:	4607      	mov	r7, r0
 8006c5a:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8006c5e:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8006c62:	f1ba 0f00 	cmp.w	sl, #0
 8006c66:	f280 80a1 	bge.w	8006dac <__kernel_rem_pio2f+0x390>
 8006c6a:	4627      	mov	r7, r4
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	2f00      	cmp	r7, #0
 8006c70:	f2c0 80cb 	blt.w	8006e0a <__kernel_rem_pio2f+0x3ee>
 8006c74:	a946      	add	r1, sp, #280	@ 0x118
 8006c76:	4690      	mov	r8, r2
 8006c78:	f04f 0a00 	mov.w	sl, #0
 8006c7c:	4b18      	ldr	r3, [pc, #96]	@ (8006ce0 <__kernel_rem_pio2f+0x2c4>)
 8006c7e:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8006c82:	eba4 0907 	sub.w	r9, r4, r7
 8006c86:	e0b4      	b.n	8006df2 <__kernel_rem_pio2f+0x3d6>
 8006c88:	2502      	movs	r5, #2
 8006c8a:	e74f      	b.n	8006b2c <__kernel_rem_pio2f+0x110>
 8006c8c:	f858 3b04 	ldr.w	r3, [r8], #4
 8006c90:	f1ba 0f00 	cmp.w	sl, #0
 8006c94:	d108      	bne.n	8006ca8 <__kernel_rem_pio2f+0x28c>
 8006c96:	b123      	cbz	r3, 8006ca2 <__kernel_rem_pio2f+0x286>
 8006c98:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006c9c:	f848 3c04 	str.w	r3, [r8, #-4]
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	469a      	mov	sl, r3
 8006ca4:	3201      	adds	r2, #1
 8006ca6:	e744      	b.n	8006b32 <__kernel_rem_pio2f+0x116>
 8006ca8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8006cac:	e7f6      	b.n	8006c9c <__kernel_rem_pio2f+0x280>
 8006cae:	1e62      	subs	r2, r4, #1
 8006cb0:	ab0a      	add	r3, sp, #40	@ 0x28
 8006cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cba:	a90a      	add	r1, sp, #40	@ 0x28
 8006cbc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006cc0:	e742      	b.n	8006b48 <__kernel_rem_pio2f+0x12c>
 8006cc2:	1e62      	subs	r2, r4, #1
 8006cc4:	ab0a      	add	r3, sp, #40	@ 0x28
 8006cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cce:	e7f4      	b.n	8006cba <__kernel_rem_pio2f+0x29e>
 8006cd0:	a90a      	add	r1, sp, #40	@ 0x28
 8006cd2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	e7ab      	b.n	8006c34 <__kernel_rem_pio2f+0x218>
 8006cdc:	08007694 	.word	0x08007694
 8006ce0:	08007668 	.word	0x08007668
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006cea:	2900      	cmp	r1, #0
 8006cec:	d0fa      	beq.n	8006ce4 <__kernel_rem_pio2f+0x2c8>
 8006cee:	9a04      	ldr	r2, [sp, #16]
 8006cf0:	a91e      	add	r1, sp, #120	@ 0x78
 8006cf2:	18a2      	adds	r2, r4, r2
 8006cf4:	1c66      	adds	r6, r4, #1
 8006cf6:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8006cfa:	441c      	add	r4, r3
 8006cfc:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8006d00:	42b4      	cmp	r4, r6
 8006d02:	f6ff aecf 	blt.w	8006aa4 <__kernel_rem_pio2f+0x88>
 8006d06:	9b07      	ldr	r3, [sp, #28]
 8006d08:	46ab      	mov	fp, r5
 8006d0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d0e:	f7f9 fad7 	bl	80002c0 <__aeabi_i2f>
 8006d12:	f04f 0a00 	mov.w	sl, #0
 8006d16:	f04f 0800 	mov.w	r8, #0
 8006d1a:	6028      	str	r0, [r5, #0]
 8006d1c:	9b03      	ldr	r3, [sp, #12]
 8006d1e:	459a      	cmp	sl, r3
 8006d20:	dd07      	ble.n	8006d32 <__kernel_rem_pio2f+0x316>
 8006d22:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8006d26:	3504      	adds	r5, #4
 8006d28:	3601      	adds	r6, #1
 8006d2a:	e7e9      	b.n	8006d00 <__kernel_rem_pio2f+0x2e4>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	9a08      	ldr	r2, [sp, #32]
 8006d30:	e7d9      	b.n	8006ce6 <__kernel_rem_pio2f+0x2ca>
 8006d32:	9b05      	ldr	r3, [sp, #20]
 8006d34:	f85b 0904 	ldr.w	r0, [fp], #-4
 8006d38:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8006d3c:	f7f9 fb14 	bl	8000368 <__aeabi_fmul>
 8006d40:	4601      	mov	r1, r0
 8006d42:	4640      	mov	r0, r8
 8006d44:	f7f9 fa08 	bl	8000158 <__addsf3>
 8006d48:	f10a 0a01 	add.w	sl, sl, #1
 8006d4c:	4680      	mov	r8, r0
 8006d4e:	e7e5      	b.n	8006d1c <__kernel_rem_pio2f+0x300>
 8006d50:	9b06      	ldr	r3, [sp, #24]
 8006d52:	9a02      	ldr	r2, [sp, #8]
 8006d54:	4648      	mov	r0, r9
 8006d56:	1a99      	subs	r1, r3, r2
 8006d58:	f7ff fdf6 	bl	8006948 <scalbnf>
 8006d5c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8006d60:	4680      	mov	r8, r0
 8006d62:	f7f9 fcb3 	bl	80006cc <__aeabi_fcmpge>
 8006d66:	b1f8      	cbz	r0, 8006da8 <__kernel_rem_pio2f+0x38c>
 8006d68:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	f7f9 fafb 	bl	8000368 <__aeabi_fmul>
 8006d72:	f7f9 fcd5 	bl	8000720 <__aeabi_f2iz>
 8006d76:	f7f9 faa3 	bl	80002c0 <__aeabi_i2f>
 8006d7a:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8006d7e:	4681      	mov	r9, r0
 8006d80:	f7f9 faf2 	bl	8000368 <__aeabi_fmul>
 8006d84:	4601      	mov	r1, r0
 8006d86:	4640      	mov	r0, r8
 8006d88:	f7f9 f9e4 	bl	8000154 <__aeabi_fsub>
 8006d8c:	f7f9 fcc8 	bl	8000720 <__aeabi_f2iz>
 8006d90:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d92:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006d96:	4648      	mov	r0, r9
 8006d98:	3401      	adds	r4, #1
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	f7f9 fcc0 	bl	8000720 <__aeabi_f2iz>
 8006da0:	ab0a      	add	r3, sp, #40	@ 0x28
 8006da2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006da6:	e751      	b.n	8006c4c <__kernel_rem_pio2f+0x230>
 8006da8:	4640      	mov	r0, r8
 8006daa:	e7f7      	b.n	8006d9c <__kernel_rem_pio2f+0x380>
 8006dac:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dae:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8006db2:	f7f9 fa85 	bl	80002c0 <__aeabi_i2f>
 8006db6:	4639      	mov	r1, r7
 8006db8:	f7f9 fad6 	bl	8000368 <__aeabi_fmul>
 8006dbc:	4649      	mov	r1, r9
 8006dbe:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	f7f9 fad0 	bl	8000368 <__aeabi_fmul>
 8006dc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dcc:	4607      	mov	r7, r0
 8006dce:	e748      	b.n	8006c62 <__kernel_rem_pio2f+0x246>
 8006dd0:	f853 0b04 	ldr.w	r0, [r3], #4
 8006dd4:	f85b 1b04 	ldr.w	r1, [fp], #4
 8006dd8:	9203      	str	r2, [sp, #12]
 8006dda:	9302      	str	r3, [sp, #8]
 8006ddc:	f7f9 fac4 	bl	8000368 <__aeabi_fmul>
 8006de0:	4601      	mov	r1, r0
 8006de2:	4640      	mov	r0, r8
 8006de4:	f7f9 f9b8 	bl	8000158 <__addsf3>
 8006de8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006dec:	4680      	mov	r8, r0
 8006dee:	f10a 0a01 	add.w	sl, sl, #1
 8006df2:	9901      	ldr	r1, [sp, #4]
 8006df4:	458a      	cmp	sl, r1
 8006df6:	dc01      	bgt.n	8006dfc <__kernel_rem_pio2f+0x3e0>
 8006df8:	45ca      	cmp	sl, r9
 8006dfa:	dde9      	ble.n	8006dd0 <__kernel_rem_pio2f+0x3b4>
 8006dfc:	ab5a      	add	r3, sp, #360	@ 0x168
 8006dfe:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8006e02:	f849 8ca0 	str.w	r8, [r9, #-160]
 8006e06:	3f01      	subs	r7, #1
 8006e08:	e731      	b.n	8006c6e <__kernel_rem_pio2f+0x252>
 8006e0a:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	dc07      	bgt.n	8006e20 <__kernel_rem_pio2f+0x404>
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dc4e      	bgt.n	8006eb2 <__kernel_rem_pio2f+0x496>
 8006e14:	d02e      	beq.n	8006e74 <__kernel_rem_pio2f+0x458>
 8006e16:	f006 0007 	and.w	r0, r6, #7
 8006e1a:	b05b      	add	sp, #364	@ 0x16c
 8006e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e20:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8006e22:	2b03      	cmp	r3, #3
 8006e24:	d1f7      	bne.n	8006e16 <__kernel_rem_pio2f+0x3fa>
 8006e26:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8006e2a:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8006e2e:	46b8      	mov	r8, r7
 8006e30:	46a2      	mov	sl, r4
 8006e32:	f1ba 0f00 	cmp.w	sl, #0
 8006e36:	dc49      	bgt.n	8006ecc <__kernel_rem_pio2f+0x4b0>
 8006e38:	46a1      	mov	r9, r4
 8006e3a:	f1b9 0f01 	cmp.w	r9, #1
 8006e3e:	dc60      	bgt.n	8006f02 <__kernel_rem_pio2f+0x4e6>
 8006e40:	2000      	movs	r0, #0
 8006e42:	2c01      	cmp	r4, #1
 8006e44:	dc76      	bgt.n	8006f34 <__kernel_rem_pio2f+0x518>
 8006e46:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8006e48:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8006e4a:	2d00      	cmp	r5, #0
 8006e4c:	d178      	bne.n	8006f40 <__kernel_rem_pio2f+0x524>
 8006e4e:	9900      	ldr	r1, [sp, #0]
 8006e50:	600a      	str	r2, [r1, #0]
 8006e52:	460a      	mov	r2, r1
 8006e54:	604b      	str	r3, [r1, #4]
 8006e56:	6090      	str	r0, [r2, #8]
 8006e58:	e7dd      	b.n	8006e16 <__kernel_rem_pio2f+0x3fa>
 8006e5a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8006e5e:	f7f9 f97b 	bl	8000158 <__addsf3>
 8006e62:	3c01      	subs	r4, #1
 8006e64:	2c00      	cmp	r4, #0
 8006e66:	daf8      	bge.n	8006e5a <__kernel_rem_pio2f+0x43e>
 8006e68:	b10d      	cbz	r5, 8006e6e <__kernel_rem_pio2f+0x452>
 8006e6a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8006e6e:	9b00      	ldr	r3, [sp, #0]
 8006e70:	6018      	str	r0, [r3, #0]
 8006e72:	e7d0      	b.n	8006e16 <__kernel_rem_pio2f+0x3fa>
 8006e74:	2000      	movs	r0, #0
 8006e76:	af32      	add	r7, sp, #200	@ 0xc8
 8006e78:	e7f4      	b.n	8006e64 <__kernel_rem_pio2f+0x448>
 8006e7a:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8006e7e:	f7f9 f96b 	bl	8000158 <__addsf3>
 8006e82:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e86:	f1b8 0f00 	cmp.w	r8, #0
 8006e8a:	daf6      	bge.n	8006e7a <__kernel_rem_pio2f+0x45e>
 8006e8c:	b1ad      	cbz	r5, 8006eba <__kernel_rem_pio2f+0x49e>
 8006e8e:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8006e92:	9a00      	ldr	r2, [sp, #0]
 8006e94:	4601      	mov	r1, r0
 8006e96:	6013      	str	r3, [r2, #0]
 8006e98:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8006e9a:	f7f9 f95b 	bl	8000154 <__aeabi_fsub>
 8006e9e:	f04f 0801 	mov.w	r8, #1
 8006ea2:	4544      	cmp	r4, r8
 8006ea4:	da0b      	bge.n	8006ebe <__kernel_rem_pio2f+0x4a2>
 8006ea6:	b10d      	cbz	r5, 8006eac <__kernel_rem_pio2f+0x490>
 8006ea8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8006eac:	9b00      	ldr	r3, [sp, #0]
 8006eae:	6058      	str	r0, [r3, #4]
 8006eb0:	e7b1      	b.n	8006e16 <__kernel_rem_pio2f+0x3fa>
 8006eb2:	46a0      	mov	r8, r4
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	af32      	add	r7, sp, #200	@ 0xc8
 8006eb8:	e7e5      	b.n	8006e86 <__kernel_rem_pio2f+0x46a>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	e7e9      	b.n	8006e92 <__kernel_rem_pio2f+0x476>
 8006ebe:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8006ec2:	f7f9 f949 	bl	8000158 <__addsf3>
 8006ec6:	f108 0801 	add.w	r8, r8, #1
 8006eca:	e7ea      	b.n	8006ea2 <__kernel_rem_pio2f+0x486>
 8006ecc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ed0:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	9302      	str	r3, [sp, #8]
 8006eda:	9201      	str	r2, [sp, #4]
 8006edc:	f7f9 f93c 	bl	8000158 <__addsf3>
 8006ee0:	9a01      	ldr	r2, [sp, #4]
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	4681      	mov	r9, r0
 8006ee6:	4610      	mov	r0, r2
 8006ee8:	f7f9 f934 	bl	8000154 <__aeabi_fsub>
 8006eec:	9b02      	ldr	r3, [sp, #8]
 8006eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	f7f9 f930 	bl	8000158 <__addsf3>
 8006ef8:	f848 0904 	str.w	r0, [r8], #-4
 8006efc:	f8c8 9000 	str.w	r9, [r8]
 8006f00:	e797      	b.n	8006e32 <__kernel_rem_pio2f+0x416>
 8006f02:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8006f06:	f8d7 a000 	ldr.w	sl, [r7]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	4651      	mov	r1, sl
 8006f0e:	9301      	str	r3, [sp, #4]
 8006f10:	f7f9 f922 	bl	8000158 <__addsf3>
 8006f14:	9b01      	ldr	r3, [sp, #4]
 8006f16:	4601      	mov	r1, r0
 8006f18:	4680      	mov	r8, r0
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7f9 f91a 	bl	8000154 <__aeabi_fsub>
 8006f20:	4651      	mov	r1, sl
 8006f22:	f7f9 f919 	bl	8000158 <__addsf3>
 8006f26:	f847 0904 	str.w	r0, [r7], #-4
 8006f2a:	f109 39ff 	add.w	r9, r9, #4294967295
 8006f2e:	f8c7 8000 	str.w	r8, [r7]
 8006f32:	e782      	b.n	8006e3a <__kernel_rem_pio2f+0x41e>
 8006f34:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8006f38:	f7f9 f90e 	bl	8000158 <__addsf3>
 8006f3c:	3c01      	subs	r4, #1
 8006f3e:	e780      	b.n	8006e42 <__kernel_rem_pio2f+0x426>
 8006f40:	9900      	ldr	r1, [sp, #0]
 8006f42:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8006f46:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006f4a:	600a      	str	r2, [r1, #0]
 8006f4c:	604b      	str	r3, [r1, #4]
 8006f4e:	460a      	mov	r2, r1
 8006f50:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8006f54:	e77f      	b.n	8006e56 <__kernel_rem_pio2f+0x43a>
 8006f56:	bf00      	nop

08006f58 <floorf>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8006f5e:	3d7f      	subs	r5, #127	@ 0x7f
 8006f60:	2d16      	cmp	r5, #22
 8006f62:	4601      	mov	r1, r0
 8006f64:	4604      	mov	r4, r0
 8006f66:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8006f6a:	dc26      	bgt.n	8006fba <floorf+0x62>
 8006f6c:	2d00      	cmp	r5, #0
 8006f6e:	da0f      	bge.n	8006f90 <floorf+0x38>
 8006f70:	4917      	ldr	r1, [pc, #92]	@ (8006fd0 <floorf+0x78>)
 8006f72:	f7f9 f8f1 	bl	8000158 <__addsf3>
 8006f76:	2100      	movs	r1, #0
 8006f78:	f7f9 fbb2 	bl	80006e0 <__aeabi_fcmpgt>
 8006f7c:	b130      	cbz	r0, 8006f8c <floorf+0x34>
 8006f7e:	2c00      	cmp	r4, #0
 8006f80:	da23      	bge.n	8006fca <floorf+0x72>
 8006f82:	2e00      	cmp	r6, #0
 8006f84:	4c13      	ldr	r4, [pc, #76]	@ (8006fd4 <floorf+0x7c>)
 8006f86:	bf08      	it	eq
 8006f88:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8006f8c:	4621      	mov	r1, r4
 8006f8e:	e01a      	b.n	8006fc6 <floorf+0x6e>
 8006f90:	4e11      	ldr	r6, [pc, #68]	@ (8006fd8 <floorf+0x80>)
 8006f92:	412e      	asrs	r6, r5
 8006f94:	4230      	tst	r0, r6
 8006f96:	d016      	beq.n	8006fc6 <floorf+0x6e>
 8006f98:	490d      	ldr	r1, [pc, #52]	@ (8006fd0 <floorf+0x78>)
 8006f9a:	f7f9 f8dd 	bl	8000158 <__addsf3>
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	f7f9 fb9e 	bl	80006e0 <__aeabi_fcmpgt>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	d0f1      	beq.n	8006f8c <floorf+0x34>
 8006fa8:	2c00      	cmp	r4, #0
 8006faa:	bfbe      	ittt	lt
 8006fac:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8006fb0:	412b      	asrlt	r3, r5
 8006fb2:	18e4      	addlt	r4, r4, r3
 8006fb4:	ea24 0406 	bic.w	r4, r4, r6
 8006fb8:	e7e8      	b.n	8006f8c <floorf+0x34>
 8006fba:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8006fbe:	d302      	bcc.n	8006fc6 <floorf+0x6e>
 8006fc0:	f7f9 f8ca 	bl	8000158 <__addsf3>
 8006fc4:	4601      	mov	r1, r0
 8006fc6:	4608      	mov	r0, r1
 8006fc8:	bd70      	pop	{r4, r5, r6, pc}
 8006fca:	2400      	movs	r4, #0
 8006fcc:	e7de      	b.n	8006f8c <floorf+0x34>
 8006fce:	bf00      	nop
 8006fd0:	7149f2ca 	.word	0x7149f2ca
 8006fd4:	bf800000 	.word	0xbf800000
 8006fd8:	007fffff 	.word	0x007fffff

08006fdc <_init>:
 8006fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fde:	bf00      	nop
 8006fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fe2:	bc08      	pop	{r3}
 8006fe4:	469e      	mov	lr, r3
 8006fe6:	4770      	bx	lr

08006fe8 <_fini>:
 8006fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fea:	bf00      	nop
 8006fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fee:	bc08      	pop	{r3}
 8006ff0:	469e      	mov	lr, r3
 8006ff2:	4770      	bx	lr
