\hypertarget{group___i2_s___mode}{}\doxysection{I2S Mode}
\label{group___i2_s___mode}\index{I2S Mode@{I2S Mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga319dc7c9a746bb69bc8f0a2747b3ee0c}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+TX}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga0016b5776f96b393adf00ebcfec46eb7}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+RX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga2d70b3c9f774250186aa08c193f06c0d}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+TX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga368748b1b6170fd660bfee81c83d1e3f}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+RX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga67f4ccb4b0ba001cd2d9e2fa9f244da9}{I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+FULLDUPLEX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_gaa6d5ede0ac6456e5b7f7f340a2e46962}{I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+FULLDUPLEX}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_s___mode_gaa6d5ede0ac6456e5b7f7f340a2e46962}\label{group___i2_s___mode_gaa6d5ede0ac6456e5b7f7f340a2e46962}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_MASTER\_FULLDUPLEX@{I2S\_MODE\_MASTER\_FULLDUPLEX}}
\index{I2S\_MODE\_MASTER\_FULLDUPLEX@{I2S\_MODE\_MASTER\_FULLDUPLEX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_MASTER\_FULLDUPLEX}{I2S\_MODE\_MASTER\_FULLDUPLEX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+FULLDUPLEX~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___mode_ga368748b1b6170fd660bfee81c83d1e3f}\label{group___i2_s___mode_ga368748b1b6170fd660bfee81c83d1e3f}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_MASTER\_RX@{I2S\_MODE\_MASTER\_RX}}
\index{I2S\_MODE\_MASTER\_RX@{I2S\_MODE\_MASTER\_RX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_MASTER\_RX}{I2S\_MODE\_MASTER\_RX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+RX~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___mode_ga2d70b3c9f774250186aa08c193f06c0d}\label{group___i2_s___mode_ga2d70b3c9f774250186aa08c193f06c0d}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_MASTER\_TX@{I2S\_MODE\_MASTER\_TX}}
\index{I2S\_MODE\_MASTER\_TX@{I2S\_MODE\_MASTER\_TX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_MASTER\_TX}{I2S\_MODE\_MASTER\_TX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+TX~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___mode_ga67f4ccb4b0ba001cd2d9e2fa9f244da9}\label{group___i2_s___mode_ga67f4ccb4b0ba001cd2d9e2fa9f244da9}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_SLAVE\_FULLDUPLEX@{I2S\_MODE\_SLAVE\_FULLDUPLEX}}
\index{I2S\_MODE\_SLAVE\_FULLDUPLEX@{I2S\_MODE\_SLAVE\_FULLDUPLEX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_SLAVE\_FULLDUPLEX}{I2S\_MODE\_SLAVE\_FULLDUPLEX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+FULLDUPLEX~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___mode_ga0016b5776f96b393adf00ebcfec46eb7}\label{group___i2_s___mode_ga0016b5776f96b393adf00ebcfec46eb7}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_SLAVE\_RX@{I2S\_MODE\_SLAVE\_RX}}
\index{I2S\_MODE\_SLAVE\_RX@{I2S\_MODE\_SLAVE\_RX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_SLAVE\_RX}{I2S\_MODE\_SLAVE\_RX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+RX~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___mode_ga319dc7c9a746bb69bc8f0a2747b3ee0c}\label{group___i2_s___mode_ga319dc7c9a746bb69bc8f0a2747b3ee0c}} 
\index{I2S Mode@{I2S Mode}!I2S\_MODE\_SLAVE\_TX@{I2S\_MODE\_SLAVE\_TX}}
\index{I2S\_MODE\_SLAVE\_TX@{I2S\_MODE\_SLAVE\_TX}!I2S Mode@{I2S Mode}}
\doxysubsubsection{\texorpdfstring{I2S\_MODE\_SLAVE\_TX}{I2S\_MODE\_SLAVE\_TX}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+TX~(0x00000000\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

