Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Apr 25 14:39:21 2024
| Host             : fy7245m220402 running 64-bit major release  (build 9200)
| Command          : report_power -file zynq_wrapper_power_routed.rpt -pb zynq_wrapper_power_summary_routed.pb -rpx zynq_wrapper_power_routed.rpx
| Design           : zynq_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.669        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.548        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.7         |
| Junction Temperature (C) | 44.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        8 |       --- |             --- |
| Slice Logic              |     0.004 |     7479 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2274 |     17600 |           12.92 |
|   Register               |    <0.001 |     3709 |     35200 |           10.54 |
|   CARRY4                 |    <0.001 |      125 |      4400 |            2.84 |
|   LUT as Distributed RAM |    <0.001 |      104 |      6000 |            1.73 |
|   LUT as Shift Register  |    <0.001 |      133 |      6000 |            2.22 |
|   Others                 |     0.000 |      426 |       --- |             --- |
| Signals                  |     0.005 |     5331 |       --- |             --- |
| Block RAM                |     0.009 |     10.5 |        60 |           17.50 |
| MMCM                     |     0.105 |        1 |         2 |           50.00 |
| I/O                      |     0.132 |        8 |       100 |            8.00 |
| PS7                      |     1.279 |        1 |       --- |             --- |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     1.669 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.034 |      0.007 |
| Vccaux    |       1.800 |     0.066 |       0.058 |      0.008 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.702 |       0.672 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+---------------------------------------------------------+-----------------+
| Clock                     | Domain                                                  | Constraint (ns) |
+---------------------------+---------------------------------------------------------+-----------------+
| clk_1x_zynq_clk_wiz_0_1   | zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1           |            13.5 |
| clk_5x_zynq_clk_wiz_0_1   | zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1           |             2.7 |
| clk_fpga_0                | zynq_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                | zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_zynq_clk_wiz_0_1 | zynq_i/clk_wiz_0/inst/clkfbout_zynq_clk_wiz_0_1         |            50.0 |
+---------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zynq_wrapper             |     1.548 |
|   zynq_i                 |     1.548 |
|     axi_smc              |     0.007 |
|       inst               |     0.007 |
|     axi_vdma_0           |     0.014 |
|       U0                 |     0.014 |
|     clk_wiz_0            |     0.105 |
|       inst               |     0.105 |
|     processing_system7_0 |     1.279 |
|       inst               |     1.279 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.003 |
|     v_axi4s_vid_out_0    |     0.004 |
|       inst               |     0.004 |
|     vga2hdmi_0           |     0.134 |
|       inst               |     0.134 |
+--------------------------+-----------+


