head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.42
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.40
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.38
	gdb_7_4-2011-12-13-branchpoint:1.1
	gdb_7_3_1-2011-09-04-release:1.1
	gdb_7_3-2011-07-26-release:1.1
	gdb_7_3-branch:1.1.0.36
	gdb_7_3-2011-04-01-branchpoint:1.1
	gdb_7_2-2010-09-02-release:1.1
	gdb_7_2-branch:1.1.0.34
	gdb_7_2-2010-07-07-branchpoint:1.1
	gdb_7_1-2010-03-18-release:1.1
	gdb_7_1-branch:1.1.0.32
	gdb_7_1-2010-02-18-branchpoint:1.1
	gdb_7_0_1-2009-12-22-release:1.1
	gdb_7_0-2009-10-06-release:1.1
	gdb_7_0-branch:1.1.0.30
	gdb_7_0-2009-09-16-branchpoint:1.1
	arc-sim-20090309:1.1
	msnyder-checkpoint-072509-branch:1.1.0.28
	msnyder-checkpoint-072509-branchpoint:1.1
	arc-insight_6_8-branch:1.1.0.26
	arc-insight_6_8-branchpoint:1.1
	insight_6_8-branch:1.1.0.24
	insight_6_8-branchpoint:1.1
	reverse-20081226-branch:1.1.0.22
	reverse-20081226-branchpoint:1.1
	multiprocess-20081120-branch:1.1.0.20
	multiprocess-20081120-branchpoint:1.1
	reverse-20080930-branch:1.1.0.18
	reverse-20080930-branchpoint:1.1
	reverse-20080717-branch:1.1.0.16
	reverse-20080717-branchpoint:1.1
	msnyder-reverse-20080609-branch:1.1.0.14
	msnyder-reverse-20080609-branchpoint:1.1
	drow-reverse-20070409-branch:1.1.0.12
	drow-reverse-20070409-branchpoint:1.1
	gdb_6_8-2008-03-27-release:1.1
	gdb_6_8-branch:1.1.0.10
	gdb_6_8-2008-02-26-branchpoint:1.1
	gdb_6_7_1-2007-10-29-release:1.1
	gdb_6_7-2007-10-10-release:1.1
	gdb_6_7-branch:1.1.0.8
	gdb_6_7-2007-09-07-branchpoint:1.1
	gdb-csl-arm-20051020-branch:1.1.0.6
	gdb-csl-arm-20051020-branchpoint:1.1
	cagney_tramp-20040309-branch:1.1.0.4
	cagney_tramp-20040309-branchpoint:1.1
	cagney_convert-20030606-branch:1.1.0.2
	cagney_convert-20030606-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2002.02.01.11.44.28;	author bje;	state Exp;
branches
	1.1.4.1;
next	;

1.1.4.1
date	2004.03.21.23.57.45;	author cagney;	state dead;
branches;
next	;


desc
@@


1.1
log
@* Contribute Hitachi SH5 simulator.
@
text
@# sh testcase for fmul -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

	.include "compact/testutils.inc"

	start
	# 0.0 - 0.0 = 0.0.
	fldi0 fr0
	fldi0 fr1
	fsub fr0, fr1
	fldi0 fr2
	fcmp/eq fr1, fr2
	bf wrong

	# 1.0 - 0.0 = 1.0.
	fldi0 fr0
	fldi1 fr1
	fsub fr0, fr1
	fldi1 fr2
	fcmp/eq fr1, fr2
	bf wrong

	# 1.0 - 1.0 = 0.0.
	fldi1 fr0
	fldi1 fr1
	fsub fr0, fr1
	fldi0 fr2
	fcmp/eq fr1, fr2
	bf wrong

	# 0.0 - 1.0 = -1.0.
	fldi1 fr0
	fldi0 fr1
	fsub fr0, fr1
	fldi1 fr2
	fneg fr2
	fcmp/eq fr1, fr2
	bf wrong

	bra double	
	nop

wrong:
	fail

double:
	# 0.0 - 0.0 = 0.0.
	fldi0 fr0
	fldi0 fr2
	_s2d fr0, dr0
	_s2d fr2, dr2
	_setpr
	fsub dr0, dr2
	_clrpr
	fldi0 fr4
	_s2d fr4, dr4
	_setpr
	fcmp/eq dr2, dr4
	bf wrong
	_clrpr

onezero:	
	# 1.0 - 0.0 = 1.0.
	fldi0 fr0
	fldi1 fr2
	_s2d fr0, dr0
	_s2d fr2, dr2
	_setpr
	fsub dr0, dr2
	_clrpr
	fldi1 fr4
	_s2d fr4, dr4
	_setpr
	fcmp/eq dr2, dr4
	bf wrong2
	_clrpr

oneone:	
	# 1.0 - 1.0 = 0.0.
	fldi1 fr0
	fldi1 fr2
	_s2d fr0, dr0
	_s2d fr2, dr2
	_setpr
	fsub dr0, dr2
	_clrpr
	fldi0 fr4
	_s2d fr4, dr4
	_setpr
	fcmp/eq dr2, dr4
	bf wrong2
	_clrpr

	bra zeroone
	nop

wrong2:
	fail

zeroone:	
	# 0.0 - 1.0 = -1.0.
	fldi1 fr0
	fldi0 fr2
	_s2d fr0, dr0
	_s2d fr2, dr2
	_setpr
	fsub dr0, dr2
	_clrpr
	fldi1 fr4
	fneg fr4
	_s2d fr4, dr4
	_setpr
	fcmp/eq dr2, dr4
	bf wrong2
	_clrpr
		
okay:
	pass
@


1.1.4.1
log
@Merge with mainline cagney_tramp-20040321-mergepoint.
@
text
@@

