// Seed: 2563776513
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output supply0 id_8
);
  wire id_10;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    id_10,
    input wand id_7,
    input supply1 id_8
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_3
  );
  wire id_13, id_14;
  always @(1) id_2 <= 1'd0;
endmodule
