 ######################################
 # PDNSim: OpenROAD IR analysis tool #
 #       University of Minnesota      #
 # Author:                            #
 #    Vidya Chhabria (UMN)            #
 #    Sachin Sapatnekar (UMN)         #
 ######################################


Options: 
Input LEF file:     ../test/nangate45/Nangate45.lef
Input DEF file:     ../test/aes/aes.def
Input Liberty file: ../test/nangate45/NangateOpenCellLibrary_typical.lib
Input Verilog file: ../test/aes/aes.v
Input SDC file:     ../test/aes/aes.sdc
Verilog top module: aes_cipher_top
Voltage source file: ../test/aes/Vsrc.loc
Interactive mode:   0

INFO: Reading Verilog file 
INFO: Reading Verilog file ../test/aes/aes.v
INFO: Top module set aes_cipher_top
INFO: Reading SDC file ../test/aes/aes.sdc
INFO: Reading Voltage source file ../test/aes/Vsrc.loc
../test/aes/Vsrc.loc
Voltage file../test/aes/Vsrc.loc


INFO: Location of VDD and VSS sources 
Location: 506400 506400 7 Voltage 1.1
INFO: G matrix created 
INFO: Number of nodes: 100010


INFO: Executing STA for Power
INFO: Execute STA
INFO: Files for STA
Verilog      : ../test/aes/aes.v
topCellName  : aes_cipher_top
Liberty      : ../test/nangate45/NangateOpenCellLibrary_typical.lib
SDCName      : ../test/aes/aes.sdc

OpenSTA 2.0.17 77f22e482e Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
INFO: Design in linked
INFO: Created J vector


INFO: Solving GV=J
INFO: SuperLU begin solving
INFO: SuperLU finished solving


######################################
Worstcase Voltage: 1.07438
Average  IR drop : 0.0247735
Worstcase IR drop: 0.0256175
######################################
