
*** Running vivado
    with args -log MUX_8_way_4_bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUX_8_way_4_bit.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MUX_8_way_4_bit.tcl -notrace
Command: synth_design -top MUX_8_way_4_bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17184 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 356.148 ; gain = 99.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:17]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:5' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:5' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_0' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:37]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer' (3#1) [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:10]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_1' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_2' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:45]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_3' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:49]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_4' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:53]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_5' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:57]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_6' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:61]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/imports/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_7' of component 'tri_state_buffer' [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (4#1) [D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.srcs/sources_1/new/MUX_8_way_4_bit.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 410.992 ; gain = 154.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 410.992 ; gain = 154.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 410.992 ; gain = 154.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 410.992 ; gain = 154.172
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Decoder_3_to_8_0/Decoder_2_to_4_0' (Decoder_2_to_4) to 'Decoder_3_to_8_0/Decoder_2_to_4_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     4|
|2     |LUT2  |     8|
|3     |LUT3  |    12|
|4     |LUT4  |     4|
|5     |LUT6  |    12|
|6     |IBUF  |    35|
|7     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |    79|
|2     |  Decoder_3_to_8_0 |Decoder_3_to_8 |    40|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 542.926 ; gain = 286.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 650.160 ; gain = 406.398
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Moodle/Computer Architecture/Labs/8 way 4-bit MUX/8 way 4-bit MUX.runs/synth_1/MUX_8_way_4_bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MUX_8_way_4_bit_utilization_synth.rpt -pb MUX_8_way_4_bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 650.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 15:13:57 2021...
