{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/cpuid",
    "result": {"pageContext":{"op":{"id":"cpuid","variants":["CPUID"],"variant_descriptions":{"CPUID":"Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well)."},"text":"<p>The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.</p><p>CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers.<sup>1</sup> The instructionâ€™s output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:</p>","href":"https://www.felixcloutier.com/x86/CPUID.html"}}},
    "staticQueryHashes": ["2451724630","3830446752","63159454"]}