mode               = opt
name               = sort_0
opt-goal           = AREA_HEURISTIC
input-cgraph       = sort_cgraph.yaml
acc-config         = sort_0_config.yaml
acc-interface      = sort_0_interface.yaml
target-verilog-dir = ./output_sort
top-name           = top_sort_0_rtl
