--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.874ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_132/COUNT_0 (SLICE_X6Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_5 (FF)
  Destination:          XLXI_132/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_5 to XLXI_132/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_5
    SLICE_X7Y29.C1       net (fanout=2)        0.586   XLXI_131/COUNT<5>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.402   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (1.328ns logic, 1.496ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_14 (FF)
  Destination:          XLXI_132/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_14 to XLXI_132/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.CQ       Tcko                  0.408   XLXI_131/COUNT<15>
                                                       XLXI_131/COUNT_14
    SLICE_X7Y29.B1       net (fanout=2)        0.777   XLXI_131/COUNT<14>
    SLICE_X7Y29.B        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>1
    SLICE_X7Y29.A5       net (fanout=1)        0.187   XLXI_131/TC<15>
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.402   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (1.328ns logic, 1.437ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_7 (FF)
  Destination:          XLXI_132/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_7 to XLXI_132/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.DQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_7
    SLICE_X7Y29.C4       net (fanout=2)        0.463   XLXI_131/COUNT<7>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.402   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (1.328ns logic, 1.373ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_132/COUNT_3 (SLICE_X6Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_5 (FF)
  Destination:          XLXI_132/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_5 to XLXI_132/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_5
    SLICE_X7Y29.C1       net (fanout=2)        0.586   XLXI_131/COUNT<5>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.382   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.308ns logic, 1.496ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_14 (FF)
  Destination:          XLXI_132/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_14 to XLXI_132/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.CQ       Tcko                  0.408   XLXI_131/COUNT<15>
                                                       XLXI_131/COUNT_14
    SLICE_X7Y29.B1       net (fanout=2)        0.777   XLXI_131/COUNT<14>
    SLICE_X7Y29.B        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>1
    SLICE_X7Y29.A5       net (fanout=1)        0.187   XLXI_131/TC<15>
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.382   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (1.308ns logic, 1.437ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_7 (FF)
  Destination:          XLXI_132/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_7 to XLXI_132/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.DQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_7
    SLICE_X7Y29.C4       net (fanout=2)        0.463   XLXI_131/COUNT<7>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.382   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (1.308ns logic, 1.373ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_132/COUNT_2 (SLICE_X6Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_5 (FF)
  Destination:          XLXI_132/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_5 to XLXI_132/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.BQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_5
    SLICE_X7Y29.C1       net (fanout=2)        0.586   XLXI_131/COUNT<5>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.381   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.307ns logic, 1.496ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_14 (FF)
  Destination:          XLXI_132/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_14 to XLXI_132/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.CQ       Tcko                  0.408   XLXI_131/COUNT<15>
                                                       XLXI_131/COUNT_14
    SLICE_X7Y29.B1       net (fanout=2)        0.777   XLXI_131/COUNT<14>
    SLICE_X7Y29.B        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>1
    SLICE_X7Y29.A5       net (fanout=1)        0.187   XLXI_131/TC<15>
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.381   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (1.307ns logic, 1.437ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_131/COUNT_7 (FF)
  Destination:          XLXI_132/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_131/COUNT_7 to XLXI_132/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.DQ       Tcko                  0.408   XLXI_131/COUNT<7>
                                                       XLXI_131/COUNT_7
    SLICE_X7Y29.C4       net (fanout=2)        0.463   XLXI_131/COUNT<7>
    SLICE_X7Y29.C        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>2
    SLICE_X7Y29.A2       net (fanout=1)        0.437   XLXI_131/TC<15>1
    SLICE_X7Y29.A        Tilo                  0.259   XLXI_131/TC<15>1
                                                       XLXI_131/TC<15>3
    SLICE_X6Y26.CE       net (fanout=2)        0.473   XLXN_235
    SLICE_X6Y26.CLK      Tceck                 0.381   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.307ns logic, 1.373ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_131/COUNT_15 (SLICE_X6Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_131/COUNT_15 (FF)
  Destination:          XLXI_131/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_131/COUNT_15 to XLXI_131/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.DQ       Tcko                  0.200   XLXI_131/COUNT<15>
                                                       XLXI_131/COUNT_15
    SLICE_X6Y31.D6       net (fanout=2)        0.026   XLXI_131/COUNT<15>
    SLICE_X6Y31.CLK      Tah         (-Th)    -0.237   XLXI_131/COUNT<15>
                                                       XLXI_131/COUNT<15>_rt
                                                       XLXI_131/Mcount_COUNT_xor<15>
                                                       XLXI_131/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_132/COUNT_1 (SLICE_X6Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_132/COUNT_1 (FF)
  Destination:          XLXI_132/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_132/COUNT_1 to XLXI_132/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.BQ       Tcko                  0.200   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT_1
    SLICE_X6Y26.B5       net (fanout=1)        0.070   XLXI_132/COUNT<1>
    SLICE_X6Y26.CLK      Tah         (-Th)    -0.234   XLXI_132/COUNT<3>
                                                       XLXI_132/COUNT<1>_rt
                                                       XLXI_132/Mcount_COUNT_cy<3>
                                                       XLXI_132/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_131/COUNT_1 (SLICE_X6Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_131/COUNT_1 (FF)
  Destination:          XLXI_131/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_131/COUNT_1 to XLXI_131/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BQ       Tcko                  0.200   XLXI_131/COUNT<3>
                                                       XLXI_131/COUNT_1
    SLICE_X6Y28.B5       net (fanout=2)        0.075   XLXI_131/COUNT<1>
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.234   XLXI_131/COUNT<3>
                                                       XLXI_131/COUNT<1>_rt
                                                       XLXI_131/Mcount_COUNT_cy<3>
                                                       XLXI_131/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_131/COUNT<3>/CLK
  Logical resource: XLXI_131/COUNT_0/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_131/COUNT<3>/CLK
  Logical resource: XLXI_131/COUNT_1/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.874|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253 paths, 0 nets, and 53 connections

Design statistics:
   Minimum period:   2.874ns{1}   (Maximum frequency: 347.947MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr  9 02:31:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



