#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 15:40:26 2019
# Process ID: 1700
# Current directory: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1264 C:\Users\YangZhen\OneDrive - cstdlib\杭电\EDA\VivadoProject\vga_disp_2\vga_disp.xpr
# Log file: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vivado.log
# Journal file: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/YangZhen/Documents/VivadoProject/vga_disp_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 819.223 ; gain = 181.633
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 18 15:41:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {vga_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 15:42:29 on Nov 18,2019
# vlog -64 -incr -work xil_defaultlib ../../../../vga_disp.srcs/sources_1/new/vga_disp.v ../../../../vga_disp.srcs/sim_1/new/vga_disp_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/YangZhen/OneDrive - cstdlib/????/EDA/VivadoProject/vga_disp_2/vga_disp.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/Users/YangZhen/OneDrive - cstdlib/????/EDA/VivadoProject/vga_disp_2/vga_disp.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_temp/vlogt85tvb".
# ** Error: ../../../../vga_disp.srcs/sources_1/new/vga_disp.v(1): Verilog Compiler exiting
# End time: 15:42:30 on Nov 18,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/modeltech64_10.6e/win64/vlog failed.
# Error in macro ./vga_tb_compile.do line 19
# C:/modeltech64_10.6e/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../vga_disp.srcs/sources_1/new/vga_disp.v" \
# "../../../../vga_disp.srcs/sim_1/new/vga_disp_tb.v" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 895.340 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 895.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.srcs/sim_1/new/vga_disp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/vga_disp_2/vga_disp.srcs/sources_1/new/vga_disp.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 15:43:23 2019...
