
build/debug/pc13-buton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c14  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000d20  08000d20  00001d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000d44  08000d44  00001d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000d48  08000d48  00001d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08000d4c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000000c  08000d58  0000200c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000002c  08000d58  0000202c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
  9 .comment      0000001e  00000000  00000000  00002035  2**0
                  CONTENTS, READONLY
 10 .debug_info   000031a4  00000000  00000000  00002053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000107b  00000000  00000000  000051f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000003d0  00000000  00000000  00006278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000002bf  00000000  00000000  00006648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000260a  00000000  00000000  00006907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00001403  00000000  00000000  00008f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_frame  00000798  00000000  00000000  0000a314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 00000e8c  00000000  00000000  0000aaac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000045  00000000  00000000  0000b938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000d08 	.word	0x08000d08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000d08 	.word	0x08000d08

0800014c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800014c:	b570      	push	{r4, r5, r6, lr}
 800014e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000150:	ad04      	add	r5, sp, #16
 8000152:	2400      	movs	r4, #0
 8000154:	9404      	str	r4, [sp, #16]
 8000156:	9405      	str	r4, [sp, #20]
 8000158:	9406      	str	r4, [sp, #24]
 800015a:	9407      	str	r4, [sp, #28]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800015c:	4b1c      	ldr	r3, [pc, #112]	@ (80001d0 <MX_GPIO_Init+0x84>)
 800015e:	699a      	ldr	r2, [r3, #24]
 8000160:	f042 0210 	orr.w	r2, r2, #16
 8000164:	619a      	str	r2, [r3, #24]
 8000166:	699a      	ldr	r2, [r3, #24]
 8000168:	f002 0210 	and.w	r2, r2, #16
 800016c:	9201      	str	r2, [sp, #4]
 800016e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000170:	699a      	ldr	r2, [r3, #24]
 8000172:	f042 0220 	orr.w	r2, r2, #32
 8000176:	619a      	str	r2, [r3, #24]
 8000178:	699a      	ldr	r2, [r3, #24]
 800017a:	f002 0220 	and.w	r2, r2, #32
 800017e:	9202      	str	r2, [sp, #8]
 8000180:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000182:	699a      	ldr	r2, [r3, #24]
 8000184:	f042 0204 	orr.w	r2, r2, #4
 8000188:	619a      	str	r2, [r3, #24]
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	f003 0304 	and.w	r3, r3, #4
 8000190:	9303      	str	r3, [sp, #12]
 8000192:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8000194:	4e0f      	ldr	r6, [pc, #60]	@ (80001d4 <MX_GPIO_Init+0x88>)
 8000196:	4622      	mov	r2, r4
 8000198:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800019c:	4630      	mov	r0, r6
 800019e:	f000 fa2c 	bl	80005fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80001a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80001a6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001a8:	2301      	movs	r3, #1
 80001aa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ac:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001ae:	2302      	movs	r3, #2
 80001b0:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80001b2:	4629      	mov	r1, r5
 80001b4:	4630      	mov	r0, r6
 80001b6:	f000 f90f 	bl	80003d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : buton_Pin */
  GPIO_InitStruct.Pin = buton_Pin;
 80001ba:	2340      	movs	r3, #64	@ 0x40
 80001bc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001be:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001c0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(buton_GPIO_Port, &GPIO_InitStruct);
 80001c2:	4629      	mov	r1, r5
 80001c4:	4804      	ldr	r0, [pc, #16]	@ (80001d8 <MX_GPIO_Init+0x8c>)
 80001c6:	f000 f907 	bl	80003d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80001ca:	b008      	add	sp, #32
 80001cc:	bd70      	pop	{r4, r5, r6, pc}
 80001ce:	bf00      	nop
 80001d0:	40021000 	.word	0x40021000
 80001d4:	40011000 	.word	0x40011000
 80001d8:	40010800 	.word	0x40010800

080001dc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001dc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001de:	e7fe      	b.n	80001de <Error_Handler+0x2>

080001e0 <SystemClock_Config>:
{
 80001e0:	b510      	push	{r4, lr}
 80001e2:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e4:	ac06      	add	r4, sp, #24
 80001e6:	2228      	movs	r2, #40	@ 0x28
 80001e8:	2100      	movs	r1, #0
 80001ea:	4620      	mov	r0, r4
 80001ec:	f000 fd5f 	bl	8000cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f0:	2300      	movs	r3, #0
 80001f2:	9301      	str	r3, [sp, #4]
 80001f4:	9302      	str	r3, [sp, #8]
 80001f6:	9303      	str	r3, [sp, #12]
 80001f8:	9304      	str	r3, [sp, #16]
 80001fa:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001fc:	2301      	movs	r3, #1
 80001fe:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000200:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000204:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000206:	4620      	mov	r0, r4
 8000208:	f000 fa36 	bl	8000678 <HAL_RCC_OscConfig>
 800020c:	b968      	cbnz	r0, 800022a <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800020e:	230f      	movs	r3, #15
 8000210:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000212:	2301      	movs	r3, #1
 8000214:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000216:	2100      	movs	r1, #0
 8000218:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800021a:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800021c:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800021e:	a801      	add	r0, sp, #4
 8000220:	f000 fc5c 	bl	8000adc <HAL_RCC_ClockConfig>
 8000224:	b918      	cbnz	r0, 800022e <SystemClock_Config+0x4e>
}
 8000226:	b010      	add	sp, #64	@ 0x40
 8000228:	bd10      	pop	{r4, pc}
    Error_Handler();
 800022a:	f7ff ffd7 	bl	80001dc <Error_Handler>
    Error_Handler();
 800022e:	f7ff ffd5 	bl	80001dc <Error_Handler>
	...

08000234 <main>:
{
 8000234:	b508      	push	{r3, lr}
  HAL_Init();
 8000236:	f000 f841 	bl	80002bc <HAL_Init>
  SystemClock_Config();
 800023a:	f7ff ffd1 	bl	80001e0 <SystemClock_Config>
  MX_GPIO_Init();
 800023e:	f7ff ff85 	bl	800014c <MX_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_SET);  
 8000242:	2201      	movs	r2, #1
 8000244:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000248:	4807      	ldr	r0, [pc, #28]	@ (8000268 <main+0x34>)
 800024a:	f000 f9d6 	bl	80005fa <HAL_GPIO_WritePin>
    if(HAL_GPIO_ReadPin(GPIOA,buton_Pin)==1)
 800024e:	2140      	movs	r1, #64	@ 0x40
 8000250:	4806      	ldr	r0, [pc, #24]	@ (800026c <main+0x38>)
 8000252:	f000 f9cb 	bl	80005ec <HAL_GPIO_ReadPin>
 8000256:	2801      	cmp	r0, #1
 8000258:	d1f3      	bne.n	8000242 <main+0xe>
      HAL_GPIO_WritePin(GPIOC,led_Pin,GPIO_PIN_RESET);
 800025a:	2200      	movs	r2, #0
 800025c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000260:	4801      	ldr	r0, [pc, #4]	@ (8000268 <main+0x34>)
 8000262:	f000 f9ca 	bl	80005fa <HAL_GPIO_WritePin>
 8000266:	e7ec      	b.n	8000242 <main+0xe>
 8000268:	40011000 	.word	0x40011000
 800026c:	40010800 	.word	0x40010800

08000270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000270:	b510      	push	{r4, lr}
 8000272:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000274:	4b0e      	ldr	r3, [pc, #56]	@ (80002b0 <HAL_InitTick+0x40>)
 8000276:	781a      	ldrb	r2, [r3, #0]
 8000278:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800027c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000280:	4a0c      	ldr	r2, [pc, #48]	@ (80002b4 <HAL_InitTick+0x44>)
 8000282:	6810      	ldr	r0, [r2, #0]
 8000284:	fbb0 f0f3 	udiv	r0, r0, r3
 8000288:	f000 f892 	bl	80003b0 <HAL_SYSTICK_Config>
 800028c:	b968      	cbnz	r0, 80002aa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800028e:	2c0f      	cmp	r4, #15
 8000290:	d901      	bls.n	8000296 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000292:	2001      	movs	r0, #1
 8000294:	e00a      	b.n	80002ac <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000296:	2200      	movs	r2, #0
 8000298:	4621      	mov	r1, r4
 800029a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800029e:	f000 f877 	bl	8000390 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002a2:	4b05      	ldr	r3, [pc, #20]	@ (80002b8 <HAL_InitTick+0x48>)
 80002a4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80002a6:	2000      	movs	r0, #0
 80002a8:	e000      	b.n	80002ac <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80002aa:	2001      	movs	r0, #1
}
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	bf00      	nop
 80002b0:	20000000 	.word	0x20000000
 80002b4:	20000008 	.word	0x20000008
 80002b8:	20000004 	.word	0x20000004

080002bc <HAL_Init>:
{
 80002bc:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002be:	4a07      	ldr	r2, [pc, #28]	@ (80002dc <HAL_Init+0x20>)
 80002c0:	6813      	ldr	r3, [r2, #0]
 80002c2:	f043 0310 	orr.w	r3, r3, #16
 80002c6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002c8:	2003      	movs	r0, #3
 80002ca:	f000 f84f 	bl	800036c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ce:	200f      	movs	r0, #15
 80002d0:	f7ff ffce 	bl	8000270 <HAL_InitTick>
  HAL_MspInit();
 80002d4:	f000 f998 	bl	8000608 <HAL_MspInit>
}
 80002d8:	2000      	movs	r0, #0
 80002da:	bd08      	pop	{r3, pc}
 80002dc:	40022000 	.word	0x40022000

080002e0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80002e0:	4a03      	ldr	r2, [pc, #12]	@ (80002f0 <HAL_IncTick+0x10>)
 80002e2:	6811      	ldr	r1, [r2, #0]
 80002e4:	4b03      	ldr	r3, [pc, #12]	@ (80002f4 <HAL_IncTick+0x14>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	440b      	add	r3, r1
 80002ea:	6013      	str	r3, [r2, #0]
}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	20000028 	.word	0x20000028
 80002f4:	20000000 	.word	0x20000000

080002f8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002f8:	4b01      	ldr	r3, [pc, #4]	@ (8000300 <HAL_GetTick+0x8>)
 80002fa:	6818      	ldr	r0, [r3, #0]
}
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	20000028 	.word	0x20000028

08000304 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000304:	2800      	cmp	r0, #0
 8000306:	db08      	blt.n	800031a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000308:	0109      	lsls	r1, r1, #4
 800030a:	b2c9      	uxtb	r1, r1
 800030c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000310:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000314:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000318:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031a:	f000 000f 	and.w	r0, r0, #15
 800031e:	0109      	lsls	r1, r1, #4
 8000320:	b2c9      	uxtb	r1, r1
 8000322:	4b01      	ldr	r3, [pc, #4]	@ (8000328 <__NVIC_SetPriority+0x24>)
 8000324:	5419      	strb	r1, [r3, r0]
  }
}
 8000326:	4770      	bx	lr
 8000328:	e000ed14 	.word	0xe000ed14

0800032c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800032c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800032e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000332:	f1c0 0c07 	rsb	ip, r0, #7
 8000336:	f1bc 0f04 	cmp.w	ip, #4
 800033a:	bf28      	it	cs
 800033c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000340:	1d03      	adds	r3, r0, #4
 8000342:	2b06      	cmp	r3, #6
 8000344:	d90f      	bls.n	8000366 <NVIC_EncodePriority+0x3a>
 8000346:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000348:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800034c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000350:	ea21 0100 	bic.w	r1, r1, r0
 8000354:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000356:	fa0e fe03 	lsl.w	lr, lr, r3
 800035a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800035e:	ea41 0002 	orr.w	r0, r1, r2
 8000362:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000366:	2300      	movs	r3, #0
 8000368:	e7ee      	b.n	8000348 <NVIC_EncodePriority+0x1c>
	...

0800036c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800036c:	4a07      	ldr	r2, [pc, #28]	@ (800038c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800036e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000370:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000374:	041b      	lsls	r3, r3, #16
 8000376:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000378:	0200      	lsls	r0, r0, #8
 800037a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800037e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000380:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000388:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800038a:	4770      	bx	lr
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000390:	b510      	push	{r4, lr}
 8000392:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000394:	4b05      	ldr	r3, [pc, #20]	@ (80003ac <HAL_NVIC_SetPriority+0x1c>)
 8000396:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000398:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800039c:	f7ff ffc6 	bl	800032c <NVIC_EncodePriority>
 80003a0:	4601      	mov	r1, r0
 80003a2:	4620      	mov	r0, r4
 80003a4:	f7ff ffae 	bl	8000304 <__NVIC_SetPriority>
}
 80003a8:	bd10      	pop	{r4, pc}
 80003aa:	bf00      	nop
 80003ac:	e000ed00 	.word	0xe000ed00

080003b0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b0:	3801      	subs	r0, #1
 80003b2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80003b6:	d20b      	bcs.n	80003d0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80003bc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003be:	4a05      	ldr	r2, [pc, #20]	@ (80003d4 <HAL_SYSTICK_Config+0x24>)
 80003c0:	21f0      	movs	r1, #240	@ 0xf0
 80003c2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c6:	2000      	movs	r0, #0
 80003c8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ca:	2207      	movs	r2, #7
 80003cc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003ce:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80003d0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00

080003d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d8:	b570      	push	{r4, r5, r6, lr}
 80003da:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80003dc:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80003de:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80003e0:	e09e      	b.n	8000520 <HAL_GPIO_Init+0x148>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80003e2:	4d7c      	ldr	r5, [pc, #496]	@ (80005d4 <HAL_GPIO_Init+0x1fc>)
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d014      	beq.n	8000412 <HAL_GPIO_Init+0x3a>
 80003e8:	d80c      	bhi.n	8000404 <HAL_GPIO_Init+0x2c>
 80003ea:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d00f      	beq.n	8000412 <HAL_GPIO_Init+0x3a>
 80003f2:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80003f6:	42ab      	cmp	r3, r5
 80003f8:	d00b      	beq.n	8000412 <HAL_GPIO_Init+0x3a>
 80003fa:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80003fe:	42ab      	cmp	r3, r5
 8000400:	d11f      	bne.n	8000442 <HAL_GPIO_Init+0x6a>
 8000402:	e006      	b.n	8000412 <HAL_GPIO_Init+0x3a>
 8000404:	4d74      	ldr	r5, [pc, #464]	@ (80005d8 <HAL_GPIO_Init+0x200>)
 8000406:	42ab      	cmp	r3, r5
 8000408:	d003      	beq.n	8000412 <HAL_GPIO_Init+0x3a>
 800040a:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 800040e:	42ab      	cmp	r3, r5
 8000410:	d117      	bne.n	8000442 <HAL_GPIO_Init+0x6a>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000412:	688b      	ldr	r3, [r1, #8]
 8000414:	b1a3      	cbz	r3, 8000440 <HAL_GPIO_Init+0x68>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000416:	2b01      	cmp	r3, #1
 8000418:	d00d      	beq.n	8000436 <HAL_GPIO_Init+0x5e>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 800041a:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800041c:	2408      	movs	r4, #8
 800041e:	e010      	b.n	8000442 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000420:	68cc      	ldr	r4, [r1, #12]
          break;
 8000422:	e00e      	b.n	8000442 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000424:	68cc      	ldr	r4, [r1, #12]
 8000426:	3404      	adds	r4, #4
          break;
 8000428:	e00b      	b.n	8000442 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800042a:	68cc      	ldr	r4, [r1, #12]
 800042c:	3408      	adds	r4, #8
          break;
 800042e:	e008      	b.n	8000442 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000430:	68cc      	ldr	r4, [r1, #12]
 8000432:	340c      	adds	r4, #12
          break;
 8000434:	e005      	b.n	8000442 <HAL_GPIO_Init+0x6a>
            GPIOx->BSRR = ioposition;
 8000436:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000438:	2408      	movs	r4, #8
 800043a:	e002      	b.n	8000442 <HAL_GPIO_Init+0x6a>
          }
          break;

        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800043c:	2400      	movs	r4, #0
 800043e:	e000      	b.n	8000442 <HAL_GPIO_Init+0x6a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000440:	2404      	movs	r4, #4
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000442:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8000446:	d837      	bhi.n	80004b8 <HAL_GPIO_Init+0xe0>
 8000448:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800044a:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800044e:	6833      	ldr	r3, [r6, #0]
 8000450:	250f      	movs	r5, #15
 8000452:	4095      	lsls	r5, r2
 8000454:	ea23 0305 	bic.w	r3, r3, r5
 8000458:	fa04 f202 	lsl.w	r2, r4, r2
 800045c:	4313      	orrs	r3, r2
 800045e:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000460:	684b      	ldr	r3, [r1, #4]
 8000462:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000466:	d059      	beq.n	800051c <HAL_GPIO_Init+0x144>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000468:	4b5c      	ldr	r3, [pc, #368]	@ (80005dc <HAL_GPIO_Init+0x204>)
 800046a:	699a      	ldr	r2, [r3, #24]
 800046c:	f042 0201 	orr.w	r2, r2, #1
 8000470:	619a      	str	r2, [r3, #24]
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	f003 0301 	and.w	r3, r3, #1
 8000478:	9301      	str	r3, [sp, #4]
 800047a:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 800047c:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8000480:	1c95      	adds	r5, r2, #2
 8000482:	4b57      	ldr	r3, [pc, #348]	@ (80005e0 <HAL_GPIO_Init+0x208>)
 8000484:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000488:	f00c 0503 	and.w	r5, ip, #3
 800048c:	00ad      	lsls	r5, r5, #2
 800048e:	230f      	movs	r3, #15
 8000490:	40ab      	lsls	r3, r5
 8000492:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000496:	4b53      	ldr	r3, [pc, #332]	@ (80005e4 <HAL_GPIO_Init+0x20c>)
 8000498:	4298      	cmp	r0, r3
 800049a:	d014      	beq.n	80004c6 <HAL_GPIO_Init+0xee>
 800049c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80004a0:	4298      	cmp	r0, r3
 80004a2:	d079      	beq.n	8000598 <HAL_GPIO_Init+0x1c0>
 80004a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80004a8:	4298      	cmp	r0, r3
 80004aa:	d077      	beq.n	800059c <HAL_GPIO_Init+0x1c4>
 80004ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80004b0:	4298      	cmp	r0, r3
 80004b2:	d006      	beq.n	80004c2 <HAL_GPIO_Init+0xea>
 80004b4:	2304      	movs	r3, #4
 80004b6:	e007      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004b8:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80004ba:	f1ac 0208 	sub.w	r2, ip, #8
 80004be:	0092      	lsls	r2, r2, #2
 80004c0:	e7c5      	b.n	800044e <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80004c2:	2303      	movs	r3, #3
 80004c4:	e000      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
 80004c6:	2300      	movs	r3, #0
 80004c8:	40ab      	lsls	r3, r5
 80004ca:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80004cc:	3202      	adds	r2, #2
 80004ce:	4d44      	ldr	r5, [pc, #272]	@ (80005e0 <HAL_GPIO_Init+0x208>)
 80004d0:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d4:	684b      	ldr	r3, [r1, #4]
 80004d6:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004da:	d061      	beq.n	80005a0 <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80004dc:	4a42      	ldr	r2, [pc, #264]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80004de:	6893      	ldr	r3, [r2, #8]
 80004e0:	ea43 030e 	orr.w	r3, r3, lr
 80004e4:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e6:	684b      	ldr	r3, [r1, #4]
 80004e8:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80004ec:	d05e      	beq.n	80005ac <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80004ee:	4a3e      	ldr	r2, [pc, #248]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80004f0:	68d3      	ldr	r3, [r2, #12]
 80004f2:	ea43 030e 	orr.w	r3, r3, lr
 80004f6:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004f8:	684b      	ldr	r3, [r1, #4]
 80004fa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80004fe:	d05b      	beq.n	80005b8 <HAL_GPIO_Init+0x1e0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000500:	4a39      	ldr	r2, [pc, #228]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 8000502:	6853      	ldr	r3, [r2, #4]
 8000504:	ea43 030e 	orr.w	r3, r3, lr
 8000508:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800050a:	684b      	ldr	r3, [r1, #4]
 800050c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000510:	d058      	beq.n	80005c4 <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000512:	4a35      	ldr	r2, [pc, #212]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 8000514:	6813      	ldr	r3, [r2, #0]
 8000516:	ea43 030e 	orr.w	r3, r3, lr
 800051a:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 800051c:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000520:	680b      	ldr	r3, [r1, #0]
 8000522:	fa33 f20c 	lsrs.w	r2, r3, ip
 8000526:	d053      	beq.n	80005d0 <HAL_GPIO_Init+0x1f8>
    ioposition = (0x01uL << position);
 8000528:	2201      	movs	r2, #1
 800052a:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800052e:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8000532:	ea32 0303 	bics.w	r3, r2, r3
 8000536:	d1f1      	bne.n	800051c <HAL_GPIO_Init+0x144>
      switch (GPIO_Init->Mode)
 8000538:	684b      	ldr	r3, [r1, #4]
 800053a:	2b12      	cmp	r3, #18
 800053c:	f63f af51 	bhi.w	80003e2 <HAL_GPIO_Init+0xa>
 8000540:	2b12      	cmp	r3, #18
 8000542:	f63f af7e 	bhi.w	8000442 <HAL_GPIO_Init+0x6a>
 8000546:	a501      	add	r5, pc, #4	@ (adr r5, 800054c <HAL_GPIO_Init+0x174>)
 8000548:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 800054c:	08000413 	.word	0x08000413
 8000550:	08000421 	.word	0x08000421
 8000554:	0800042b 	.word	0x0800042b
 8000558:	0800043d 	.word	0x0800043d
 800055c:	08000443 	.word	0x08000443
 8000560:	08000443 	.word	0x08000443
 8000564:	08000443 	.word	0x08000443
 8000568:	08000443 	.word	0x08000443
 800056c:	08000443 	.word	0x08000443
 8000570:	08000443 	.word	0x08000443
 8000574:	08000443 	.word	0x08000443
 8000578:	08000443 	.word	0x08000443
 800057c:	08000443 	.word	0x08000443
 8000580:	08000443 	.word	0x08000443
 8000584:	08000443 	.word	0x08000443
 8000588:	08000443 	.word	0x08000443
 800058c:	08000443 	.word	0x08000443
 8000590:	08000425 	.word	0x08000425
 8000594:	08000431 	.word	0x08000431
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000598:	2301      	movs	r3, #1
 800059a:	e795      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
 800059c:	2302      	movs	r3, #2
 800059e:	e793      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80005a0:	4a11      	ldr	r2, [pc, #68]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80005a2:	6893      	ldr	r3, [r2, #8]
 80005a4:	ea23 030e 	bic.w	r3, r3, lr
 80005a8:	6093      	str	r3, [r2, #8]
 80005aa:	e79c      	b.n	80004e6 <HAL_GPIO_Init+0x10e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80005ac:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80005ae:	68d3      	ldr	r3, [r2, #12]
 80005b0:	ea23 030e 	bic.w	r3, r3, lr
 80005b4:	60d3      	str	r3, [r2, #12]
 80005b6:	e79f      	b.n	80004f8 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005b8:	4a0b      	ldr	r2, [pc, #44]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80005ba:	6853      	ldr	r3, [r2, #4]
 80005bc:	ea23 030e 	bic.w	r3, r3, lr
 80005c0:	6053      	str	r3, [r2, #4]
 80005c2:	e7a2      	b.n	800050a <HAL_GPIO_Init+0x132>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005c4:	4a08      	ldr	r2, [pc, #32]	@ (80005e8 <HAL_GPIO_Init+0x210>)
 80005c6:	6813      	ldr	r3, [r2, #0]
 80005c8:	ea23 030e 	bic.w	r3, r3, lr
 80005cc:	6013      	str	r3, [r2, #0]
 80005ce:	e7a5      	b.n	800051c <HAL_GPIO_Init+0x144>
  }
}
 80005d0:	b002      	add	sp, #8
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	10220000 	.word	0x10220000
 80005d8:	10310000 	.word	0x10310000
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010000 	.word	0x40010000
 80005e4:	40010800 	.word	0x40010800
 80005e8:	40010400 	.word	0x40010400

080005ec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80005ec:	6883      	ldr	r3, [r0, #8]
 80005ee:	4219      	tst	r1, r3
 80005f0:	d001      	beq.n	80005f6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80005f2:	2001      	movs	r0, #1
 80005f4:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80005f6:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80005f8:	4770      	bx	lr

080005fa <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80005fa:	b10a      	cbz	r2, 8000600 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80005fc:	6101      	str	r1, [r0, #16]
 80005fe:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000600:	0409      	lsls	r1, r1, #16
 8000602:	6101      	str	r1, [r0, #16]
  }
}
 8000604:	4770      	bx	lr
	...

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <HAL_MspInit+0x3c>)
 800060c:	699a      	ldr	r2, [r3, #24]
 800060e:	f042 0201 	orr.w	r2, r2, #1
 8000612:	619a      	str	r2, [r3, #24]
 8000614:	699a      	ldr	r2, [r3, #24]
 8000616:	f002 0201 	and.w	r2, r2, #1
 800061a:	9200      	str	r2, [sp, #0]
 800061c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061e:	69da      	ldr	r2, [r3, #28]
 8000620:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000624:	61da      	str	r2, [r3, #28]
 8000626:	69db      	ldr	r3, [r3, #28]
 8000628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000630:	4a05      	ldr	r2, [pc, #20]	@ (8000648 <HAL_MspInit+0x40>)
 8000632:	6853      	ldr	r3, [r2, #4]
 8000634:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000638:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800063c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	b002      	add	sp, #8
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40021000 	.word	0x40021000
 8000648:	40010000 	.word	0x40010000

0800064c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800064c:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800064e:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <RCC_Delay+0x24>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a08      	ldr	r2, [pc, #32]	@ (8000674 <RCC_Delay+0x28>)
 8000654:	fba2 2303 	umull	r2, r3, r2, r3
 8000658:	0a5b      	lsrs	r3, r3, #9
 800065a:	fb00 f303 	mul.w	r3, r0, r3
 800065e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000660:	bf00      	nop
  }
  while (Delay --);
 8000662:	9b01      	ldr	r3, [sp, #4]
 8000664:	1e5a      	subs	r2, r3, #1
 8000666:	9201      	str	r2, [sp, #4]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d1f9      	bne.n	8000660 <RCC_Delay+0x14>
}
 800066c:	b002      	add	sp, #8
 800066e:	4770      	bx	lr
 8000670:	20000008 	.word	0x20000008
 8000674:	10624dd3 	.word	0x10624dd3

08000678 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8000678:	2800      	cmp	r0, #0
 800067a:	f000 81f1 	beq.w	8000a60 <HAL_RCC_OscConfig+0x3e8>
{
 800067e:	b570      	push	{r4, r5, r6, lr}
 8000680:	b082      	sub	sp, #8
 8000682:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000684:	6803      	ldr	r3, [r0, #0]
 8000686:	f013 0f01 	tst.w	r3, #1
 800068a:	d02c      	beq.n	80006e6 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800068c:	4b99      	ldr	r3, [pc, #612]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	f003 030c 	and.w	r3, r3, #12
 8000694:	2b04      	cmp	r3, #4
 8000696:	d01d      	beq.n	80006d4 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000698:	4b96      	ldr	r3, [pc, #600]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 800069a:	685b      	ldr	r3, [r3, #4]
 800069c:	f003 030c 	and.w	r3, r3, #12
 80006a0:	2b08      	cmp	r3, #8
 80006a2:	d012      	beq.n	80006ca <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006a4:	6863      	ldr	r3, [r4, #4]
 80006a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80006aa:	d041      	beq.n	8000730 <HAL_RCC_OscConfig+0xb8>
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d155      	bne.n	800075c <HAL_RCC_OscConfig+0xe4>
 80006b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80006b4:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	e037      	b.n	800073a <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006ca:	4b8a      	ldr	r3, [pc, #552]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80006d2:	d0e7      	beq.n	80006a4 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006d4:	4b87      	ldr	r3, [pc, #540]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80006dc:	d003      	beq.n	80006e6 <HAL_RCC_OscConfig+0x6e>
 80006de:	6863      	ldr	r3, [r4, #4]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	f000 81bf 	beq.w	8000a64 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	f013 0f02 	tst.w	r3, #2
 80006ec:	d075      	beq.n	80007da <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80006ee:	4b81      	ldr	r3, [pc, #516]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	f013 0f0c 	tst.w	r3, #12
 80006f6:	d05f      	beq.n	80007b8 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80006f8:	4b7e      	ldr	r3, [pc, #504]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	f003 030c 	and.w	r3, r3, #12
 8000700:	2b08      	cmp	r3, #8
 8000702:	d054      	beq.n	80007ae <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000704:	6923      	ldr	r3, [r4, #16]
 8000706:	2b00      	cmp	r3, #0
 8000708:	f000 808a 	beq.w	8000820 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 800070c:	4b7a      	ldr	r3, [pc, #488]	@ (80008f8 <HAL_RCC_OscConfig+0x280>)
 800070e:	2201      	movs	r2, #1
 8000710:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000712:	f7ff fdf1 	bl	80002f8 <HAL_GetTick>
 8000716:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000718:	4b76      	ldr	r3, [pc, #472]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f013 0f02 	tst.w	r3, #2
 8000720:	d175      	bne.n	800080e <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000722:	f7ff fde9 	bl	80002f8 <HAL_GetTick>
 8000726:	1b40      	subs	r0, r0, r5
 8000728:	2802      	cmp	r0, #2
 800072a:	d9f5      	bls.n	8000718 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 800072c:	2003      	movs	r0, #3
 800072e:	e19e      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000730:	4a70      	ldr	r2, [pc, #448]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000732:	6813      	ldr	r3, [r2, #0]
 8000734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000738:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800073a:	6863      	ldr	r3, [r4, #4]
 800073c:	b343      	cbz	r3, 8000790 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 800073e:	f7ff fddb 	bl	80002f8 <HAL_GetTick>
 8000742:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000744:	4b6b      	ldr	r3, [pc, #428]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800074c:	d1cb      	bne.n	80006e6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800074e:	f7ff fdd3 	bl	80002f8 <HAL_GetTick>
 8000752:	1b40      	subs	r0, r0, r5
 8000754:	2864      	cmp	r0, #100	@ 0x64
 8000756:	d9f5      	bls.n	8000744 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8000758:	2003      	movs	r0, #3
 800075a:	e188      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800075c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000760:	d009      	beq.n	8000776 <HAL_RCC_OscConfig+0xfe>
 8000762:	4b64      	ldr	r3, [pc, #400]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	e7e1      	b.n	800073a <HAL_RCC_OscConfig+0xc2>
 8000776:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800077a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	e7d4      	b.n	800073a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000790:	f7ff fdb2 	bl	80002f8 <HAL_GetTick>
 8000794:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000796:	4b57      	ldr	r3, [pc, #348]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800079e:	d0a2      	beq.n	80006e6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007a0:	f7ff fdaa 	bl	80002f8 <HAL_GetTick>
 80007a4:	1b40      	subs	r0, r0, r5
 80007a6:	2864      	cmp	r0, #100	@ 0x64
 80007a8:	d9f5      	bls.n	8000796 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 80007aa:	2003      	movs	r0, #3
 80007ac:	e15f      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007ae:	4b51      	ldr	r3, [pc, #324]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80007b6:	d1a5      	bne.n	8000704 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007b8:	4b4e      	ldr	r3, [pc, #312]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f013 0f02 	tst.w	r3, #2
 80007c0:	d003      	beq.n	80007ca <HAL_RCC_OscConfig+0x152>
 80007c2:	6923      	ldr	r3, [r4, #16]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	f040 814f 	bne.w	8000a68 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007ca:	4a4a      	ldr	r2, [pc, #296]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80007cc:	6813      	ldr	r3, [r2, #0]
 80007ce:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80007d2:	6961      	ldr	r1, [r4, #20]
 80007d4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80007d8:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80007da:	6823      	ldr	r3, [r4, #0]
 80007dc:	f013 0f08 	tst.w	r3, #8
 80007e0:	d033      	beq.n	800084a <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007e2:	69a3      	ldr	r3, [r4, #24]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d05c      	beq.n	80008a2 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 80007e8:	4b43      	ldr	r3, [pc, #268]	@ (80008f8 <HAL_RCC_OscConfig+0x280>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80007f0:	f7ff fd82 	bl	80002f8 <HAL_GetTick>
 80007f4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007f6:	4b3f      	ldr	r3, [pc, #252]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80007f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007fa:	f013 0f02 	tst.w	r3, #2
 80007fe:	d121      	bne.n	8000844 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000800:	f7ff fd7a 	bl	80002f8 <HAL_GetTick>
 8000804:	1b40      	subs	r0, r0, r5
 8000806:	2802      	cmp	r0, #2
 8000808:	d9f5      	bls.n	80007f6 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 800080a:	2003      	movs	r0, #3
 800080c:	e12f      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800080e:	4a39      	ldr	r2, [pc, #228]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000810:	6813      	ldr	r3, [r2, #0]
 8000812:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000816:	6961      	ldr	r1, [r4, #20]
 8000818:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	e7dc      	b.n	80007da <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8000820:	4b35      	ldr	r3, [pc, #212]	@ (80008f8 <HAL_RCC_OscConfig+0x280>)
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000826:	f7ff fd67 	bl	80002f8 <HAL_GetTick>
 800082a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800082c:	4b31      	ldr	r3, [pc, #196]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f013 0f02 	tst.w	r3, #2
 8000834:	d0d1      	beq.n	80007da <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000836:	f7ff fd5f 	bl	80002f8 <HAL_GetTick>
 800083a:	1b40      	subs	r0, r0, r5
 800083c:	2802      	cmp	r0, #2
 800083e:	d9f5      	bls.n	800082c <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8000840:	2003      	movs	r0, #3
 8000842:	e114      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8000844:	2001      	movs	r0, #1
 8000846:	f7ff ff01 	bl	800064c <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800084a:	6823      	ldr	r3, [r4, #0]
 800084c:	f013 0f04 	tst.w	r3, #4
 8000850:	f000 8096 	beq.w	8000980 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000854:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000856:	69db      	ldr	r3, [r3, #28]
 8000858:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800085c:	d134      	bne.n	80008c8 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	4b25      	ldr	r3, [pc, #148]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 8000860:	69da      	ldr	r2, [r3, #28]
 8000862:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000866:	61da      	str	r2, [r3, #28]
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086e:	9301      	str	r3, [sp, #4]
 8000870:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000872:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000874:	4b21      	ldr	r3, [pc, #132]	@ (80008fc <HAL_RCC_OscConfig+0x284>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800087c:	d026      	beq.n	80008cc <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800087e:	68e3      	ldr	r3, [r4, #12]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d03d      	beq.n	8000900 <HAL_RCC_OscConfig+0x288>
 8000884:	2b00      	cmp	r3, #0
 8000886:	d153      	bne.n	8000930 <HAL_RCC_OscConfig+0x2b8>
 8000888:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800088c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000890:	6a1a      	ldr	r2, [r3, #32]
 8000892:	f022 0201 	bic.w	r2, r2, #1
 8000896:	621a      	str	r2, [r3, #32]
 8000898:	6a1a      	ldr	r2, [r3, #32]
 800089a:	f022 0204 	bic.w	r2, r2, #4
 800089e:	621a      	str	r2, [r3, #32]
 80008a0:	e033      	b.n	800090a <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 80008a2:	4b15      	ldr	r3, [pc, #84]	@ (80008f8 <HAL_RCC_OscConfig+0x280>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80008aa:	f7ff fd25 	bl	80002f8 <HAL_GetTick>
 80008ae:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008b0:	4b10      	ldr	r3, [pc, #64]	@ (80008f4 <HAL_RCC_OscConfig+0x27c>)
 80008b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008b4:	f013 0f02 	tst.w	r3, #2
 80008b8:	d0c7      	beq.n	800084a <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008ba:	f7ff fd1d 	bl	80002f8 <HAL_GetTick>
 80008be:	1b40      	subs	r0, r0, r5
 80008c0:	2802      	cmp	r0, #2
 80008c2:	d9f5      	bls.n	80008b0 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 80008c4:	2003      	movs	r0, #3
 80008c6:	e0d2      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 80008c8:	2500      	movs	r5, #0
 80008ca:	e7d3      	b.n	8000874 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80008cc:	4a0b      	ldr	r2, [pc, #44]	@ (80008fc <HAL_RCC_OscConfig+0x284>)
 80008ce:	6813      	ldr	r3, [r2, #0]
 80008d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008d4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80008d6:	f7ff fd0f 	bl	80002f8 <HAL_GetTick>
 80008da:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008dc:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <HAL_RCC_OscConfig+0x284>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80008e4:	d1cb      	bne.n	800087e <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008e6:	f7ff fd07 	bl	80002f8 <HAL_GetTick>
 80008ea:	1b80      	subs	r0, r0, r6
 80008ec:	2864      	cmp	r0, #100	@ 0x64
 80008ee:	d9f5      	bls.n	80008dc <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 80008f0:	2003      	movs	r0, #3
 80008f2:	e0bc      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
 80008f4:	40021000 	.word	0x40021000
 80008f8:	42420000 	.word	0x42420000
 80008fc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000900:	4a5f      	ldr	r2, [pc, #380]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000902:	6a13      	ldr	r3, [r2, #32]
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800090a:	68e3      	ldr	r3, [r4, #12]
 800090c:	b333      	cbz	r3, 800095c <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 800090e:	f7ff fcf3 	bl	80002f8 <HAL_GetTick>
 8000912:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000914:	4b5a      	ldr	r3, [pc, #360]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000916:	6a1b      	ldr	r3, [r3, #32]
 8000918:	f013 0f02 	tst.w	r3, #2
 800091c:	d12f      	bne.n	800097e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800091e:	f7ff fceb 	bl	80002f8 <HAL_GetTick>
 8000922:	1b80      	subs	r0, r0, r6
 8000924:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000928:	4298      	cmp	r0, r3
 800092a:	d9f3      	bls.n	8000914 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 800092c:	2003      	movs	r0, #3
 800092e:	e09e      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000930:	2b05      	cmp	r3, #5
 8000932:	d009      	beq.n	8000948 <HAL_RCC_OscConfig+0x2d0>
 8000934:	4b52      	ldr	r3, [pc, #328]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000936:	6a1a      	ldr	r2, [r3, #32]
 8000938:	f022 0201 	bic.w	r2, r2, #1
 800093c:	621a      	str	r2, [r3, #32]
 800093e:	6a1a      	ldr	r2, [r3, #32]
 8000940:	f022 0204 	bic.w	r2, r2, #4
 8000944:	621a      	str	r2, [r3, #32]
 8000946:	e7e0      	b.n	800090a <HAL_RCC_OscConfig+0x292>
 8000948:	4b4d      	ldr	r3, [pc, #308]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 800094a:	6a1a      	ldr	r2, [r3, #32]
 800094c:	f042 0204 	orr.w	r2, r2, #4
 8000950:	621a      	str	r2, [r3, #32]
 8000952:	6a1a      	ldr	r2, [r3, #32]
 8000954:	f042 0201 	orr.w	r2, r2, #1
 8000958:	621a      	str	r2, [r3, #32]
 800095a:	e7d6      	b.n	800090a <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 800095c:	f7ff fccc 	bl	80002f8 <HAL_GetTick>
 8000960:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000962:	4b47      	ldr	r3, [pc, #284]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	f013 0f02 	tst.w	r3, #2
 800096a:	d008      	beq.n	800097e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800096c:	f7ff fcc4 	bl	80002f8 <HAL_GetTick>
 8000970:	1b80      	subs	r0, r0, r6
 8000972:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000976:	4298      	cmp	r0, r3
 8000978:	d9f3      	bls.n	8000962 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 800097a:	2003      	movs	r0, #3
 800097c:	e077      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 800097e:	b9e5      	cbnz	r5, 80009ba <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000980:	69e3      	ldr	r3, [r4, #28]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d072      	beq.n	8000a6c <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000986:	4a3e      	ldr	r2, [pc, #248]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000988:	6852      	ldr	r2, [r2, #4]
 800098a:	f002 020c 	and.w	r2, r2, #12
 800098e:	2a08      	cmp	r2, #8
 8000990:	d056      	beq.n	8000a40 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000992:	2b02      	cmp	r3, #2
 8000994:	d017      	beq.n	80009c6 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8000996:	4b3b      	ldr	r3, [pc, #236]	@ (8000a84 <HAL_RCC_OscConfig+0x40c>)
 8000998:	2200      	movs	r2, #0
 800099a:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800099c:	f7ff fcac 	bl	80002f8 <HAL_GetTick>
 80009a0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009a2:	4b37      	ldr	r3, [pc, #220]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80009aa:	d047      	beq.n	8000a3c <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80009ac:	f7ff fca4 	bl	80002f8 <HAL_GetTick>
 80009b0:	1b00      	subs	r0, r0, r4
 80009b2:	2802      	cmp	r0, #2
 80009b4:	d9f5      	bls.n	80009a2 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80009b6:	2003      	movs	r0, #3
 80009b8:	e059      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009ba:	4a31      	ldr	r2, [pc, #196]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 80009bc:	69d3      	ldr	r3, [r2, #28]
 80009be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80009c2:	61d3      	str	r3, [r2, #28]
 80009c4:	e7dc      	b.n	8000980 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 80009c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a84 <HAL_RCC_OscConfig+0x40c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80009cc:	f7ff fc94 	bl	80002f8 <HAL_GetTick>
 80009d0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80009da:	d006      	beq.n	80009ea <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80009dc:	f7ff fc8c 	bl	80002f8 <HAL_GetTick>
 80009e0:	1b40      	subs	r0, r0, r5
 80009e2:	2802      	cmp	r0, #2
 80009e4:	d9f5      	bls.n	80009d2 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80009e6:	2003      	movs	r0, #3
 80009e8:	e041      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80009ea:	6a23      	ldr	r3, [r4, #32]
 80009ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80009f0:	d01a      	beq.n	8000a28 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009f2:	4923      	ldr	r1, [pc, #140]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 80009f4:	684b      	ldr	r3, [r1, #4]
 80009f6:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 80009fa:	6a22      	ldr	r2, [r4, #32]
 80009fc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80009fe:	4302      	orrs	r2, r0
 8000a00:	4313      	orrs	r3, r2
 8000a02:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a04:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <HAL_RCC_OscConfig+0x40c>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8000a0a:	f7ff fc75 	bl	80002f8 <HAL_GetTick>
 8000a0e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a10:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000a18:	d10e      	bne.n	8000a38 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a1a:	f7ff fc6d 	bl	80002f8 <HAL_GetTick>
 8000a1e:	1b00      	subs	r0, r0, r4
 8000a20:	2802      	cmp	r0, #2
 8000a22:	d9f5      	bls.n	8000a10 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8000a24:	2003      	movs	r0, #3
 8000a26:	e022      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000a28:	4a15      	ldr	r2, [pc, #84]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000a2a:	6853      	ldr	r3, [r2, #4]
 8000a2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000a30:	68a1      	ldr	r1, [r4, #8]
 8000a32:	430b      	orrs	r3, r1
 8000a34:	6053      	str	r3, [r2, #4]
 8000a36:	e7dc      	b.n	80009f2 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8000a38:	2000      	movs	r0, #0
 8000a3a:	e018      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	e016      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d016      	beq.n	8000a72 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8000a44:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <HAL_RCC_OscConfig+0x408>)
 8000a46:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a48:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8000a4c:	6a22      	ldr	r2, [r4, #32]
 8000a4e:	4291      	cmp	r1, r2
 8000a50:	d111      	bne.n	8000a76 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000a52:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8000a56:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d10e      	bne.n	8000a7a <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	e006      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8000a60:	2001      	movs	r0, #1
}
 8000a62:	4770      	bx	lr
        return HAL_ERROR;
 8000a64:	2001      	movs	r0, #1
 8000a66:	e002      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8000a68:	2001      	movs	r0, #1
 8000a6a:	e000      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8000a6c:	2000      	movs	r0, #0
}
 8000a6e:	b002      	add	sp, #8
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000a72:	2001      	movs	r0, #1
 8000a74:	e7fb      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8000a76:	2001      	movs	r0, #1
 8000a78:	e7f9      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	e7f7      	b.n	8000a6e <HAL_RCC_OscConfig+0x3f6>
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000
 8000a84:	42420000 	.word	0x42420000

08000a88 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <HAL_RCC_GetSysClockFreq+0x40>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a8c:	f003 020c 	and.w	r2, r3, #12
 8000a90:	2a08      	cmp	r2, #8
 8000a92:	d001      	beq.n	8000a98 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8000a94:	480d      	ldr	r0, [pc, #52]	@ (8000acc <HAL_RCC_GetSysClockFreq+0x44>)
}
 8000a96:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a98:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000a9c:	490c      	ldr	r1, [pc, #48]	@ (8000ad0 <HAL_RCC_GetSysClockFreq+0x48>)
 8000a9e:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000aa0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000aa4:	d00b      	beq.n	8000abe <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <HAL_RCC_GetSysClockFreq+0x40>)
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000aae:	4a09      	ldr	r2, [pc, #36]	@ (8000ad4 <HAL_RCC_GetSysClockFreq+0x4c>)
 8000ab0:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ab2:	4a06      	ldr	r2, [pc, #24]	@ (8000acc <HAL_RCC_GetSysClockFreq+0x44>)
 8000ab4:	fb02 f000 	mul.w	r0, r2, r0
 8000ab8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000abc:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000abe:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <HAL_RCC_GetSysClockFreq+0x50>)
 8000ac0:	fb03 f000 	mul.w	r0, r3, r0
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	007a1200 	.word	0x007a1200
 8000ad0:	08000d24 	.word	0x08000d24
 8000ad4:	08000d20 	.word	0x08000d20
 8000ad8:	003d0900 	.word	0x003d0900

08000adc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8000adc:	2800      	cmp	r0, #0
 8000ade:	f000 80a0 	beq.w	8000c22 <HAL_RCC_ClockConfig+0x146>
{
 8000ae2:	b570      	push	{r4, r5, r6, lr}
 8000ae4:	460d      	mov	r5, r1
 8000ae6:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ae8:	4b52      	ldr	r3, [pc, #328]	@ (8000c34 <HAL_RCC_ClockConfig+0x158>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	428b      	cmp	r3, r1
 8000af2:	d20b      	bcs.n	8000b0c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000af4:	4a4f      	ldr	r2, [pc, #316]	@ (8000c34 <HAL_RCC_ClockConfig+0x158>)
 8000af6:	6813      	ldr	r3, [r2, #0]
 8000af8:	f023 0307 	bic.w	r3, r3, #7
 8000afc:	430b      	orrs	r3, r1
 8000afe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b00:	6813      	ldr	r3, [r2, #0]
 8000b02:	f003 0307 	and.w	r3, r3, #7
 8000b06:	428b      	cmp	r3, r1
 8000b08:	f040 808d 	bne.w	8000c26 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	f013 0f02 	tst.w	r3, #2
 8000b12:	d017      	beq.n	8000b44 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b14:	f013 0f04 	tst.w	r3, #4
 8000b18:	d004      	beq.n	8000b24 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b1a:	4a47      	ldr	r2, [pc, #284]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b1c:	6853      	ldr	r3, [r2, #4]
 8000b1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000b22:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b24:	6823      	ldr	r3, [r4, #0]
 8000b26:	f013 0f08 	tst.w	r3, #8
 8000b2a:	d004      	beq.n	8000b36 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b2c:	4a42      	ldr	r2, [pc, #264]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b2e:	6853      	ldr	r3, [r2, #4]
 8000b30:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000b34:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b36:	4a40      	ldr	r2, [pc, #256]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b38:	6853      	ldr	r3, [r2, #4]
 8000b3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000b3e:	68a1      	ldr	r1, [r4, #8]
 8000b40:	430b      	orrs	r3, r1
 8000b42:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b44:	6823      	ldr	r3, [r4, #0]
 8000b46:	f013 0f01 	tst.w	r3, #1
 8000b4a:	d031      	beq.n	8000bb0 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b4c:	6863      	ldr	r3, [r4, #4]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d020      	beq.n	8000b94 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b52:	2b02      	cmp	r3, #2
 8000b54:	d025      	beq.n	8000ba2 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b56:	4a38      	ldr	r2, [pc, #224]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b58:	6812      	ldr	r2, [r2, #0]
 8000b5a:	f012 0f02 	tst.w	r2, #2
 8000b5e:	d064      	beq.n	8000c2a <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b60:	4935      	ldr	r1, [pc, #212]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b62:	684a      	ldr	r2, [r1, #4]
 8000b64:	f022 0203 	bic.w	r2, r2, #3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8000b6c:	f7ff fbc4 	bl	80002f8 <HAL_GetTick>
 8000b70:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b72:	4b31      	ldr	r3, [pc, #196]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f003 030c 	and.w	r3, r3, #12
 8000b7a:	6862      	ldr	r2, [r4, #4]
 8000b7c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000b80:	d016      	beq.n	8000bb0 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b82:	f7ff fbb9 	bl	80002f8 <HAL_GetTick>
 8000b86:	1b80      	subs	r0, r0, r6
 8000b88:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b8c:	4298      	cmp	r0, r3
 8000b8e:	d9f0      	bls.n	8000b72 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8000b90:	2003      	movs	r0, #3
 8000b92:	e045      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b94:	4a28      	ldr	r2, [pc, #160]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000b96:	6812      	ldr	r2, [r2, #0]
 8000b98:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8000b9c:	d1e0      	bne.n	8000b60 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	e03e      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba2:	4a25      	ldr	r2, [pc, #148]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000ba4:	6812      	ldr	r2, [r2, #0]
 8000ba6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8000baa:	d1d9      	bne.n	8000b60 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8000bac:	2001      	movs	r0, #1
 8000bae:	e037      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000bb0:	4b20      	ldr	r3, [pc, #128]	@ (8000c34 <HAL_RCC_ClockConfig+0x158>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0307 	and.w	r3, r3, #7
 8000bb8:	42ab      	cmp	r3, r5
 8000bba:	d90a      	bls.n	8000bd2 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000c34 <HAL_RCC_ClockConfig+0x158>)
 8000bbe:	6813      	ldr	r3, [r2, #0]
 8000bc0:	f023 0307 	bic.w	r3, r3, #7
 8000bc4:	432b      	orrs	r3, r5
 8000bc6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bc8:	6813      	ldr	r3, [r2, #0]
 8000bca:	f003 0307 	and.w	r3, r3, #7
 8000bce:	42ab      	cmp	r3, r5
 8000bd0:	d12d      	bne.n	8000c2e <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bd2:	6823      	ldr	r3, [r4, #0]
 8000bd4:	f013 0f04 	tst.w	r3, #4
 8000bd8:	d006      	beq.n	8000be8 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bda:	4a17      	ldr	r2, [pc, #92]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000bdc:	6853      	ldr	r3, [r2, #4]
 8000bde:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000be2:	68e1      	ldr	r1, [r4, #12]
 8000be4:	430b      	orrs	r3, r1
 8000be6:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	f013 0f08 	tst.w	r3, #8
 8000bee:	d007      	beq.n	8000c00 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000bf0:	4a11      	ldr	r2, [pc, #68]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000bf2:	6853      	ldr	r3, [r2, #4]
 8000bf4:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8000bf8:	6921      	ldr	r1, [r4, #16]
 8000bfa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000bfe:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000c00:	f7ff ff42 	bl	8000a88 <HAL_RCC_GetSysClockFreq>
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_RCC_ClockConfig+0x15c>)
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c3c <HAL_RCC_ClockConfig+0x160>)
 8000c0e:	5cd3      	ldrb	r3, [r2, r3]
 8000c10:	40d8      	lsrs	r0, r3
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <HAL_RCC_ClockConfig+0x164>)
 8000c14:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000c16:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <HAL_RCC_ClockConfig+0x168>)
 8000c18:	6818      	ldr	r0, [r3, #0]
 8000c1a:	f7ff fb29 	bl	8000270 <HAL_InitTick>
  return HAL_OK;
 8000c1e:	2000      	movs	r0, #0
}
 8000c20:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000c22:	2001      	movs	r0, #1
}
 8000c24:	4770      	bx	lr
    return HAL_ERROR;
 8000c26:	2001      	movs	r0, #1
 8000c28:	e7fa      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	e7f8      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8000c2e:	2001      	movs	r0, #1
 8000c30:	e7f6      	b.n	8000c20 <HAL_RCC_ClockConfig+0x144>
 8000c32:	bf00      	nop
 8000c34:	40022000 	.word	0x40022000
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	08000d34 	.word	0x08000d34
 8000c40:	20000008 	.word	0x20000008
 8000c44:	20000004 	.word	0x20000004

08000c48 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c48:	e7fe      	b.n	8000c48 <NMI_Handler>

08000c4a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <HardFault_Handler>

08000c4c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <MemManage_Handler>

08000c4e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <BusFault_Handler>

08000c50 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <UsageFault_Handler>

08000c52 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c52:	4770      	bx	lr

08000c54 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c54:	4770      	bx	lr

08000c56 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c56:	4770      	bx	lr

08000c58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f7ff fb41 	bl	80002e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bd08      	pop	{r3, pc}

08000c60 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c60:	4770      	bx	lr
	...

08000c64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c64:	f7ff fffc 	bl	8000c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c68:	480b      	ldr	r0, [pc, #44]	@ (8000c98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c6a:	490c      	ldr	r1, [pc, #48]	@ (8000c9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ca0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a09      	ldr	r2, [pc, #36]	@ (8000ca4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c80:	4c09      	ldr	r4, [pc, #36]	@ (8000ca8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f000 f817 	bl	8000cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c92:	f7ff facf 	bl	8000234 <main>
  bx lr
 8000c96:	4770      	bx	lr
  ldr r0, =_sdata
 8000c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c9c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ca0:	08000d4c 	.word	0x08000d4c
  ldr r2, =_sbss
 8000ca4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ca8:	2000002c 	.word	0x2000002c

08000cac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cac:	e7fe      	b.n	8000cac <ADC1_2_IRQHandler>

08000cae <memset>:
 8000cae:	4603      	mov	r3, r0
 8000cb0:	4402      	add	r2, r0
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d100      	bne.n	8000cb8 <memset+0xa>
 8000cb6:	4770      	bx	lr
 8000cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8000cbc:	e7f9      	b.n	8000cb2 <memset+0x4>
	...

08000cc0 <__libc_init_array>:
 8000cc0:	b570      	push	{r4, r5, r6, lr}
 8000cc2:	2600      	movs	r6, #0
 8000cc4:	4d0c      	ldr	r5, [pc, #48]	@ (8000cf8 <__libc_init_array+0x38>)
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <__libc_init_array+0x3c>)
 8000cc8:	1b5b      	subs	r3, r3, r5
 8000cca:	109c      	asrs	r4, r3, #2
 8000ccc:	42a6      	cmp	r6, r4
 8000cce:	d109      	bne.n	8000ce4 <__libc_init_array+0x24>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	f000 f819 	bl	8000d08 <_init>
 8000cd6:	4d0a      	ldr	r5, [pc, #40]	@ (8000d00 <__libc_init_array+0x40>)
 8000cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <__libc_init_array+0x44>)
 8000cda:	1b5b      	subs	r3, r3, r5
 8000cdc:	109c      	asrs	r4, r3, #2
 8000cde:	42a6      	cmp	r6, r4
 8000ce0:	d105      	bne.n	8000cee <__libc_init_array+0x2e>
 8000ce2:	bd70      	pop	{r4, r5, r6, pc}
 8000ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ce8:	4798      	blx	r3
 8000cea:	3601      	adds	r6, #1
 8000cec:	e7ee      	b.n	8000ccc <__libc_init_array+0xc>
 8000cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cf2:	4798      	blx	r3
 8000cf4:	3601      	adds	r6, #1
 8000cf6:	e7f2      	b.n	8000cde <__libc_init_array+0x1e>
 8000cf8:	08000d44 	.word	0x08000d44
 8000cfc:	08000d44 	.word	0x08000d44
 8000d00:	08000d44 	.word	0x08000d44
 8000d04:	08000d48 	.word	0x08000d48

08000d08 <_init>:
 8000d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d0a:	bf00      	nop
 8000d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d0e:	bc08      	pop	{r3}
 8000d10:	469e      	mov	lr, r3
 8000d12:	4770      	bx	lr

08000d14 <_fini>:
 8000d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d16:	bf00      	nop
 8000d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d1a:	bc08      	pop	{r3}
 8000d1c:	469e      	mov	lr, r3
 8000d1e:	4770      	bx	lr
