// Seed: 1208918642
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = (1);
  always @(posedge ~1 or 1) begin
    assume (1'b0);
  end
  assign id_3 = 1;
  type_0 id_4 (
      .id_0(id_0),
      .id_1(),
      .id_2(1 == 1 / id_3),
      .id_3(id_2 - 1),
      .id_4(1),
      .id_5(id_0)
  );
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = 1;
  assign id_6 = 1;
  logic id_9 = 1;
endmodule
