# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 22:55:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ALU.sv 
# -- Compiling module ALU_Module
# 
# Top level modules:
# 	ALU_Module
# End time: 22:55:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SEXT.sv 
# -- Compiling module SEXT5
# -- Compiling module SEXT6
# -- Compiling module SEXT9
# -- Compiling module SEXT11
# 
# Top level modules:
# 	SEXT5
# 	SEXT6
# 	SEXT9
# 	SEXT11
# End time: 22:55:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:55:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/reg_16.sv 
# -- Compiling module reg_16
# -- Compiling module reg_10
# -- Compiling module reg_3
# -- Compiling module reg_1
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_16
# 	reg_10
# 	reg_3
# 	reg_1
# 	reg_file
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mux.sv 
# -- Compiling module Mux2
# -- Compiling module Mux2_3
# -- Compiling module Mux4
# -- Compiling module Mux_bus
# 
# Top level modules:
# 	Mux2
# 	Mux2_3
# 	Mux4
# 	Mux_bus
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:55:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:55:42 on Mar 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code {C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code" C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:55:42 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:55:42 on Mar 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.Mux4
# Loading work.Mux2
# Loading work.Mux_bus
# Loading work.reg_16
# Loading work.reg_file
# Loading work.SEXT11
# Loading work.SEXT9
# Loading work.SEXT6
# Loading work.SEXT5
# Loading work.Mux2_3
# Loading work.ALU_Module
# Loading work.NZP
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Miscallaneous/lab5code/datapath.sv(16): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Miscallaneous/lab5code/Mux.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/d0/PC_mux File: C:/Miscallaneous/lab5code/Mux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ayanj  Hostname: DESKTOP-QRKJ3Q8  ProcessID: 5580
#           Attempting to use alternate WLF file "./wlftxr6mer".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxr6mer
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ALU.sv 
# -- Compiling module ALU_Module
# 
# Top level modules:
# 	ALU_Module
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SEXT.sv 
# -- Compiling module SEXT5
# -- Compiling module SEXT6
# -- Compiling module SEXT9
# -- Compiling module SEXT11
# 
# Top level modules:
# 	SEXT5
# 	SEXT6
# 	SEXT9
# 	SEXT11
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/reg_16.sv 
# -- Compiling module reg_16
# -- Compiling module reg_10
# -- Compiling module reg_3
# -- Compiling module reg_1
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_16
# 	reg_10
# 	reg_3
# 	reg_1
# 	reg_file
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mux.sv 
# -- Compiling module Mux2
# -- Compiling module Mux2_3
# -- Compiling module Mux4
# -- Compiling module Mux_bus
# 
# Top level modules:
# 	Mux2
# 	Mux2_3
# 	Mux4
# 	Mux_bus
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:44 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:59:44 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code {C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:45 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code" C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv(239): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 22:59:45 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:59:46 on Mar 20,2023, Elapsed time: 0:04:04
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:59:46 on Mar 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.Mux4
# Loading work.Mux2
# Loading work.Mux_bus
# Loading work.reg_16
# Loading work.reg_file
# Loading work.SEXT11
# Loading work.SEXT9
# Loading work.SEXT6
# Loading work.SEXT5
# Loading work.Mux2_3
# Loading work.ALU_Module
# Loading work.NZP
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Miscallaneous/lab5code/datapath.sv(16): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Miscallaneous/lab5code/Mux.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/d0/PC_mux File: C:/Miscallaneous/lab5code/Mux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ayanj  Hostname: DESKTOP-QRKJ3Q8  ProcessID: 5580
#           Attempting to use alternate WLF file "./wlftbxeebv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbxeebv
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ALU.sv 
# -- Compiling module ALU_Module
# 
# Top level modules:
# 	ALU_Module
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SEXT.sv 
# -- Compiling module SEXT5
# -- Compiling module SEXT6
# -- Compiling module SEXT9
# -- Compiling module SEXT11
# 
# Top level modules:
# 	SEXT5
# 	SEXT6
# 	SEXT9
# 	SEXT11
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/reg_16.sv 
# -- Compiling module reg_16
# -- Compiling module reg_10
# -- Compiling module reg_3
# -- Compiling module reg_1
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_16
# 	reg_10
# 	reg_3
# 	reg_1
# 	reg_file
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mux.sv 
# -- Compiling module Mux2
# -- Compiling module Mux2_3
# -- Compiling module Mux4
# -- Compiling module Mux_bus
# 
# Top level modules:
# 	Mux2
# 	Mux2_3
# 	Mux4
# 	Mux_bus
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:37 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:02:37 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code {C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:38 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code" C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv(239): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 23:02:38 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:02:40 on Mar 20,2023, Elapsed time: 0:02:54
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:02:40 on Mar 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.Mux4
# Loading work.Mux2
# Loading work.Mux_bus
# Loading work.reg_16
# Loading work.reg_file
# Loading work.SEXT11
# Loading work.SEXT9
# Loading work.SEXT6
# Loading work.SEXT5
# Loading work.Mux2_3
# Loading work.ALU_Module
# Loading work.NZP
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Miscallaneous/lab5code/datapath.sv(16): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Miscallaneous/lab5code/Mux.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/d0/PC_mux File: C:/Miscallaneous/lab5code/Mux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ayanj  Hostname: DESKTOP-QRKJ3Q8  ProcessID: 5580
#           Attempting to use alternate WLF file "./wlfti0610x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti0610x
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
run
run -continue
run -all
do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:39 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 23:07:39 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:39 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ALU.sv 
# -- Compiling module ALU_Module
# 
# Top level modules:
# 	ALU_Module
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SEXT.sv 
# -- Compiling module SEXT5
# -- Compiling module SEXT6
# -- Compiling module SEXT9
# -- Compiling module SEXT11
# 
# Top level modules:
# 	SEXT5
# 	SEXT6
# 	SEXT9
# 	SEXT11
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/reg_16.sv 
# -- Compiling module reg_16
# -- Compiling module reg_10
# -- Compiling module reg_3
# -- Compiling module reg_1
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_16
# 	reg_10
# 	reg_3
# 	reg_1
# 	reg_file
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mux.sv 
# -- Compiling module Mux2
# -- Compiling module Mux2_3
# -- Compiling module Mux4
# -- Compiling module Mux_bus
# 
# Top level modules:
# 	Mux2
# 	Mux2_3
# 	Mux4
# 	Mux_bus
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:07:40 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:07:41 on Mar 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:07:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:07:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab5code {C:/Miscallaneous/lab5code/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab5code" C:/Miscallaneous/lab5code/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:07:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code {C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code" C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/ayanj/Projects/SimpleComputerSLC3.2/../../../../Miscallaneous/lab5code/testbench.sv(259): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 23:07:41 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:07:42 on Mar 20,2023, Elapsed time: 0:05:02
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:07:42 on Mar 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.Mux4
# Loading work.Mux2
# Loading work.Mux_bus
# Loading work.reg_16
# Loading work.reg_file
# Loading work.SEXT11
# Loading work.SEXT9
# Loading work.SEXT6
# Loading work.SEXT5
# Loading work.Mux2_3
# Loading work.ALU_Module
# Loading work.NZP
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Miscallaneous/lab5code/datapath.sv(16): [PCDPC] - Port size (16) does not match connection size (32) for port 'A'. The port definition is at: C:/Miscallaneous/lab5code/Mux.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/d0/PC_mux File: C:/Miscallaneous/lab5code/Mux.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ayanj  Hostname: DESKTOP-QRKJ3Q8  ProcessID: 5580
#           Attempting to use alternate WLF file "./wlftk30vf5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk30vf5
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
run -continue
# Break key hit
run -all
# End time: 23:15:18 on Mar 20,2023, Elapsed time: 0:07:36
# Errors: 0, Warnings: 3
