
---------- Begin Simulation Statistics ----------
final_tick                                72004191500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699288                       # Number of bytes of host memory used
host_op_rate                                   524919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   208.47                       # Real time elapsed on the host
host_tick_rate                              345387088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072004                       # Number of seconds simulated
sim_ticks                                 72004191500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.128184                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8683700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9853488                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142361                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16257475                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          433957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           133927                       # Number of indirect misses.
system.cpu.branchPred.lookups                20319454                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050569                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.440084                       # CPI: cycles per instruction
system.cpu.discardedOps                        628462                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48496948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17019199                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9788728                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22355992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.694404                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        144008383                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       121652391                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        81411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       692793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1309                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16967                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        81074                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16967                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       377799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 377799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3668288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3668288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            148194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  148194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              148194                       # Request fanout histogram
system.membus.respLayer1.occupancy          343902500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           338982500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            566814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       536122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           131229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          131229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        537281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29534                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1610683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       478193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2088876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17174432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4983536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22157968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           82669                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1297184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           780713                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001706                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 779385     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1324      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             780713                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1038831500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         160764497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         537280499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               535979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13867                       # number of demand (read+write) hits
system.l2.demand_hits::total                   549846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              535979                       # number of overall hits
system.l2.overall_hits::.cpu.data               13867                       # number of overall hits
system.l2.overall_hits::total                  549846                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             146896                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1302                       # number of overall misses
system.l2.overall_misses::.cpu.data            146896                       # number of overall misses
system.l2.overall_misses::total                148198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11461819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11558725000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96906000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11461819000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11558725000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           537281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           160763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               698044                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          537281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          160763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              698044                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.913743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.913743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78026.760429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77995.148383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78026.760429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77995.148383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               81074                       # number of writebacks
system.l2.writebacks::total                     81074                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        146893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       146893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9992679000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10076509500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9992679000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10076509500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.913724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.913724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64435.434281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68026.924360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67995.394550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64435.434281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68026.924360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67995.394550                       # average overall mshr miss latency
system.l2.replacements                          82669                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       150708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           150708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       150708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       150708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       536115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           536115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       536115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       536115                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10220504000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10220504000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        131229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77884.154938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77884.154938                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8908234000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8908234000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67884.154938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67884.154938                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         535979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             535979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       537281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         537281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74428.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74428.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64435.434281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64435.434281                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1241315000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1241315000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.530541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79221.073457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79221.073457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1084445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1084445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.530439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69222.839270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69222.839270                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 60845.412642                       # Cycle average of tags in use
system.l2.tags.total_refs                     1390763                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148205                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.384049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.147129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       234.115812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     60605.149701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.924761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.928427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        51856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11274749                       # Number of tag accesses
system.l2.tags.data_accesses                 11274749                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2350288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2371104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1297184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1297184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          146893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              148194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        81074                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81074                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            289094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32640989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32930083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       289094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           289094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18015396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18015396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18015396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           289094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32640989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50945479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    146892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002753420750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2802                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2802                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              394390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81074                       # Number of write requests accepted
system.mem_ctrls.readBursts                    148194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30535                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1219947750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  740965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3998566500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8232.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26982.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41819                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                148194                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                81074                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    424.984126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.357017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.617157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6199     20.72%     20.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4474     14.95%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2771      9.26%     44.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2053      6.86%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2690      8.99%     60.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7579     25.33%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1506      5.03%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          756      2.53%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1895      6.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.881870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.064334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1052.382611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2801     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.010552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              261      9.31%      9.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1943     69.34%     78.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              597     21.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2802                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9484352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3232832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2371104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1297184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       131.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72003514000                       # Total gap between requests
system.mem_ctrls.avgGap                     314058.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2350272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       808208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 289094.281407215050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32640766.475379426032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11224457.676189588383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       146893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        81074                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30668250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3967898250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1497898103250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23572.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27012.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18475690.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            105736260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             56200155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           531458760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          131768460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5683576080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19305539190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11392313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37206592665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.728150                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29401701000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2404220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40198270500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            107921100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57357630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           526639260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          131909400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5683576080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19084190520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11578712640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37170306630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.224207                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29888613500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2404220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39711358000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     36399006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36399006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36399006                       # number of overall hits
system.cpu.icache.overall_hits::total        36399006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       537281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         537281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       537281                       # number of overall misses
system.cpu.icache.overall_misses::total        537281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7067885000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7067885000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7067885000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7067885000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36936287                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36936287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36936287                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36936287                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13154.913351                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13154.913351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13154.913351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13154.913351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       536122                       # number of writebacks
system.cpu.icache.writebacks::total            536122                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       537281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       537281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       537281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       537281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6530605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6530605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6530605000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6530605000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12154.915212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12154.915212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12154.915212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12154.915212                       # average overall mshr miss latency
system.cpu.icache.replacements                 536122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     36399006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36399006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       537281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        537281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7067885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7067885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36936287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36936287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13154.913351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13154.913351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       537281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       537281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6530605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6530605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12154.915212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12154.915212                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1153.304795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36936286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            537280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.746810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1153.304795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.563137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.563137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1134                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.565430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          74409854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         74409854                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36019754                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36019754                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36023076                       # number of overall hits
system.cpu.dcache.overall_hits::total        36023076                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       166907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       166946                       # number of overall misses
system.cpu.dcache.overall_misses::total        166946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12470509000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12470509000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12470509000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12470509000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36186661                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36186661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36190022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36190022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74715.314516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74715.314516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74697.860386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74697.860386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       150708                       # number of writebacks
system.cpu.dcache.writebacks::total            150708                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6186                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       160721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       160721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       160760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       160760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11846810500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11846810500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11849253000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11849253000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73710.408099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73710.408099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73707.719582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73707.719582                       # average overall mshr miss latency
system.cpu.dcache.replacements                 156667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21768771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21768771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1459381500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1459381500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21798269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21798269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49473.913486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49473.913486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1429430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1429430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48468.398210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48468.398210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14250983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14250983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11011127500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11011127500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14388392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14388392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80133.961385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80133.961385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10417380500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10417380500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79383.219410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79383.219410                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 62628.205128                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62628.205128                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       231000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       231000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4073.003426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36362000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            160763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.183886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4073.003426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72897135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72897135                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  72004191500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
