--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
leon3mp.twr -v 30 -l 30 leon3mp_routed.ncd leon3mp.pcf

Design file:              leon3mp_routed.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk_33 associated with OFFSET = OUT 20 ns AFTER 
   COMP "clk_33"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP "clk_33"; 
   ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk33" PERIOD = 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 255 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.129ns.
--------------------------------------------------------------------------------
Slack:                  27.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.031 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.039ns logic, 0.992ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  27.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.031 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.039ns logic, 0.992ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  27.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.031 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.039ns logic, 0.992ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  27.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.031 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.039ns logic, 0.992ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  27.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.039ns logic, 0.983ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  27.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.039ns logic, 0.983ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  27.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.039ns logic, 0.983ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  27.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.039ns logic, 0.983ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  28.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.033 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y108.SR     net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y108.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.039ns logic, 0.854ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  28.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_12 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.033 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y108.SR     net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y108.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.039ns logic, 0.854ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  28.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_3
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.918ns logic, 0.957ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  28.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_2
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.918ns logic, 0.957ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  28.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_1
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.918ns logic, 0.957ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  28.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_0
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.918ns logic, 0.957ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  28.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (1.046ns logic, 0.814ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  28.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (1.046ns logic, 0.814ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  28.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (1.046ns logic, 0.814ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  28.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.087 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (1.046ns logic, 0.814ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  28.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (1.046ns logic, 0.805ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  28.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (1.046ns logic, 0.805ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  28.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (1.046ns logic, 0.805ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  28.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X84Y108.A5     net (fanout=2)        0.313   reset_block.lockTimeoutB[13]
    SLICE_X84Y108.AMUX   Tilo                  0.196   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (1.046ns logic, 0.805ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  28.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_10
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.039ns logic, 0.736ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  28.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_11
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.039ns logic, 0.736ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  28.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_9
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.039ns logic, 0.736ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  28.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_8 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.032 - 1.094)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.AMUX   Tilo                  0.189   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_8
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.039ns logic, 0.736ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  28.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_8 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_8
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.918ns logic, 0.866ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  28.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_11
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.918ns logic, 0.866ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  28.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_9
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.918ns logic, 0.866ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  28.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y108.AQ     Tcko                  0.337   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X84Y108.A3     net (fanout=6)        0.491   reset_block.lockTimeoutA[12]
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_10
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.918ns logic, 0.866ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk33" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.571ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk33_BUFG/I0
  Logical resource: clk33_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk33
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X85Y105.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X85Y106.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X85Y107.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X85Y107.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X85Y107.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_9/CK
  Location pin: SLICE_X85Y107.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_9/CK
  Location pin: SLICE_X85Y107.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack:                  3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (1.546 - 1.629)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    SLICE_X84Y149.AX     net (fanout=1)        1.211   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
    SLICE_X84Y149.CLK    Tdick                 0.015   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.352ns logic, 1.211ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (1.537 - 1.618)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    SLICE_X71Y126.AX     net (fanout=1)        1.149   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
    SLICE_X71Y126.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.371ns logic, 1.149ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    SLICE_X71Y103.BX     net (fanout=1)        0.662   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[4]
    SLICE_X71Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.371ns logic, 0.662ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  4.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y149.BQ     Tcko                  0.381   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    SLICE_X84Y149.CX     net (fanout=1)        0.568   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[13]
    SLICE_X84Y149.CLK    Tdick                 0.015   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.396ns logic, 0.568ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    SLICE_X71Y103.CX     net (fanout=1)        0.544   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[5]
    SLICE_X71Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.371ns logic, 0.544ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  4.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y103.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    SLICE_X70Y103.DX     net (fanout=1)        0.489   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[2]
    SLICE_X70Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.371ns logic, 0.489ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  4.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y149.AQ     Tcko                  0.381   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    SLICE_X84Y149.BX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[12]
    SLICE_X84Y149.CLK    Tdick                 0.015   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.396ns logic, 0.370ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  4.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.084 - 0.103)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y103.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X71Y103.AX     net (fanout=1)        0.374   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
    SLICE_X71Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.371ns logic, 0.374ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  4.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y103.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    SLICE_X70Y103.CX     net (fanout=1)        0.372   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[1]
    SLICE_X70Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.371ns logic, 0.372ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    SLICE_X71Y103.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[6]
    SLICE_X71Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y103.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0
    SLICE_X70Y103.BX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[0]
    SLICE_X70Y103.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    SLICE_X71Y126.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[10]
    SLICE_X71Y126.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    SLICE_X71Y126.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[9]
    SLICE_X71Y126.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    SLICE_X71Y126.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[8]
    SLICE_X71Y126.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate3/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate3/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y8.CLKOUT2
  Clock network: ddr3ctrl/clk_rd_base
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ddr3ctrl/u_iodelay_ctrl/clk_ref_ibufg
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y8.CLKFBOUT
  Clock network: ddr3ctrl/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y8.CLKOUT1
  Clock network: ddr3ctrl/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/SR
  Location pin: SLICE_X70Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1/SR
  Location pin: SLICE_X70Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2/SR
  Location pin: SLICE_X70Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3/SR
  Location pin: SLICE_X70Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4/SR
  Location pin: SLICE_X71Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5/SR
  Location pin: SLICE_X71Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6/SR
  Location pin: SLICE_X71Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7/SR
  Location pin: SLICE_X71Y103.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/SR
  Location pin: SLICE_X71Y126.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9/SR
  Location pin: SLICE_X71Y126.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10/SR
  Location pin: SLICE_X71Y126.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11/SR
  Location pin: SLICE_X71Y126.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/SR
  Location pin: SLICE_X84Y149.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13/SR
  Location pin: SLICE_X84Y149.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14/SR
  Location pin: SLICE_X84Y149.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/CK
  Location pin: SLICE_X70Y103.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/CK
  Location pin: SLICE_X70Y103.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/CK
  Location pin: SLICE_X70Y103.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1/CK
  Location pin: SLICE_X70Y103.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8379 paths analyzed, 5348 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.593ns.
--------------------------------------------------------------------------------
Slack:                  0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.862 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y128.A3     net (fanout=2)        2.325   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[1]
    SLICE_X91Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X92Y118.C5     net (fanout=2)        0.996   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X92Y118.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X92Y118.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X92Y118.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.911ns logic, 3.663ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.862 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y128.A3     net (fanout=2)        2.325   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[1]
    SLICE_X91Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X92Y118.A5     net (fanout=2)        0.883   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X92Y118.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X92Y118.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X92Y118.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.911ns logic, 3.548ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.872 - 0.843)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y142.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
    SLICE_X93Y125.D5     net (fanout=2)        2.237   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q[0]
    SLICE_X93Y125.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X96Y115.A6     net (fanout=1)        0.951   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X96Y115.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X96Y115.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X96Y115.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (0.911ns logic, 3.528ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.870 - 0.841)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X93Y122.D6     net (fanout=2)        2.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[2]
    SLICE_X93Y122.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X96Y111.C4     net (fanout=3)        0.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_mux[2]
    SLICE_X96Y111.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X96Y111.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X96Y111.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.911ns logic, 3.524ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.604 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y154.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq
    SLICE_X88Y143.D4     net (fanout=2)        1.162   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/iserdes_q[0]
    SLICE_X88Y143.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X90Y128.A4     net (fanout=1)        1.849   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X90Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[17]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X90Y128.B3     net (fanout=1)        0.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X90Y128.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[17]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (0.953ns logic, 3.357ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.869 - 0.841)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X93Y122.D6     net (fanout=2)        2.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[2]
    SLICE_X93Y122.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X96Y110.A4     net (fanout=3)        0.885   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_mux[2]
    SLICE_X96Y110.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X96Y110.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X96Y110.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.911ns logic, 3.423ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.870 - 0.841)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X93Y122.D6     net (fanout=2)        2.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[2]
    SLICE_X93Y122.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X96Y111.A4     net (fanout=3)        0.879   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_mux[2]
    SLICE_X96Y111.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X96Y111.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X96Y111.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.911ns logic, 3.417ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y155.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq
    SLICE_X88Y146.A4     net (fanout=2)        1.407   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q[5]
    SLICE_X88Y146.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X88Y130.A1     net (fanout=2)        1.492   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X88Y130.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[16]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X88Y130.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X88Y130.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[16]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (0.911ns logic, 3.239ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.821 - 0.851)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X91Y121.A1     net (fanout=3)        1.687   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[3]
    SLICE_X91Y121.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X90Y109.C1     net (fanout=2)        1.161   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X90Y109.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X90Y109.D3     net (fanout=1)        0.345   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X90Y109.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.953ns logic, 3.193ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.600 - 0.666)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y151.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq
    SLICE_X88Y142.B2     net (fanout=2)        1.102   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/iserdes_q[4]
    SLICE_X88Y142.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X90Y132.A1     net (fanout=2)        1.696   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X90Y132.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[20]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X90Y132.B3     net (fanout=1)        0.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X90Y132.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[20]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.953ns logic, 3.144ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.862 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y128.A3     net (fanout=2)        2.325   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[1]
    SLICE_X91Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X92Y118.C5     net (fanout=2)        0.996   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X92Y118.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.845ns logic, 3.321ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.600 - 0.666)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y151.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_iserdes_dq
    SLICE_X88Y142.B2     net (fanout=2)        1.102   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/iserdes_q[4]
    SLICE_X88Y142.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X91Y132.C2     net (fanout=2)        1.692   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X91Y132.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[20]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X91Y132.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X91Y132.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[20]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.953ns logic, 3.127ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.605 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y154.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_iserdes_dq
    SLICE_X88Y139.A6     net (fanout=2)        1.174   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/iserdes_q[2]
    SLICE_X88Y139.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X90Y127.A3     net (fanout=3)        1.567   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/iserdes_q_mux[2]
    SLICE_X90Y127.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[17]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X90Y127.B3     net (fanout=1)        0.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X90Y127.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[17]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.953ns logic, 3.087ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.869 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X92Y128.B2     net (fanout=2)        1.939   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[2]
    SLICE_X92Y128.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X95Y118.A3     net (fanout=3)        0.895   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_mux[2]
    SLICE_X95Y118.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X95Y118.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X95Y118.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.953ns logic, 3.169ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.857 - 0.839)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
    SLICE_X92Y125.C6     net (fanout=2)        1.411   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q[5]
    SLICE_X92Y125.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X93Y108.A4     net (fanout=2)        1.378   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X93Y108.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X93Y108.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X93Y108.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (0.953ns logic, 3.124ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.596 - 0.669)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y157.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_iserdes_dq
    SLICE_X90Y139.B5     net (fanout=2)        1.826   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/iserdes_q[4]
    SLICE_X90Y139.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X89Y135.C2     net (fanout=2)        0.870   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X89Y135.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X89Y135.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X89Y135.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.953ns logic, 3.029ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.866 - 0.839)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
    SLICE_X91Y125.D6     net (fanout=2)        1.444   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q[1]
    SLICE_X91Y125.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X96Y107.C6     net (fanout=2)        1.376   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X96Y107.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X96Y107.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X96Y107.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (0.911ns logic, 3.162ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.869 - 0.849)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X92Y126.A5     net (fanout=2)        1.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[2]
    SLICE_X92Y126.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X94Y117.C6     net (fanout=3)        0.783   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_mux[2]
    SLICE_X94Y117.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X94Y117.D3     net (fanout=1)        0.345   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X94Y117.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.953ns logic, 3.112ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.862 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y128.A1     net (fanout=3)        1.806   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[3]
    SLICE_X91Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X92Y118.C5     net (fanout=2)        0.996   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X92Y118.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X92Y118.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X92Y118.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.911ns logic, 3.144ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.862 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y128.A3     net (fanout=2)        2.325   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[1]
    SLICE_X91Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X92Y118.A5     net (fanout=2)        0.883   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X92Y118.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[10]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_rd_bitslip/slip_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.845ns logic, 3.208ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.853 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y123.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
    SLICE_X90Y113.D2     net (fanout=2)        1.741   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q[5]
    SLICE_X90Y113.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X92Y104.A4     net (fanout=2)        1.035   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X92Y104.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X92Y104.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X92Y104.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (0.911ns logic, 3.116ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.858 - 0.851)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X90Y118.A4     net (fanout=2)        1.395   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[4]
    SLICE_X90Y118.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X93Y109.C1     net (fanout=2)        1.355   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X93Y109.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X93Y109.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X93Y109.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.953ns logic, 3.083ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.869 - 0.849)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X90Y129.C5     net (fanout=3)        1.524   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[3]
    SLICE_X90Y129.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X94Y116.A3     net (fanout=2)        1.249   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X94Y116.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X94Y116.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X94Y116.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.953ns logic, 3.081ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.869 - 0.849)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X92Y126.A5     net (fanout=2)        1.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[2]
    SLICE_X92Y126.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X94Y116.A6     net (fanout=3)        0.783   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_mux[2]
    SLICE_X94Y116.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X94Y116.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X94Y116.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.953ns logic, 3.075ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.872 - 0.843)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y142.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
    SLICE_X93Y125.D5     net (fanout=2)        2.237   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q[0]
    SLICE_X93Y125.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X96Y115.A6     net (fanout=1)        0.951   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X96Y115.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (0.845ns logic, 3.188ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.870 - 0.841)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X93Y122.D6     net (fanout=2)        2.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[2]
    SLICE_X93Y122.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X96Y111.C4     net (fanout=3)        0.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_mux[2]
    SLICE_X96Y111.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_rd_bitslip/slip_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (0.845ns logic, 3.182ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.869 - 0.849)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X92Y126.A5     net (fanout=2)        1.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[2]
    SLICE_X92Y126.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X94Y117.A5     net (fanout=3)        0.732   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_mux[2]
    SLICE_X94Y117.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X94Y117.B3     net (fanout=1)        0.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X94Y117.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[12]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.953ns logic, 3.062ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.857 - 0.839)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
    SLICE_X92Y125.C6     net (fanout=2)        1.411   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q[5]
    SLICE_X92Y125.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X93Y108.C6     net (fanout=2)        1.331   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X93Y108.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X93Y108.D5     net (fanout=1)        0.311   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X93Y108.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[8]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.953ns logic, 3.053ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.850 - 0.855)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y128.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq
    SLICE_X91Y118.A1     net (fanout=2)        1.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q[5]
    SLICE_X91Y118.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X92Y102.A3     net (fanout=2)        1.386   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X92Y102.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X92Y102.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X92Y102.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (0.911ns logic, 3.072ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.859 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y123.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
    SLICE_X89Y113.B6     net (fanout=3)        1.376   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q[3]
    SLICE_X89Y113.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X95Y103.C1     net (fanout=2)        1.317   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X95Y103.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X95Y103.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X95Y103.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.953ns logic, 3.026ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[113].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[113].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[112].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[112].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[113].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[113].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[112].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[112].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[111].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[111].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[110].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[110].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[111].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[111].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[110].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[110]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[110].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y119.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[116].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[116].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[116].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[116].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[115].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[115].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[114].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[114].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[115].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[114]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[115].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X18Y127.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync_rise_to_fall = MAXDELAY FROM TIMEGRP 
"TG_clk_rsync_rise" TO         TIMEGRP "TG_clk_rsync_fall" TS_clk_ref;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 389 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.190ns.
 Maximum delay is   3.595ns.
--------------------------------------------------------------------------------
Slack:                  1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.603 - 0.657)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y129.BX     net (fanout=2)        2.723   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[1]
    SLICE_X91Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.783ns logic, 2.723ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.605 - 0.652)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X90Y126.CX     net (fanout=2)        1.795   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[2]
    SLICE_X90Y126.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.783ns logic, 1.795ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  2.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.606 - 0.654)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y142.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
    SLICE_X91Y125.AX     net (fanout=2)        1.782   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q[0]
    SLICE_X91Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.783ns logic, 1.782ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  2.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.823 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y123.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
    SLICE_X89Y113.DX     net (fanout=3)        1.651   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q[3]
    SLICE_X89Y113.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (0.783ns logic, 1.651ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.603 - 0.657)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X91Y129.DX     net (fanout=3)        1.624   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[3]
    SLICE_X91Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.783ns logic, 1.624ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  2.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.606 - 0.652)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq
    SLICE_X91Y125.B2     net (fanout=2)        1.568   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[5]
    SLICE_X91Y125.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.794ns logic, 1.568ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.603 - 0.660)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X90Y129.AX     net (fanout=2)        1.560   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[0]
    SLICE_X90Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.783ns logic, 1.560ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.606 - 0.662)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X90Y121.A4     net (fanout=2)        1.496   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[4]
    SLICE_X90Y121.CLK    Tas                   0.037   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[4]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.784ns logic, 1.496ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  2.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.603 - 0.660)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X90Y129.CX     net (fanout=2)        1.489   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[2]
    SLICE_X90Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.783ns logic, 1.489ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  2.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y136.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq
    SLICE_X91Y124.B2     net (fanout=2)        1.475   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q[5]
    SLICE_X91Y124.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.794ns logic, 1.475ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  2.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.603 - 0.660)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X90Y129.DX     net (fanout=3)        1.464   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[3]
    SLICE_X90Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.783ns logic, 1.464ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  2.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.682 - 0.667)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y185.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/u_iserdes_dq
    SLICE_X55Y177.B2     net (fanout=2)        1.504   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/iserdes_q[5]
    SLICE_X55Y177.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[27].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[28].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.794ns logic, 1.504ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  2.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.602 - 0.660)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X91Y130.A1     net (fanout=2)        1.423   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[4]
    SLICE_X91Y130.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[4]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.792ns logic, 1.423ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.602 - 0.660)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y146.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/u_iserdes_dq
    SLICE_X91Y130.B2     net (fanout=2)        1.396   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[5]
    SLICE_X91Y130.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[12].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.794ns logic, 1.396ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  2.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.727 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y158.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
    SLICE_X46Y158.AX     net (fanout=2)        1.523   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q[4]
    SLICE_X46Y158.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.768ns logic, 1.523ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.174ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.824 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y123.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/u_iserdes_dq
    SLICE_X90Y113.BX     net (fanout=2)        1.391   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q[5]
    SLICE_X90Y113.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.783ns logic, 1.391ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  2.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.600 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
    SLICE_X88Y148.C2     net (fanout=2)        1.383   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q[2]
    SLICE_X88Y148.CLK    Tas                   0.007   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[23].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q[2]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.754ns logic, 1.383ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  2.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.072ns (0.592 - 0.664)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y149.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq
    SLICE_X88Y141.BX     net (fanout=2)        1.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q[5]
    SLICE_X88Y141.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.768ns logic, 1.342ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.719 - 0.659)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y142.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq
    SLICE_X44Y138.DX     net (fanout=3)        1.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q[3]
    SLICE_X44Y138.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.768ns logic, 1.473ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  2.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.606 - 0.654)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y142.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_iserdes_dq
    SLICE_X91Y125.BX     net (fanout=2)        1.347   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q[1]
    SLICE_X91Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.783ns logic, 1.347ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  2.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y136.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iserdes_dq
    SLICE_X91Y124.A2     net (fanout=2)        1.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q[4]
    SLICE_X91Y124.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q[4]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.792ns logic, 1.335ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  2.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.825 - 0.855)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y128.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_iserdes_dq
    SLICE_X91Y119.B3     net (fanout=2)        1.334   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q[5]
    SLICE_X91Y119.CLK    Tas                   0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.783ns logic, 1.334ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.740 - 0.664)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/u_iserdes_dq
    SLICE_X43Y143.BX     net (fanout=2)        1.438   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/iserdes_q[5]
    SLICE_X43Y143.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.783ns logic, 1.438ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.684 - 0.669)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y187.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/u_iserdes_dq
    SLICE_X52Y179.AX     net (fanout=2)        1.392   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/iserdes_q[4]
    SLICE_X52Y179.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.768ns logic, 1.392ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.647 - 0.657)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X94Y129.BX     net (fanout=2)        1.339   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[5]
    SLICE_X94Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.783ns logic, 1.339ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.727 - 0.661)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X44Y131.BX     net (fanout=2)        1.428   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[5]
    SLICE_X44Y131.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.768ns logic, 1.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.606 - 0.662)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X90Y120.BX     net (fanout=2)        1.286   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[1]
    SLICE_X90Y120.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.783ns logic, 1.286ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.719 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y155.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/u_iserdes_dq
    SLICE_X49Y154.A1     net (fanout=2)        1.375   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q[4]
    SLICE_X49Y154.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q[4]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[43].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.792ns logic, 1.375ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/u_iserdes_dq
    SLICE_X88Y125.BX     net (fanout=2)        1.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q[1]
    SLICE_X88Y125.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[8].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.768ns logic, 1.308ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  2.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.714 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y157.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
    SLICE_X51Y157.B1     net (fanout=2)        1.365   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q[5]
    SLICE_X51Y157.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.794ns logic, 1.365ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"         TS_clk_ref * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 518 paths analyzed, 518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.532ns.
--------------------------------------------------------------------------------
Slack:                  3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_reset_n11
    OLOGIC_X2Y197.D2     net (fanout=2)        1.180   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
    OLOGIC_X2Y197.CLK    Todck                 0.536   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/reset_n_oq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (0.985ns logic, 5.653ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_reset_n11
    OLOGIC_X2Y197.D1     net (fanout=2)        1.180   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
    OLOGIC_X2Y197.CLK    Todck                 0.536   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/reset_n_oq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (0.985ns logic, 5.653ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X66Y177.A2     net (fanout=172)      4.103   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X66Y177.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[7].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_829
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_we_n111
    OLOGIC_X2Y188.D4     net (fanout=2)        1.695   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n1
    OLOGIC_X2Y188.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (0.756ns logic, 5.798ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack:                  3.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X66Y177.A2     net (fanout=172)      4.103   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X66Y177.AMUX   Tilo                  0.194   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[7].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_829
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_we_n011
    OLOGIC_X2Y188.D2     net (fanout=2)        1.543   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n0
    OLOGIC_X2Y188.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (0.882ns logic, 5.646ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  3.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.728 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X90Y199.A6     net (fanout=172)      5.382   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X90Y199.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[11].forwarding_inst/match<23>81
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D4     net (fanout=4)        0.380   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (0.756ns logic, 5.762ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y180.A5     net (fanout=172)      4.441   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y180.AMUX   Tilo                  0.193   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[8].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_1015
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ras_n011
    OLOGIC_X2Y191.D2     net (fanout=2)        1.184   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n0
    OLOGIC_X2Y191.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (0.881ns logic, 5.625ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  3.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.728 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X90Y199.A6     net (fanout=172)      5.382   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X90Y199.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[11].forwarding_inst/match<23>81
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D3     net (fanout=4)        0.353   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (0.756ns logic, 5.735ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  3.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X66Y177.A2     net (fanout=172)      4.103   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X66Y177.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[7].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_829
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_we_n111
    OLOGIC_X2Y188.D3     net (fanout=2)        1.567   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n1
    OLOGIC_X2Y188.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (0.756ns logic, 5.670ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y185.A5     net (fanout=172)      4.481   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y185.AMUX   Tilo                  0.193   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg2pl_readPorts<12>_data<3>[19]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n011
    OLOGIC_X2Y195.D2     net (fanout=2)        1.050   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n0
    OLOGIC_X2Y195.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (0.881ns logic, 5.531ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y185.A5     net (fanout=172)      4.481   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y185.AMUX   Tilo                  0.193   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg2pl_readPorts<12>_data<3>[19]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n011
    OLOGIC_X2Y195.D1     net (fanout=2)        1.050   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n0
    OLOGIC_X2Y195.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (0.881ns logic, 5.531ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X66Y177.A2     net (fanout=172)      4.103   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X66Y177.AMUX   Tilo                  0.194   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[7].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_829
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_we_n011
    OLOGIC_X2Y188.D1     net (fanout=2)        1.415   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_we_n0
    OLOGIC_X2Y188.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_we_n
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (0.882ns logic, 5.518ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  3.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.728 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X90Y199.A6     net (fanout=172)      5.382   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X90Y199.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[11].forwarding_inst/match<23>81
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D2     net (fanout=4)        0.252   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (0.756ns logic, 5.634ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  3.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.728 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X90Y199.A6     net (fanout=172)      5.382   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X90Y199.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[11].forwarding_inst/match<23>81
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D1     net (fanout=4)        0.252   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (0.756ns logic, 5.634ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y180.A5     net (fanout=172)      4.441   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y180.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[8].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_1015
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ras_n111
    OLOGIC_X2Y191.D4     net (fanout=2)        1.181   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n1
    OLOGIC_X2Y191.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (0.756ns logic, 5.622ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y180.A5     net (fanout=172)      4.441   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y180.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[8].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_1015
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ras_n111
    OLOGIC_X2Y191.D3     net (fanout=2)        1.181   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n1
    OLOGIC_X2Y191.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (0.756ns logic, 5.622ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y180.A5     net (fanout=172)      4.441   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y180.AMUX   Tilo                  0.193   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[8].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_1015
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ras_n011
    OLOGIC_X2Y191.D1     net (fanout=2)        1.055   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ras_n0
    OLOGIC_X2Y191.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_ras_n
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (0.881ns logic, 5.496ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X87Y182.C4     net (fanout=172)      4.807   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X87Y182.CMUX   Tilo                  0.186   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/si[5]_dp_gpRegWE_lo
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cas_n111
    OLOGIC_X2Y189.D3     net (fanout=2)        0.686   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n1
    OLOGIC_X2Y189.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (0.874ns logic, 5.493ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X87Y182.C4     net (fanout=172)      4.807   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X87Y182.CMUX   Tilo                  0.186   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/si[5]_dp_gpRegWE_lo
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cas_n111
    OLOGIC_X2Y189.D4     net (fanout=2)        0.672   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n1
    OLOGIC_X2Y189.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (0.874ns logic, 5.479ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y185.A5     net (fanout=172)      4.481   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y185.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg2pl_readPorts<12>_data<3>[19]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n111
    OLOGIC_X2Y195.D4     net (fanout=2)        1.063   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n1
    OLOGIC_X2Y195.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (0.756ns logic, 5.544ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y185.A5     net (fanout=172)      4.481   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y185.A      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg2pl_readPorts<12>_data<3>[19]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cs_n111
    OLOGIC_X2Y195.D3     net (fanout=2)        1.063   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cs_n1
    OLOGIC_X2Y195.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cs_n[0].u_out_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (0.756ns logic, 5.544ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X87Y182.C4     net (fanout=172)      4.807   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X87Y182.C      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/si[5]_dp_gpRegWE_lo
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cas_n011
    OLOGIC_X2Y189.D2     net (fanout=2)        0.662   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n0
    OLOGIC_X2Y189.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (0.756ns logic, 5.469ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X87Y182.C4     net (fanout=172)      4.807   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X87Y182.C      Tilo                  0.068   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/si[5]_dp_gpRegWE_lo
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cas_n011
    OLOGIC_X2Y189.D1     net (fanout=2)        0.662   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cas_n0
    OLOGIC_X2Y189.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_cas_n
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (0.756ns logic, 5.469ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.710 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D4     net (fanout=4)        0.776   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (0.879ns logic, 5.249ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.710 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D3     net (fanout=4)        0.776   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (0.879ns logic, 5.249ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  3.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X76Y173.B5     net (fanout=172)      3.975   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X76Y173.BMUX   Tilo                  0.196   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ba011
    OLOGIC_X2Y187.D1     net (fanout=2)        1.264   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba0[0]
    OLOGIC_X2Y187.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (0.884ns logic, 5.239ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X76Y173.B5     net (fanout=172)      3.975   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X76Y173.BMUX   Tilo                  0.196   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ba011
    OLOGIC_X2Y187.D2     net (fanout=2)        1.249   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba0[0]
    OLOGIC_X2Y187.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (0.884ns logic, 5.224ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.710 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D2     net (fanout=4)        0.648   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (0.879ns logic, 5.121ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.710 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X79Y184.D5     net (fanout=172)      4.473   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X79Y184.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D1     net (fanout=4)        0.648   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (0.879ns logic, 5.121ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[0].u_out_addr (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.710 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[0].u_out_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X84Y176.B5     net (fanout=172)      4.444   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X84Y176.BMUX   Tilo                  0.205   rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/fwd_gen_stage[3].forwarding_gen[8].forwarding_inst/Mmux_readDataIn[31]_writeDatas[767]_mux_144_OUT_725
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr015
    OLOGIC_X2Y178.D2     net (fanout=2)        0.649   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0[0]
    OLOGIC_X2Y178.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[0].u_out_addr
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[0].u_out_addr
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (0.893ns logic, 5.093ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  4.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.164ns (1.719 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y140.BQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X76Y173.B5     net (fanout=172)      3.975   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X76Y173.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_ba111
    OLOGIC_X2Y187.D4     net (fanout=2)        1.247   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_ba1[0]
    OLOGIC_X2Y187.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_ba[0].u_out_ba
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (0.756ns logic, 5.222ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP    
     "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP        
 "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48095 paths analyzed, 21485 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.934ns.
--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_we_n0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.129ns (1.647 - 1.518)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_we_n0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y135.DQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12
    SLICE_X68Y175.D2     net (fanout=10)       4.251   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rst_final_12
    SLICE_X68Y175.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_we_n0
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1221
    SLICE_X68Y175.B6     net (fanout=1)        0.127   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>122
    SLICE_X68Y175.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_we_n0
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1222
    SLICE_X68Y175.A6     net (fanout=1)        0.124   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1221
    SLICE_X68Y175.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_we_n0
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/grant_row_r<3>1223
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_we_n0
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.503ns logic, 4.502ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.650 - 1.626)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.DQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X64Y154.A4     net (fanout=144)      2.514   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[3]
    SLICE_X64Y154.AMUX   Tilo                  0.190   ddr3ctrl/u_memc_ui_top/wr_data[31]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMA
    SLICE_X64Y165.B4     net (fanout=1)        0.815   ddr3ctrl/u_memc_ui_top/wr_data[34]
    SLICE_X64Y165.BMUX   Tilo                  0.201   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0281
    SLICE_X65Y170.D6     net (fanout=2)        0.505   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[34]
    SLICE_X65Y170.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.986ns logic, 3.834ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_240 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (1.463 - 1.561)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X22Y129.B1     net (fanout=82)       3.156   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[0]
    SLICE_X22Y129.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[118]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[120].u_RAM64X1D/DP
    SLICE_X22Y117.AX     net (fanout=1)        0.974   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[120]
    SLICE_X22Y117.CLK    Tdick                 0.015   dfi_rddata_243
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_240
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (0.557ns logic, 4.130ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.046 - 1.115)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X64Y138.C3     net (fanout=144)      1.963   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[2]
    SLICE_X64Y138.CMUX   Tilo                  0.192   ddr3ctrl/u_memc_ui_top/wr_data[19]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMC
    SLICE_X68Y134.B3     net (fanout=1)        0.622   ddr3ctrl/u_memc_ui_top/wr_data[18]
    SLICE_X68Y134.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0101
    SLICE_X66Y144.D1     net (fanout=2)        1.259   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[18]
    SLICE_X66Y144.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[18].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (0.855ns logic, 3.844ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (1.650 - 1.626)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.DQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X64Y154.A4     net (fanout=144)      2.514   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[3]
    SLICE_X64Y154.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/wr_data[31]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMA_D1
    SLICE_X64Y170.B3     net (fanout=1)        1.040   ddr3ctrl/u_memc_ui_top/wr_data[35]
    SLICE_X64Y170.BMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0291
    SLICE_X66Y172.D6     net (fanout=2)        0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[35]
    SLICE_X66Y172.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.861ns logic, 3.924ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X8Y95.CE       net (fanout=13)       2.993   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X8Y95.CLK      Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.689ns logic, 3.975ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_01 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X8Y95.CE       net (fanout=13)       2.993   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X8Y95.CLK      Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_01
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.689ns logic, 3.975ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X8Y95.CE       net (fanout=13)       2.993   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X8Y95.CLK      Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.689ns logic, 3.975ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X8Y95.CE       net (fanout=13)       2.993   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X8Y95.CLK      Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.689ns logic, 3.975ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.053 - 1.115)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y127.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[4]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X64Y154.C5     net (fanout=144)      2.535   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[4]
    SLICE_X64Y154.CMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/wr_data[31]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMC
    SLICE_X65Y159.B3     net (fanout=1)        0.600   ddr3ctrl/u_memc_ui_top/wr_data[30]
    SLICE_X65Y159.BMUX   Tilo                  0.211   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0241
    SLICE_X65Y159.D2     net (fanout=1)        0.594   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[30]
    SLICE_X65Y159.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[30].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (0.960ns logic, 3.729ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_tap_cnt_r_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.994 - 1.058)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_tap_cnt_r_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y145.DQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_tap_cnt_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_tap_cnt_r_3
    SLICE_X61Y150.D1     net (fanout=16)       2.662   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_dq_tap_cnt_r[3]
    SLICE_X61Y150.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_8
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r_glue_set_SW0
    SLICE_X15Y150.A6     net (fanout=1)        1.492   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/N1846
    SLICE_X15Y150.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r_glue_set
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_limit_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (0.522ns logic, 4.154ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.489 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X1Y94.CE       net (fanout=13)       2.947   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X1Y94.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_16
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.723ns logic, 3.929ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.489 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X1Y94.CE       net (fanout=13)       2.947   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X1Y94.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_15
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.723ns logic, 3.929ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.489 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X1Y94.CE       net (fanout=13)       2.947   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X1Y94.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.723ns logic, 3.929ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.489 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X1Y94.CE       net (fanout=13)       2.947   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X1Y94.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_14
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.723ns logic, 3.929ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_217 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (1.533 - 1.551)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_217
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y113.CQ     Tcko                  0.337   r_dstate_FSM_FFd3
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X92Y131.B1     net (fanout=296)      4.333   r_dstate_FSM_FFd3
    SLICE_X92Y131.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[219]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<38>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_217
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.365ns logic, 4.333ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_07 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.491 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X25Y110.C4     net (fanout=68)       2.618   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X25Y110.CMUX   Tilo                  0.352   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o_3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o_2_f7
    SLICE_X4Y110.AX      net (fanout=1)        0.968   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o
    SLICE_X4Y110.CLK     Tds                   0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall0_r_07
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (1.059ns logic, 3.586ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.479 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X24Y109.C5     net (fanout=68)       2.655   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X24Y109.CMUX   Tilo                  0.358   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o_3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o_2_f7
    SLICE_X14Y118.AX     net (fanout=1)        0.896   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o
    SLICE_X14Y118.CLK    Tds                   0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.065ns logic, 3.551ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_183 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.464 - 1.561)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X22Y129.C1     net (fanout=82)       3.159   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[0]
    SLICE_X22Y129.CMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[118]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[119].u_RAM64X1D/DP
    SLICE_X21Y117.DX     net (fanout=1)        0.860   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[119]
    SLICE_X21Y117.CLK    Tdick                 0.034   dfi_rddata_183
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_183
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.569ns logic, 4.019ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X9Y95.CE       net (fanout=13)       2.885   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X9Y95.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_11
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.723ns logic, 3.867ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X9Y95.CE       net (fanout=13)       2.885   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X9Y95.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.723ns logic, 3.867ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X9Y95.CE       net (fanout=13)       2.885   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X9Y95.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_12
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.723ns logic, 3.867ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_07 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.478 - 1.568)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y139.DQ      Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A5     net (fanout=31)       0.982   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r
    SLICE_X10Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o1
    SLICE_X9Y95.CE       net (fanout=13)       2.885   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_11988_o
    SLICE_X9Y95.CLK      Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_07
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.723ns logic, 3.867ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_116 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.472 - 1.561)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X22Y126.C1     net (fanout=82)       3.046   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[0]
    SLICE_X22Y126.CMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[107]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[108].u_RAM64X1D/DP
    SLICE_X19Y112.AX     net (fanout=1)        0.963   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[108]
    SLICE_X19Y112.CLK    Tdick                 0.034   dfi_rddata_119
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_116
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.569ns logic, 4.009ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_01 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (1.478 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X19Y108.D4     net (fanout=68)       2.856   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X19Y108.CMUX   Topdc                 0.348   ahb2mig0/ra_raddr<3>_mmx_out74
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o_2_f7
    SLICE_X14Y113.CX     net (fanout=1)        0.641   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o
    SLICE_X14Y113.CLK    Tds                   0.397   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_01
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.082ns logic, 3.497ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_244 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.444 - 1.561)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_244
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_0
    SLICE_X22Y127.B1     net (fanout=82)       3.029   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[0]
    SLICE_X22Y127.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[121]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[124].u_RAM64X1D/DP
    SLICE_X24Y113.AX     net (fanout=1)        0.912   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[124]
    SLICE_X24Y113.CLK    Tdick                 0.015   dfi_rddata_247
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_244
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.557ns logic, 3.941ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (1.478 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X23Y109.D3     net (fanout=68)       2.909   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X23Y109.CMUX   Topdc                 0.348   ahb2mig0/ra_raddr<3>_mmx_out31
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o_2_f7
    SLICE_X14Y113.AX     net (fanout=1)        0.571   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o
    SLICE_X14Y113.CLK    Tds                   0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (1.055ns logic, 3.480ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_07 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.472 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X21Y110.D6     net (fanout=68)       2.555   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X21Y110.CMUX   Topdc                 0.348   ahb2mig0/ra_raddr<3>_mmx_out27
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o_2_f7
    SLICE_X8Y100.AX      net (fanout=1)        0.905   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o
    SLICE_X8Y100.CLK     Tds                   0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_rise1_r_07
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (1.055ns logic, 3.460ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.479 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X24Y109.D5     net (fanout=68)       2.558   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X24Y109.CMUX   Topdc                 0.355   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o_2_f7
    SLICE_X14Y118.AX     net (fanout=1)        0.896   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o
    SLICE_X14Y118.CLK    Tds                   0.370   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_07
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.062ns logic, 3.454ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_02 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (1.478 - 1.555)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_02
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y153.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r_1
    SLICE_X24Y111.C5     net (fanout=68)       2.676   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[1]
    SLICE_X24Y111.CMUX   Tilo                  0.358   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o_3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o_2_f7
    SLICE_X14Y113.DX     net (fanout=1)        0.762   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o
    SLICE_X14Y113.CLK    Tds                   0.380   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_02
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mshreg_sr_fall1_r_02
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.075ns logic, 3.438ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: lock/SR
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete/SR
  Location pin: OLOGIC_X1Y82.SR
  Clock network: ddr3ctrl/rstdiv0_sync_r_7_37
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X12Y121.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X50Y117.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data[241]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA/CLK
  Location pin: SLICE_X50Y122.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_clk_rd_base = PERIOD TIMEGRP 
"ddr3ctrl_clk_rd_base" TS_clk_ref / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP   
      "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4108532285 paths analyzed, 122976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  36.017ns.
--------------------------------------------------------------------------------
Slack:                  1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 (FF)
  Destination:          reset_block.rst0/r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (2.769 - 2.900)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 to reset_block.rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y129.DQ     Tcko                  0.381   dfi_init_complete_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1
    SLICE_X56Y86.AX      net (fanout=36)       2.736   dfi_init_complete_1
    SLICE_X56Y86.CLK     Tdick                 0.015   reset_block.rst0/r[3]
                                                       reset_block.rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.396ns logic, 2.736ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_39 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (2.684 - 2.891)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_39 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y113.DQ     Tcko                  0.381   ahb2mig0/r_hrdata[39]
                                                       ahb2mig0/r_hrdata_39
    SLICE_X21Y112.B1     net (fanout=2)        0.847   ahb2mig0/r_hrdata[39]
    SLICE_X21Y112.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X31Y103.D4     net (fanout=2)        1.037   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X31Y103.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X31Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X31Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.590ns logic, 2.347ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_489 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (2.698 - 2.891)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_489 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[295]
                                                       ahb2mig0/r_hrdata_489
    SLICE_X14Y108.B3     net (fanout=2)        0.798   ahb2mig0/r_hrdata[489]
    SLICE_X14Y108.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>631
    SLICE_X25Y106.D1     net (fanout=2)        0.962   ahb2mig0/ra_raddr<3>_mmx_out40
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.629ns logic, 2.223ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_502 (FF)
  Destination:          ahb2mig0/ra_hrdata_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (2.690 - 2.890)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_502 to ahb2mig0/ra_hrdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y112.CMUX   Tshcko                0.467   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_502
    SLICE_X18Y106.B5     net (fanout=2)        0.726   ahb2mig0/r_hrdata[502]
    SLICE_X18Y106.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out94
                                                       ahb2mig0/ra_raddr<3>1261
    SLICE_X29Y106.D1     net (fanout=2)        0.933   ahb2mig0/ra_raddr<3>_mmx_out98
    SLICE_X29Y106.D      Tilo                  0.068   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata433
    SLICE_X29Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata432
    SLICE_X29Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata434
                                                       ahb2mig0/ra_hrdata_22
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.676ns logic, 2.122ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  1.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_408 (FF)
  Destination:          ahb2mig0/ra_hrdata_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (2.698 - 2.863)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_408 to ahb2mig0/ra_hrdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.DQ     Tcko                  0.381   ahb2mig0/r_hrdata[408]
                                                       ahb2mig0/r_hrdata_408
    SLICE_X24Y111.A2     net (fanout=2)        0.728   ahb2mig0/r_hrdata[408]
    SLICE_X24Y111.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.D1     net (fanout=1)        1.039   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
    SLICE_X25Y107.D      Tilo                  0.068   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata453
    SLICE_X25Y107.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.CLK    Tas                   0.073   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata454
                                                       ahb2mig0/ra_hrdata_24
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.590ns logic, 2.230ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_281 (FF)
  Destination:          ahb2mig0/ra_hrdata_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (2.722 - 2.863)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_281 to ahb2mig0/ra_hrdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[281]
                                                       ahb2mig0/r_hrdata_281
    SLICE_X20Y112.A1     net (fanout=2)        0.989   ahb2mig0/r_hrdata[281]
    SLICE_X20Y112.A      Tilo                  0.068   dfi_rddata_115
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata462
    SLICE_X17Y102.B1     net (fanout=1)        1.186   ahb2mig0/Mmux_ahb_ctrl.va_hrdata461
    SLICE_X17Y102.B      Tilo                  0.068   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata463
    SLICE_X17Y102.A6     net (fanout=1)        0.110   ahb2mig0/Mmux_ahb_ctrl.va_hrdata462
    SLICE_X17Y102.CLK    Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata464
                                                       ahb2mig0/ra_hrdata_25
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.546ns logic, 2.285ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_486 (FF)
  Destination:          ahb2mig0/ra_hrdata_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.171ns (2.684 - 2.855)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_486 to ahb2mig0/ra_hrdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y100.DMUX   Tshcko                0.465   ahb2mig0/r_hrdata[261]
                                                       ahb2mig0/r_hrdata_486
    SLICE_X21Y110.A5     net (fanout=2)        0.893   ahb2mig0/r_hrdata[486]
    SLICE_X21Y110.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out27
                                                       ahb2mig0/ra_raddr<3>481
    SLICE_X31Y103.B1     net (fanout=2)        1.116   ahb2mig0/ra_raddr<3>_mmx_out27
    SLICE_X31Y103.B      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata953
    SLICE_X31Y103.A6     net (fanout=1)        0.110   ahb2mig0/Mmux_ahb_ctrl.va_hrdata952
    SLICE_X31Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata954
                                                       ahb2mig0/ra_hrdata_6
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.674ns logic, 2.119ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_478 (FF)
  Destination:          ahb2mig0/ra_hrdata_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (2.713 - 2.904)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_478 to ahb2mig0/ra_hrdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y110.CMUX   Tshcko                0.467   ahb2mig0/r_hrdata[506]
                                                       ahb2mig0/r_hrdata_478
    SLICE_X13Y106.C1     net (fanout=2)        0.737   ahb2mig0/r_hrdata[478]
    SLICE_X13Y106.C      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata50
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata521
    SLICE_X21Y103.D1     net (fanout=1)        0.891   ahb2mig0/Mmux_ahb_ctrl.va_hrdata52
    SLICE_X21Y103.D      Tilo                  0.068   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata523
    SLICE_X21Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata522
    SLICE_X21Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata524
                                                       ahb2mig0/ra_hrdata_30
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.676ns logic, 2.091ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_374 (FF)
  Destination:          ahb2mig0/ra_hrdata_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (2.690 - 2.898)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_374 to ahb2mig0/ra_hrdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y105.AQ     Tcko                  0.381   ahb2mig0/r_hrdata[380]
                                                       ahb2mig0/r_hrdata_374
    SLICE_X18Y106.B1     net (fanout=2)        0.736   ahb2mig0/r_hrdata[374]
    SLICE_X18Y106.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out94
                                                       ahb2mig0/ra_raddr<3>1261
    SLICE_X29Y106.D1     net (fanout=2)        0.933   ahb2mig0/ra_raddr<3>_mmx_out98
    SLICE_X29Y106.D      Tilo                  0.068   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata433
    SLICE_X29Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata432
    SLICE_X29Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata434
                                                       ahb2mig0/ra_hrdata_22
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.590ns logic, 2.132ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_423 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (2.684 - 2.900)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_423 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y110.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[430]
                                                       ahb2mig0/r_hrdata_423
    SLICE_X21Y112.B4     net (fanout=2)        0.565   ahb2mig0/r_hrdata[423]
    SLICE_X21Y112.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X31Y103.D4     net (fanout=2)        1.037   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X31Y103.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X31Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X31Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.631ns logic, 2.065ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_476 (FF)
  Destination:          ahb2mig0/ra_hrdata_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (2.724 - 2.904)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_476 to ahb2mig0/ra_hrdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y110.BMUX   Tshcko                0.468   ahb2mig0/r_hrdata[506]
                                                       ahb2mig0/r_hrdata_476
    SLICE_X11Y106.A4     net (fanout=2)        0.703   ahb2mig0/r_hrdata[476]
    SLICE_X11Y106.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata49
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata491
    SLICE_X17Y103.D1     net (fanout=1)        0.876   ahb2mig0/Mmux_ahb_ctrl.va_hrdata49
    SLICE_X17Y103.D      Tilo                  0.068   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata493
    SLICE_X17Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata492
    SLICE_X17Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata494
                                                       ahb2mig0/ra_hrdata_28
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.677ns logic, 2.042ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_327 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (2.684 - 2.851)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_327 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.CMUX   Tshcko                0.467   ahb2mig0/r_hrdata[330]
                                                       ahb2mig0/r_hrdata_327
    SLICE_X29Y101.A1     net (fanout=2)        0.828   ahb2mig0/r_hrdata[327]
    SLICE_X29Y101.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata84
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1061
    SLICE_X31Y103.D2     net (fanout=1)        0.762   ahb2mig0/Mmux_ahb_ctrl.va_hrdata106
    SLICE_X31Y103.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X31Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X31Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.676ns logic, 2.053ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_342 (FF)
  Destination:          ahb2mig0/ra_hrdata_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (2.690 - 2.889)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_342 to ahb2mig0/ra_hrdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.AMUX   Tshcko                0.465   ahb2mig0/r_hrdata[358]
                                                       ahb2mig0/r_hrdata_342
    SLICE_X29Y110.D1     net (fanout=2)        0.799   ahb2mig0/r_hrdata[342]
    SLICE_X29Y110.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata43
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata431
    SLICE_X29Y106.D2     net (fanout=1)        0.744   ahb2mig0/Mmux_ahb_ctrl.va_hrdata43
    SLICE_X29Y106.D      Tilo                  0.068   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata433
    SLICE_X29Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata432
    SLICE_X29Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata434
                                                       ahb2mig0/ra_hrdata_22
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.674ns logic, 2.006ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_297 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.206ns (2.698 - 2.904)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_297 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[301]
                                                       ahb2mig0/r_hrdata_297
    SLICE_X14Y108.A3     net (fanout=2)        0.589   ahb2mig0/r_hrdata[297]
    SLICE_X14Y108.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>601
    SLICE_X25Y106.D2     net (fanout=2)        0.987   ahb2mig0/ra_raddr<3>_mmx_out38
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.629ns logic, 2.039ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_222 (FF)
  Destination:          ahb2mig0/ra_hrdata_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (2.713 - 2.905)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_222 to ahb2mig0/ra_hrdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.381   ahb2mig0/r_hrdata[223]
                                                       ahb2mig0/r_hrdata_222
    SLICE_X13Y106.C2     net (fanout=2)        0.720   ahb2mig0/r_hrdata[222]
    SLICE_X13Y106.C      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata50
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata521
    SLICE_X21Y103.D1     net (fanout=1)        0.891   ahb2mig0/Mmux_ahb_ctrl.va_hrdata52
    SLICE_X21Y103.D      Tilo                  0.068   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata523
    SLICE_X21Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata522
    SLICE_X21Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata524
                                                       ahb2mig0/ra_hrdata_30
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.590ns logic, 2.074ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  1.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_295 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (2.684 - 2.891)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_295 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[295]
                                                       ahb2mig0/r_hrdata_295
    SLICE_X21Y112.B2     net (fanout=2)        0.594   ahb2mig0/r_hrdata[295]
    SLICE_X21Y112.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X31Y103.D4     net (fanout=2)        1.037   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X31Y103.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X31Y103.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X31Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.546ns logic, 2.094ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_118 (FF)
  Destination:          ahb2mig0/ra_hrdata_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.209ns (2.690 - 2.899)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_118 to ahb2mig0/ra_hrdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y106.CQ     Tcko                  0.381   ahb2mig0/r_hrdata[119]
                                                       ahb2mig0/r_hrdata_118
    SLICE_X18Y106.B4     net (fanout=2)        0.650   ahb2mig0/r_hrdata[118]
    SLICE_X18Y106.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out94
                                                       ahb2mig0/ra_raddr<3>1261
    SLICE_X29Y106.D1     net (fanout=2)        0.933   ahb2mig0/ra_raddr<3>_mmx_out98
    SLICE_X29Y106.D      Tilo                  0.068   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata433
    SLICE_X29Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata432
    SLICE_X29Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata434
                                                       ahb2mig0/ra_hrdata_22
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.590ns logic, 2.046ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  1.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_36 (FF)
  Destination:          ahb2mig0/ra_hrdata_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.209ns (2.682 - 2.891)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_36 to ahb2mig0/ra_hrdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y113.AQ     Tcko                  0.381   ahb2mig0/r_hrdata[39]
                                                       ahb2mig0/r_hrdata_36
    SLICE_X23Y113.D1     net (fanout=2)        0.699   ahb2mig0/r_hrdata[36]
    SLICE_X23Y113.D      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out16
                                                       ahb2mig0/ra_raddr<3>361
    SLICE_X30Y102.B2     net (fanout=2)        1.247   ahb2mig0/ra_raddr<3>_mmx_out16
    SLICE_X30Y102.B      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata733
    SLICE_X30Y102.A6     net (fanout=1)        0.124   ahb2mig0/Mmux_ahb_ctrl.va_hrdata732
    SLICE_X30Y102.CLK    Tas                   0.030   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata734
                                                       ahb2mig0/ra_hrdata_4
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.547ns logic, 2.070ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_425 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.202ns (2.698 - 2.900)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_425 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y110.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[430]
                                                       ahb2mig0/r_hrdata_425
    SLICE_X14Y108.A4     net (fanout=2)        0.538   ahb2mig0/r_hrdata[425]
    SLICE_X14Y108.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>601
    SLICE_X25Y106.D2     net (fanout=2)        0.987   ahb2mig0/ra_raddr<3>_mmx_out38
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.629ns logic, 1.988ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_361 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (2.698 - 2.897)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_361 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y108.BQ     Tcko                  0.381   ahb2mig0/r_hrdata[366]
                                                       ahb2mig0/r_hrdata_361
    SLICE_X14Y108.B1     net (fanout=2)        0.604   ahb2mig0/r_hrdata[361]
    SLICE_X14Y108.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>631
    SLICE_X25Y106.D1     net (fanout=2)        0.962   ahb2mig0/ra_raddr<3>_mmx_out40
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.590ns logic, 2.029ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_411 (FF)
  Destination:          ahb2mig0/ra_hrdata_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (2.724 - 2.900)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_411 to ahb2mig0/ra_hrdata_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y113.BQ     Tcko                  0.381   ahb2mig0/r_hrdata[416]
                                                       ahb2mig0/r_hrdata_411
    SLICE_X20Y112.D2     net (fanout=2)        0.876   ahb2mig0/r_hrdata[411]
    SLICE_X20Y112.D      Tilo                  0.068   dfi_rddata_115
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata482
    SLICE_X17Y103.B3     net (fanout=1)        1.062   ahb2mig0/Mmux_ahb_ctrl.va_hrdata481
    SLICE_X17Y103.B      Tilo                  0.068   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata483
    SLICE_X17Y103.A6     net (fanout=1)        0.110   ahb2mig0/Mmux_ahb_ctrl.va_hrdata482
    SLICE_X17Y103.CLK    Tas                   0.073   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata484
                                                       ahb2mig0/ra_hrdata_27
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.590ns logic, 2.048ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_169 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.205ns (2.698 - 2.903)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_169 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y109.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[171]
                                                       ahb2mig0/r_hrdata_169
    SLICE_X14Y108.A1     net (fanout=2)        0.610   ahb2mig0/r_hrdata[169]
    SLICE_X14Y108.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>601
    SLICE_X25Y106.D2     net (fanout=2)        0.987   ahb2mig0/ra_raddr<3>_mmx_out38
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.546ns logic, 2.060ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_100 (FF)
  Destination:          ahb2mig0/ra_hrdata_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (2.682 - 2.890)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_100 to ahb2mig0/ra_hrdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y111.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[103]
                                                       ahb2mig0/r_hrdata_100
    SLICE_X23Y112.A2     net (fanout=2)        0.712   ahb2mig0/r_hrdata[100]
    SLICE_X23Y112.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out100
                                                       ahb2mig0/ra_raddr<3>381
    SLICE_X30Y102.B1     net (fanout=2)        1.260   ahb2mig0/ra_raddr<3>_mmx_out18
    SLICE_X30Y102.B      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata733
    SLICE_X30Y102.A6     net (fanout=1)        0.124   ahb2mig0/Mmux_ahb_ctrl.va_hrdata732
    SLICE_X30Y102.CLK    Tas                   0.030   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata734
                                                       ahb2mig0/ra_hrdata_4
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.503ns logic, 2.096ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_152 (FF)
  Destination:          ahb2mig0/ra_hrdata_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (2.698 - 2.872)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_152 to ahb2mig0/ra_hrdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y112.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[155]
                                                       ahb2mig0/r_hrdata_152
    SLICE_X24Y111.A6     net (fanout=2)        0.583   ahb2mig0/r_hrdata[152]
    SLICE_X24Y111.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.D1     net (fanout=1)        1.039   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
    SLICE_X25Y107.D      Tilo                  0.068   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata453
    SLICE_X25Y107.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.CLK    Tas                   0.073   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata454
                                                       ahb2mig0/ra_hrdata_24
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.546ns logic, 2.085ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_282 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (2.722 - 2.901)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_282 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y114.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[289]
                                                       ahb2mig0/r_hrdata_282
    SLICE_X19Y113.C1     net (fanout=2)        0.583   ahb2mig0/r_hrdata[282]
    SLICE_X19Y113.C      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata471
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata472
    SLICE_X17Y102.D1     net (fanout=1)        1.017   ahb2mig0/Mmux_ahb_ctrl.va_hrdata471
    SLICE_X17Y102.D      Tilo                  0.068   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata473
    SLICE_X17Y102.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata472
    SLICE_X17Y102.CLK    Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata474
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.546ns logic, 2.063ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_105 (FF)
  Destination:          ahb2mig0/ra_hrdata_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (2.698 - 2.901)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_105 to ahb2mig0/ra_hrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y108.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[107]
                                                       ahb2mig0/r_hrdata_105
    SLICE_X14Y108.B2     net (fanout=2)        0.612   ahb2mig0/r_hrdata[105]
    SLICE_X14Y108.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>631
    SLICE_X25Y106.D1     net (fanout=2)        0.962   ahb2mig0/ra_raddr<3>_mmx_out40
    SLICE_X25Y106.D      Tilo                  0.068   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1283
    SLICE_X25Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1282
    SLICE_X25Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[9]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1284
                                                       ahb2mig0/ra_hrdata_9
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.546ns logic, 2.037ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  2.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_280 (FF)
  Destination:          ahb2mig0/ra_hrdata_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (2.698 - 2.863)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_280 to ahb2mig0/ra_hrdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.DMUX   Tshcko                0.422   ahb2mig0/r_hrdata[281]
                                                       ahb2mig0/r_hrdata_280
    SLICE_X24Y111.A3     net (fanout=2)        0.487   ahb2mig0/r_hrdata[280]
    SLICE_X24Y111.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.D1     net (fanout=1)        1.039   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
    SLICE_X25Y107.D      Tilo                  0.068   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata453
    SLICE_X25Y107.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.CLK    Tas                   0.073   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata454
                                                       ahb2mig0/ra_hrdata_24
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.631ns logic, 1.989ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_246 (FF)
  Destination:          ahb2mig0/ra_hrdata_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.690 - 2.884)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_246 to ahb2mig0/ra_hrdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y106.CQ     Tcko                  0.381   ahb2mig0/r_hrdata[247]
                                                       ahb2mig0/r_hrdata_246
    SLICE_X18Y106.B3     net (fanout=2)        0.602   ahb2mig0/r_hrdata[246]
    SLICE_X18Y106.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out94
                                                       ahb2mig0/ra_raddr<3>1261
    SLICE_X29Y106.D1     net (fanout=2)        0.933   ahb2mig0/ra_raddr<3>_mmx_out98
    SLICE_X29Y106.D      Tilo                  0.068   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata433
    SLICE_X29Y106.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata432
    SLICE_X29Y106.CLK    Tas                   0.073   ahbso[0]_hrdata[22]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata434
                                                       ahb2mig0/ra_hrdata_22
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.590ns logic, 1.998ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_484 (FF)
  Destination:          ahb2mig0/ra_hrdata_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (2.682 - 2.901)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_484 to ahb2mig0/ra_hrdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y114.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[289]
                                                       ahb2mig0/r_hrdata_484
    SLICE_X23Y112.A4     net (fanout=2)        0.582   ahb2mig0/r_hrdata[484]
    SLICE_X23Y112.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out100
                                                       ahb2mig0/ra_raddr<3>381
    SLICE_X30Y102.B1     net (fanout=2)        1.260   ahb2mig0/ra_raddr<3>_mmx_out18
    SLICE_X30Y102.B      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata733
    SLICE_X30Y102.A6     net (fanout=1)        0.124   ahb2mig0/Mmux_ahb_ctrl.va_hrdata732
    SLICE_X30Y102.CLK    Tas                   0.030   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata734
                                                       ahb2mig0/ra_hrdata_4
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.588ns logic, 1.966ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_24 (FF)
  Destination:          ahb2mig0/ra_hrdata_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.698 - 2.892)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_24 to ahb2mig0/ra_hrdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y114.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[27]
                                                       ahb2mig0/r_hrdata_24
    SLICE_X24Y111.A5     net (fanout=2)        0.523   ahb2mig0/r_hrdata[24]
    SLICE_X24Y111.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.D1     net (fanout=1)        1.039   ahb2mig0/Mmux_ahb_ctrl.va_hrdata451
    SLICE_X25Y107.D      Tilo                  0.068   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata453
    SLICE_X25Y107.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata452
    SLICE_X25Y107.CLK    Tas                   0.073   ahbso[0]_hrdata[24]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata454
                                                       ahb2mig0/ra_hrdata_24
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.546ns logic, 2.025ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X5Y90.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X3Y87.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[7].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[7].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X6Y80.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X3Y74.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[3].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[3].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X3Y56.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[4].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[4].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X5Y44.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[5].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[5].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X5Y71.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X7Y61.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X3Y13.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X4Y11.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X2Y37.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X2Y37.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X6Y46.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X6Y46.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Location pin: RAMB18_X2Y38.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Location pin: RAMB18_X2Y38.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Location pin: RAMB18_X6Y39.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Location pin: RAMB18_X6Y39.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Location pin: RAMB18_X1Y36.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Location pin: RAMB18_X1Y36.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Location pin: RAMB18_X4Y26.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Location pin: RAMB18_X4Y26.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Location pin: RAMB18_X2Y35.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Location pin: RAMB18_X2Y35.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Location pin: RAMB18_X5Y37.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Location pin: RAMB18_X5Y37.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Location pin: RAMB18_X6Y40.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Location pin: RAMB18_X6Y40.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Location pin: RAMB18_X6Y41.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Location pin: RAMB18_X6Y41.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns BEFORE COMP "clk_33";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.692ns.
--------------------------------------------------------------------------------
Slack:                  18.308ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.868ns logic, 3.660ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y105.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.308ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.868ns logic, 3.660ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y105.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.308ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.868ns logic, 3.660ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y105.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.308ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y105.SR     net (fanout=4)        0.501   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.868ns logic, 3.660ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y105.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.868ns logic, 3.651ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y106.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.868ns logic, 3.651ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y106.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.868ns logic, 3.651ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y106.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y106.SR     net (fanout=4)        0.492   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.868ns logic, 3.651ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y106.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_13 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y108.SR     net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y108.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.868ns logic, 3.522ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y108.CLK    net (fanout=9)        1.619   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.737ns logic, 3.126ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_12 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y108.SR     net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y108.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_12
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.868ns logic, 3.522ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y108.CLK    net (fanout=9)        1.619   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.737ns logic, 3.126ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.464ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_2 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 2)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_2
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.746ns logic, 3.625ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y105.CLK    net (fanout=9)        1.616   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.737ns logic, 3.123ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.464ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_1 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 2)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_1
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.746ns logic, 3.625ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y105.CLK    net (fanout=9)        1.616   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.737ns logic, 3.123ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.464ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_3 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 2)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_3
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.746ns logic, 3.625ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y105.CLK    net (fanout=9)        1.616   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.737ns logic, 3.123ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.464ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_0 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 2)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y105.SR     net (fanout=4)        0.466   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y105.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_0
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.746ns logic, 3.625ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y105.CLK    net (fanout=9)        1.616   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.737ns logic, 3.123ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_11 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_11
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.746ns logic, 3.534ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y107.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_10 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_10
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.746ns logic, 3.534ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y107.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_9 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_9
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.746ns logic, 3.534ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y107.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_8 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y107.SR     net (fanout=4)        0.375   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_8
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.746ns logic, 3.534ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y107.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_8 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_8
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.868ns logic, 3.404ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y107.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_11 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_11
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.868ns logic, 3.404ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y107.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_10 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_10
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.868ns logic, 3.404ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y107.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_9 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.AMUX   Tilo                  0.190   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X87Y107.SR     net (fanout=4)        0.245   Mcount_reset_block.lockTimeoutB_val
    SLICE_X87Y107.CLK    Tsrck                 0.513   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_9
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.868ns logic, 3.404ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X87Y107.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_4 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y106.SR     net (fanout=4)        0.352   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_4
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.746ns logic, 3.511ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y106.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_7 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y106.SR     net (fanout=4)        0.352   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_7
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.746ns logic, 3.511ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y106.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_12 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 2)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y108.SR     net (fanout=4)        0.353   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y108.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.746ns logic, 3.512ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y108.CLK    net (fanout=9)        1.618   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.737ns logic, 3.125ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_5 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y106.SR     net (fanout=4)        0.352   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_5
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.746ns logic, 3.511ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y106.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_6 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 2)
  Clock Path Delay:     3.861ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X84Y108.A4     net (fanout=4)        3.159   reset_IBUF
    SLICE_X84Y108.A      Tilo                  0.068   Mcount_reset_block.lockTimeoutA_val
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X85Y106.SR     net (fanout=4)        0.352   Mcount_reset_block.lockTimeoutA_val
    SLICE_X85Y106.CLK    Tsrck                 0.513   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_6
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.746ns logic, 3.511ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X85Y106.CLK    net (fanout=9)        1.617   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.737ns logic, 3.124ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  18.676ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeout (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 2)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X71Y108.A4     net (fanout=4)        2.778   reset_IBUF
    SLICE_X71Y108.A      Tilo                  0.068   reset_block.lockTimeoutRst
                                                       reset_block.lockTimeoutRst11
    SLICE_X86Y108.SR     net (fanout=1)        0.638   reset_block.lockTimeoutRst
    SLICE_X86Y108.CLK    Tsrck                 0.513   reset_block.lockTimeout
                                                       reset_block.lockTimeout
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (1.746ns logic, 3.416ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X86Y108.CLK    net (fanout=9)        1.619   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.737ns logic, 3.126ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "clk_33";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ref
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ref                     |      5.000ns|      4.761ns|      7.190ns|            0|            0|           14|   4108581287|
| TS_clk_rsync_rise_to_fall     |      5.000ns|      7.190ns|          N/A|            0|            0|          389|            0|
| TS_MC_PHY_INIT_SEL            |     10.000ns|      6.532ns|          N/A|            0|            0|          518|            0|
| TS_ddr3ctrl_u_infrastructure_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| lk_mem_pll                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      5.000ns|      4.934ns|          N/A|            0|            0|        48095|            0|
| lk_pll                        |             |             |             |             |             |             |             |
| TS_ddr3ctrl_clk_rd_base       |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ddr3ctrl_u_infrastructure_c|     50.000ns|     36.017ns|          N/A|            0|            0|   4108532285|            0|
| lk_pll_amba                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_33
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.692(R)|      SLOW  |   -0.026(R)|      SLOW  |clk33_BUFG        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_33         |    2.129|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   36.017|    4.260|    2.594|         |
clk_ref_p      |   36.017|    4.260|    2.594|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   36.017|    4.260|    2.594|         |
clk_ref_p      |   36.017|    4.260|    2.594|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4108589963 paths, 0 nets, and 308214 connections

Design statistics:
   Minimum period:  36.017ns{1}   (Maximum frequency:  27.765MHz)
   Maximum path delay from/to any node:   6.532ns
   Minimum input required time before clock:   1.692ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 31 19:08:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1819 MB



