# system info HostSystem_tb on 2021.04.20.20:05:38
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1618959928
#
#
# Files generated for HostSystem_tb on 2021.04.20.20:05:38
files:
filepath,kind,attributes,module,is_top
HostSystem/testbench/HostSystem_tb/simulation/HostSystem_tb.vhd,VHDL,,HostSystem_tb,true
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_memory_s1_translator.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_top_avalon_0_avalon_slave_0_translator.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_width_adapter.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_width_adapter_001.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_cpu_instruction_master_translator.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_cpu_data_master_translator.vhd,VHDL,,HostSystem,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory.hex,HEX,,HostSystem_memory,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory.vhd,VHDL,,HostSystem_memory,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu.vhd,VHDL,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_nios2_waves.do,OTHER,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.dat,DAT,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.hex,HEX,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.mif,MIF,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.dat,DAT,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.hex,HEX,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.mif,MIF,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_test_bench.vhd,VHDL,,HostSystem_cpu,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/reg32.vhd,VHDL,,top_avalon,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/top_avalon.vhd,VHDL,,top_avalon,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HostSystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_addr_router.vho,VHDL,,HostSystem_addr_router,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_id_router.vho,VHDL,,HostSystem_id_router,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_id_router_001.vho,VHDL,,HostSystem_id_router_001,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cmd_xbar_demux.vho,VHDL,,HostSystem_cmd_xbar_demux,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cmd_xbar_mux.vho,VHDL,,HostSystem_cmd_xbar_mux,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_rsp_xbar_mux.vho,VHDL,,HostSystem_rsp_xbar_mux,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_irq_mapper.vho,VHDL,,HostSystem_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
HostSystem_tb.HostSystem_inst,HostSystem
HostSystem_tb.HostSystem_inst.memory,HostSystem_memory
HostSystem_tb.HostSystem_inst.cpu,HostSystem_cpu
HostSystem_tb.HostSystem_inst.top_avalon_0,top_avalon
HostSystem_tb.HostSystem_inst.cpu_instruction_master_translator,altera_merlin_master_translator
HostSystem_tb.HostSystem_inst.cpu_data_master_translator,altera_merlin_master_translator
HostSystem_tb.HostSystem_inst.cpu_instruction_master_translator,altera_merlin_master_translator
HostSystem_tb.HostSystem_inst.cpu_data_master_translator,altera_merlin_master_translator
HostSystem_tb.HostSystem_inst.memory_s1_translator,altera_merlin_slave_translator
HostSystem_tb.HostSystem_inst.top_avalon_0_avalon_slave_0_translator,altera_merlin_slave_translator
HostSystem_tb.HostSystem_inst.memory_s1_translator,altera_merlin_slave_translator
HostSystem_tb.HostSystem_inst.top_avalon_0_avalon_slave_0_translator,altera_merlin_slave_translator
HostSystem_tb.HostSystem_inst.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HostSystem_tb.HostSystem_inst.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HostSystem_tb.HostSystem_inst.memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HostSystem_tb.HostSystem_inst.top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HostSystem_tb.HostSystem_inst.memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HostSystem_tb.HostSystem_inst.top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HostSystem_tb.HostSystem_inst.memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
HostSystem_tb.HostSystem_inst.top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,HostSystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
HostSystem_tb.HostSystem_inst.addr_router,HostSystem_addr_router
HostSystem_tb.HostSystem_inst.addr_router_001,HostSystem_addr_router
HostSystem_tb.HostSystem_inst.id_router,HostSystem_id_router
HostSystem_tb.HostSystem_inst.id_router_001,HostSystem_id_router_001
HostSystem_tb.HostSystem_inst.rst_controller,altera_reset_controller
HostSystem_tb.HostSystem_inst.cmd_xbar_demux,HostSystem_cmd_xbar_demux
HostSystem_tb.HostSystem_inst.cmd_xbar_demux_001,HostSystem_cmd_xbar_demux
HostSystem_tb.HostSystem_inst.rsp_xbar_demux,HostSystem_cmd_xbar_demux
HostSystem_tb.HostSystem_inst.rsp_xbar_demux_001,HostSystem_cmd_xbar_demux
HostSystem_tb.HostSystem_inst.cmd_xbar_mux,HostSystem_cmd_xbar_mux
HostSystem_tb.HostSystem_inst.cmd_xbar_mux_001,HostSystem_cmd_xbar_mux
HostSystem_tb.HostSystem_inst.rsp_xbar_mux,HostSystem_rsp_xbar_mux
HostSystem_tb.HostSystem_inst.rsp_xbar_mux_001,HostSystem_rsp_xbar_mux
HostSystem_tb.HostSystem_inst.width_adapter,altera_merlin_width_adapter
HostSystem_tb.HostSystem_inst.width_adapter_001,altera_merlin_width_adapter
HostSystem_tb.HostSystem_inst.width_adapter,altera_merlin_width_adapter
HostSystem_tb.HostSystem_inst.width_adapter_001,altera_merlin_width_adapter
HostSystem_tb.HostSystem_inst.irq_mapper,HostSystem_irq_mapper
HostSystem_tb.HostSystem_inst_clk_bfm,altera_avalon_clock_source
HostSystem_tb.HostSystem_inst_reset_bfm,altera_avalon_reset_source
