DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
]
instances [
(Instance
name "ana_s5_0"
duLibraryName "idx_fpga_lib"
duName "ana_s5"
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "DEF_CFG"
)
]
mwi 0
uid 263,0
)
(Instance
name "ana_s5_1"
duLibraryName "idx_fpga_lib"
duName "ana_s5"
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "DEF_CFG"
)
]
mwi 0
uid 363,0
)
(Instance
name "ana_s16_0"
duLibraryName "idx_fpga_lib"
duName "ana_s16"
elements [
]
mwi 0
uid 491,0
)
(Instance
name "ana_s16_1"
duLibraryName "idx_fpga_lib"
duName "ana_s16"
elements [
]
mwi 0
uid 571,0
)
(Instance
name "ana_acquire_i"
duLibraryName "idx_fpga_lib"
duName "ana_acquire"
elements [
]
mwi 0
uid 699,0
)
]
embeddedInstances [
(EmbeddedInstance
name "Ready"
number "1"
)
(EmbeddedInstance
name "WData"
number "2"
)
(EmbeddedInstance
name "eb1"
number "3"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "ana_hwside_beh.vhdl"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1288210786"
)
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside\\beh.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside\\beh.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "beh"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside"
)
(vvPair
variable "date"
value "10/29/2010"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "ana_hwside"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "beh.bd"
)
(vvPair
variable "f_logical"
value "beh.bd"
)
(vvPair
variable "f_noext"
value "beh"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "ana_hwside"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside\\beh.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_hwside\\beh.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "beh"
)
(vvPair
variable "this_file_logical"
value "beh"
)
(vvPair
variable "time"
value "09:44:39"
)
(vvPair
variable "unit"
value "ana_hwside"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "beh"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (Net
uid 9,0
lang 10
decl (Decl
n "RdyIn"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,43200,32000,44000"
st "SIGNAL RdyIn       : std_ulogic
"
)
)
*2 (Net
uid 11,0
lang 10
decl (Decl
n "S5WE"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,44000,42000,44800"
st "SIGNAL S5WE        : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*3 (Net
uid 13,0
lang 10
decl (Decl
n "Start"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,44800,32000,45600"
st "SIGNAL Start       : std_ulogic
"
)
)
*4 (Net
uid 15,0
lang 10
decl (Decl
n "DO5_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,45600,41500,46400"
st "SIGNAL DO5_0       : std_logic_vector(4 DOWNTO 0)
"
)
)
*5 (Net
uid 17,0
lang 10
decl (Decl
n "DO5_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,46400,41500,47200"
st "SIGNAL DO5_1       : std_logic_vector(4 DOWNTO 0)
"
)
)
*6 (Net
uid 19,0
lang 10
decl (Decl
n "DO16_0"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,47200,42500,48000"
st "SIGNAL DO16_0      : std_ulogic_vector(15 DOWNTO 0)
"
)
)
*7 (Net
uid 21,0
lang 10
decl (Decl
n "DO16_1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,48000,42500,48800"
st "SIGNAL DO16_1      : std_ulogic_vector(15 DOWNTO 0)
"
)
)
*8 (Net
uid 23,0
lang 10
decl (Decl
n "Rdy"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,48800,42000,49600"
st "SIGNAL Rdy         : std_ulogic_vector(3 DOWNTO 0)
"
)
)
*9 (Net
uid 25,0
lang 10
decl (Decl
n "RAMAddr_int"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,49600,41500,50400"
st "SIGNAL RAMAddr_int : std_logic_vector(7 DOWNTO 0)
"
)
)
*10 (PortIoIn
uid 31,0
shape (CompositeShape
uid 32,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 33,0
sl 0
ro 270
xt "-5000,15625,-3500,16375"
)
(Line
uid 34,0
sl 0
ro 270
xt "-3500,16000,-3000,16000"
pts [
"-3500,16000"
"-3000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
font "arial,8,0"
)
xt "-7900,15500,-6000,16500"
st "CLK"
ju 2
blo "-6000,16300"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 37,0
lang 10
decl (Decl
n "CLK"
t "std_logic"
o 10
suid 12,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,26000,28000,26800"
st "CLK         : std_logic
"
)
)
*12 (PortIoIn
uid 45,0
shape (CompositeShape
uid 46,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47,0
sl 0
ro 270
xt "-5000,17625,-3500,18375"
)
(Line
uid 48,0
sl 0
ro 270
xt "-3500,18000,-3000,18000"
pts [
"-3500,18000"
"-3000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 49,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50,0
va (VaSet
font "arial,8,0"
)
xt "-8000,17500,-6000,18500"
st "RST"
ju 2
blo "-6000,18300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 51,0
lang 10
decl (Decl
n "RST"
t "std_logic"
o 11
suid 13,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,26800,28000,27600"
st "RST         : std_logic
"
)
)
*14 (PortIoOut
uid 59,0
shape (CompositeShape
uid 60,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 61,0
sl 0
ro 270
xt "39500,-375,41000,375"
)
(Line
uid 62,0
sl 0
ro 270
xt "39000,0,39500,0"
pts [
"39000,0"
"39500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
font "arial,8,0"
)
xt "42000,-500,43900,500"
st "Row"
blo "42000,300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 65,0
lang 10
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(2 downto 0)"
o 12
suid 14,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,27600,38500,28400"
st "Row         : std_ulogic_vector(2 downto 0)
"
)
)
*16 (PortIoIn
uid 73,0
shape (CompositeShape
uid 74,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 75,0
sl 0
ro 270
xt "-4000,12625,-2500,13375"
)
(Line
uid 76,0
sl 0
ro 270
xt "-2500,13000,-2000,13000"
pts [
"-2500,13000"
"-2000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 77,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78,0
va (VaSet
font "arial,8,0"
)
xt "-8300,12500,-5000,13500"
st "CfgData"
ju 2
blo "-5000,13300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 79,0
lang 10
decl (Decl
n "CfgData"
t "std_logic_vector"
b "(4 downto 0)"
o 13
suid 15,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,28400,38000,29200"
st "CfgData     : std_logic_vector(4 downto 0)
"
)
)
*18 (PortIoOut
uid 87,0
shape (CompositeShape
uid 88,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 89,0
sl 0
ro 270
xt "107500,5625,109000,6375"
)
(Line
uid 90,0
sl 0
ro 270
xt "107000,6000,107500,6000"
pts [
"107000,6000"
"107500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92,0
va (VaSet
font "arial,8,0"
)
xt "110000,5500,113400,6500"
st "AcqData"
blo "110000,6300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 93,0
lang 10
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 downto 0)"
o 14
suid 16,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,29200,38500,30000"
st "AcqData     : std_logic_vector(31 downto 0)
"
)
)
*20 (PortIoOut
uid 101,0
shape (CompositeShape
uid 102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 103,0
sl 0
ro 270
xt "107500,4625,109000,5375"
)
(Line
uid 104,0
sl 0
ro 270
xt "107000,5000,107500,5000"
pts [
"107000,5000"
"107500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
font "arial,8,0"
)
xt "110000,4500,113800,5500"
st "RAMAddr"
blo "110000,5300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 107,0
lang 10
decl (Decl
n "RAMAddr"
t "std_logic_vector"
b "(7 downto 0)"
o 15
suid 17,0
)
declText (MLText
uid 108,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,30000,38000,30800"
st "RAMAddr     : std_logic_vector(7 downto 0)
"
)
)
*22 (PortIoOut
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "39500,625,41000,1375"
)
(Line
uid 118,0
sl 0
ro 270
xt "39000,1000,39500,1000"
pts [
"39000,1000"
"39500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "42000,500,45300,1500"
st "RdWrEn"
blo "42000,1300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 121,0
lang 10
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 16
suid 18,0
)
declText (MLText
uid 122,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,30800,28500,31600"
st "RdWrEn      : std_ulogic
"
)
)
*24 (PortIoOut
uid 129,0
shape (CompositeShape
uid 130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 131,0
sl 0
ro 270
xt "39500,1625,41000,2375"
)
(Line
uid 132,0
sl 0
ro 270
xt "39000,2000,39500,2000"
pts [
"39000,2000"
"39500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 133,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "42000,1500,44900,2500"
st "RdyOut"
blo "42000,2300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 135,0
lang 10
decl (Decl
n "RdyOut"
t "std_ulogic"
o 17
suid 19,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,31600,28500,32400"
st "RdyOut      : std_ulogic
"
)
)
*26 (PortIoOut
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "39500,2625,41000,3375"
)
(Line
uid 146,0
sl 0
ro 270
xt "39000,3000,39500,3000"
pts [
"39000,3000"
"39500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "42000,2500,44100,3500"
st "Conv"
blo "42000,3300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 149,0
lang 10
decl (Decl
n "Conv"
t "std_ulogic"
eolc "-- Conv and SDI to AD7687s"
o 18
suid 20,0
)
declText (MLText
uid 150,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,32400,42500,33200"
st "Conv        : std_ulogic -- Conv and SDI to AD7687s
"
)
)
*28 (PortIoOut
uid 157,0
shape (CompositeShape
uid 158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 159,0
sl 0
ro 270
xt "39500,3625,41000,4375"
)
(Line
uid 160,0
sl 0
ro 270
xt "39000,4000,39500,4000"
pts [
"39000,4000"
"39500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 161,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
font "arial,8,0"
)
xt "42000,3500,43900,4500"
st "CS5"
blo "42000,4300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 163,0
lang 10
decl (Decl
n "CS5"
t "std_ulogic"
eolc "-- CS for LMP7312s"
o 19
suid 21,0
)
declText (MLText
uid 164,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,33200,38500,34000"
st "CS5         : std_ulogic -- CS for LMP7312s
"
)
)
*30 (PortIoIn
uid 171,0
shape (CompositeShape
uid 172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 173,0
sl 0
ro 270
xt "-4000,11625,-2500,12375"
)
(Line
uid 174,0
sl 0
ro 270
xt "-2500,12000,-2000,12000"
pts [
"-2500,12000"
"-2000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
font "arial,8,0"
)
xt "-6700,11500,-5000,12500"
st "SDI"
ju 2
blo "-5000,12300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 177,0
lang 10
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- data from AD7687s SDO"
o 20
suid 22,0
)
declText (MLText
uid 178,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,34000,51000,34800"
st "SDI         : std_ulogic_vector(1 downto 0) -- data from AD7687s SDO
"
)
)
*32 (PortIoOut
uid 185,0
shape (CompositeShape
uid 186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 187,0
sl 0
ro 270
xt "107500,12625,109000,13375"
)
(Line
uid 188,0
sl 0
ro 270
xt "107000,13000,107500,13000"
pts [
"107000,13000"
"107500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 189,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
font "arial,8,0"
)
xt "110000,12500,112800,13500"
st "SCK16"
blo "110000,13300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 191,0
lang 10
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- SCK to AD7687s"
o 21
suid 23,0
)
declText (MLText
uid 192,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,34800,47500,35600"
st "SCK16       : std_ulogic_vector(1 downto 0) -- SCK to AD7687s
"
)
)
*34 (PortIoOut
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 270
xt "107500,13625,109000,14375"
)
(Line
uid 202,0
sl 0
ro 270
xt "107000,14000,107500,14000"
pts [
"107000,14000"
"107500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
font "arial,8,0"
)
xt "110000,13500,112100,14500"
st "SDO"
blo "110000,14300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 205,0
lang 10
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- data to LMP7312 SDI"
o 22
suid 24,0
)
declText (MLText
uid 206,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,35600,50000,36400"
st "SDO         : std_ulogic_vector(1 downto 0) -- data to LMP7312 SDI
"
)
)
*36 (PortIoOut
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "107500,14625,109000,15375"
)
(Line
uid 216,0
sl 0
ro 270
xt "107000,15000,107500,15000"
pts [
"107000,15000"
"107500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "110000,14500,112400,15500"
st "SCK5"
blo "110000,15300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 219,0
lang 10
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- SCK to LMP7312s"
o 23
suid 25,0
)
declText (MLText
uid 220,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,36400,48000,37200"
st "SCK5        : std_ulogic_vector(1 downto 0) -- SCK to LMP7312s
"
)
)
*38 (SaComponent
uid 263,0
optionalChildren [
*39 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "15000,5625,15750,6375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "11900,5500,14000,6500"
st "SDO"
ju 2
blo "14000,6300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "SDO"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*40 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "15000,6625,15750,7375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "12000,6500,14000,7500"
st "SCK"
ju 2
blo "14000,7300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "SCK"
t "std_ulogic"
eolc "-- 5 MHz max"
preAdd 0
posAdd 0
o 2
)
)
)
*41 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8250,5625,9000,6375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "10000,5500,11200,6500"
st "DI"
blo "10000,6300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "DI"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*42 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,4625,9000,5375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "10000,4500,11600,5500"
st "WE"
blo "10000,5300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "WE"
t "std_ulogic"
preAdd 0
posAdd 0
o 4
)
)
)
*43 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,5625,9000,6375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "10000,5500,12000,6500"
st "Start"
blo "10000,6300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Start"
t "std_ulogic"
preAdd 0
posAdd 0
o 5
)
)
)
*44 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8250,2625,9000,3375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "10000,2500,11900,3500"
st "CLK"
blo "10000,3300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "CLK"
t "std_ulogic"
eolc "-- 30 MHz max"
preAdd 0
posAdd 0
o 6
)
)
)
*45 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8250,3625,9000,4375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
font "arial,8,0"
)
xt "10000,3500,12000,4500"
st "RST"
blo "10000,4300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "RST"
t "std_ulogic"
preAdd 0
posAdd 0
o 7
)
)
)
*46 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 302,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "15000,2625,15750,3375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
font "arial,8,0"
)
xt "12400,2500,14000,3500"
st "DO"
ju 2
blo "14000,3300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "DO"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*47 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 306,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "15000,3625,15750,4375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
font "arial,8,0"
)
xt "11900,3500,14000,4500"
st "RDY"
ju 2
blo "14000,4300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "RDY"
t "std_ulogic"
preAdd 0
posAdd 0
o 9
)
)
)
*48 (PortMapFrame
uid 907,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 908,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,0,17000,10000"
)
portMapText (BiTextGroup
uid 909,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 910,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,10000,24000,17000"
st "CLK => CLK,
DI => CfgData,
RST => RST,
DO => DO5_0,
RDY => Rdy(0),
SCK => SCK5(0),
SDO => SDO(0),"
)
second (MLText
uid 911,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,17000,23700,19000"
st "WE => S5WE(0),
Start => Start"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 264,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,2000,15000,8000"
)
showPorts 0
ttg (MlTextGroup
uid 265,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 266,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "10150,7000,15450,8000"
st "idx_fpga_lib"
blo "10150,7800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 267,0
va (VaSet
font "arial,8,1"
)
xt "10150,8000,13050,9000"
st "ana_s5"
blo "10150,8800"
tm "CptNameMgr"
)
*51 (Text
uid 268,0
va (VaSet
font "arial,8,1"
)
xt "10150,9000,13850,10000"
st "ana_s5_0"
blo "10150,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 269,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 270,0
text (MLText
uid 271,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8450,-800,37950,0"
st "DEF_CFG = DEF_CFG    ( std_logic_vector(4 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "DEF_CFG"
)
]
)
viewicon (ZoomableIcon
uid 272,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,6250,10750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 363,0
optionalChildren [
*53 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58000,2625,58750,3375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "54900,2500,57000,3500"
st "SDO"
ju 2
blo "57000,3300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "SDO"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*54 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58000,3625,58750,4375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
font "arial,8,0"
)
xt "55000,3500,57000,4500"
st "SCK"
ju 2
blo "57000,4300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "SCK"
t "std_ulogic"
eolc "-- 5 MHz max"
preAdd 0
posAdd 0
o 2
)
)
)
*55 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "51250,6625,52000,7375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,8,0"
)
xt "53000,6500,54200,7500"
st "DI"
blo "53000,7300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "DI"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*56 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,5625,52000,6375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "53000,5500,54600,6500"
st "WE"
blo "53000,6300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "WE"
t "std_ulogic"
preAdd 0
posAdd 0
o 4
)
)
)
*57 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,6625,52000,7375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "53000,6500,55000,7500"
st "Start"
blo "53000,7300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Start"
t "std_ulogic"
preAdd 0
posAdd 0
o 5
)
)
)
*58 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "51250,3625,52000,4375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "53000,3500,54900,4500"
st "CLK"
blo "53000,4300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "CLK"
t "std_ulogic"
eolc "-- 30 MHz max"
preAdd 0
posAdd 0
o 6
)
)
)
*59 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "51250,4625,52000,5375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
font "arial,8,0"
)
xt "53000,4500,55000,5500"
st "RST"
blo "53000,5300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "RST"
t "std_ulogic"
preAdd 0
posAdd 0
o 7
)
)
)
*60 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58000,4625,58750,5375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
font "arial,8,0"
)
xt "55400,4500,57000,5500"
st "DO"
ju 2
blo "57000,5300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "DO"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*61 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58000,5625,58750,6375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
font "arial,8,0"
)
xt "54900,5500,57000,6500"
st "RDY"
ju 2
blo "57000,6300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "RDY"
t "std_ulogic"
preAdd 0
posAdd 0
o 9
)
)
)
*62 (PortMapFrame
uid 934,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 935,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "50000,0,60000,10000"
)
portMapText (BiTextGroup
uid 936,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 937,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,10000,67000,17000"
st "CLK => CLK,
DI => CfgData,
RST => RST,
DO => DO5_1,
RDY => Rdy(1),
SCK => SCK5(1),
SDO => SDO(1),"
)
second (MLText
uid 938,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,17000,66700,19000"
st "WE => S5WE(1),
Start => Start"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 364,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "52000,2000,58000,8000"
)
showPorts 0
ttg (MlTextGroup
uid 365,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 366,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "53150,7000,58450,8000"
st "idx_fpga_lib"
blo "53150,7800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 367,0
va (VaSet
font "arial,8,1"
)
xt "53150,8000,56050,9000"
st "ana_s5"
blo "53150,8800"
tm "CptNameMgr"
)
*65 (Text
uid 368,0
va (VaSet
font "arial,8,1"
)
xt "53150,9000,56850,10000"
st "ana_s5_1"
blo "53150,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 369,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 370,0
text (MLText
uid 371,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "51450,-800,80950,0"
st "DEF_CFG = DEF_CFG    ( std_logic_vector(4 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "DEF_CFG"
)
]
)
viewicon (ZoomableIcon
uid 372,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "52250,6250,53750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 491,0
optionalChildren [
*67 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,5625,73000,6375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
font "arial,8,0"
)
xt "74000,5500,75900,6500"
st "CLK"
blo "74000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
)
)
)
*68 (CptPort
uid 505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,3625,73000,4375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 508,0
va (VaSet
font "arial,8,0"
)
xt "74000,3500,76000,4500"
st "RST"
blo "74000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 2
)
)
)
*69 (CptPort
uid 509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 510,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,6625,73000,7375"
)
tg (CPTG
uid 511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 512,0
va (VaSet
font "arial,8,0"
)
xt "74000,6500,75700,7500"
st "SDI"
blo "74000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic"
o 3
)
)
)
*70 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,4625,73000,5375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
font "arial,8,0"
)
xt "74000,4500,76000,5500"
st "Start"
blo "74000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "Start"
t "std_ulogic"
o 4
)
)
)
*71 (CptPort
uid 517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 518,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,4625,79750,5375"
)
tg (CPTG
uid 519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 520,0
va (VaSet
font "arial,8,0"
)
xt "76400,4500,78000,5500"
st "DO"
ju 2
blo "78000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*72 (CptPort
uid 521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 522,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,3625,79750,4375"
)
tg (CPTG
uid 523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 524,0
va (VaSet
font "arial,8,0"
)
xt "75900,3500,78000,4500"
st "RDY"
ju 2
blo "78000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDY"
t "std_ulogic"
o 6
)
)
)
*73 (CptPort
uid 525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 526,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,6625,79750,7375"
)
tg (CPTG
uid 527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 528,0
va (VaSet
font "arial,8,0"
)
xt "76000,6500,78000,7500"
st "SCK"
ju 2
blo "78000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 492,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,3000,79000,8000"
)
showPorts 0
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 493,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 494,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "73950,7000,79250,8000"
st "idx_fpga_lib"
blo "73950,7800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 495,0
va (VaSet
font "arial,8,1"
)
xt "73950,8000,77250,9000"
st "ana_s16"
blo "73950,8800"
tm "CptNameMgr"
)
*76 (Text
uid 496,0
va (VaSet
font "arial,8,1"
)
xt "73950,9000,78050,10000"
st "ana_s16_0"
blo "73950,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 497,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 498,0
text (MLText
uid 499,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "63450,-9500,63450,-9500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 500,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,6250,74750,7750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 571,0
optionalChildren [
*78 (CptPort
uid 581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 582,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92250,5625,93000,6375"
)
tg (CPTG
uid 583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 584,0
va (VaSet
font "arial,8,0"
)
xt "94000,5500,95900,6500"
st "CLK"
blo "94000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
)
)
)
*79 (CptPort
uid 585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92250,4625,93000,5375"
)
tg (CPTG
uid 587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
font "arial,8,0"
)
xt "94000,4500,96000,5500"
st "RST"
blo "94000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 2
)
)
)
*80 (CptPort
uid 589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 590,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92250,6625,93000,7375"
)
tg (CPTG
uid 591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 592,0
va (VaSet
font "arial,8,0"
)
xt "94000,6500,95700,7500"
st "SDI"
blo "94000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic"
o 3
)
)
)
*81 (CptPort
uid 593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 594,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92250,3625,93000,4375"
)
tg (CPTG
uid 595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
font "arial,8,0"
)
xt "94000,3500,96000,4500"
st "Start"
blo "94000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "Start"
t "std_ulogic"
o 4
)
)
)
*82 (CptPort
uid 597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 598,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "99000,5625,99750,6375"
)
tg (CPTG
uid 599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 600,0
va (VaSet
font "arial,8,0"
)
xt "96400,5500,98000,6500"
st "DO"
ju 2
blo "98000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*83 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 602,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "99000,4625,99750,5375"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
font "arial,8,0"
)
xt "95900,4500,98000,5500"
st "RDY"
ju 2
blo "98000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDY"
t "std_ulogic"
o 6
)
)
)
*84 (CptPort
uid 605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 606,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "99000,3625,99750,4375"
)
tg (CPTG
uid 607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 608,0
va (VaSet
font "arial,8,0"
)
xt "96000,3500,98000,4500"
st "SCK"
ju 2
blo "98000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 572,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,3000,99000,8000"
)
showPorts 0
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 573,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 574,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "93950,7000,99250,8000"
st "idx_fpga_lib"
blo "93950,7800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 575,0
va (VaSet
font "arial,8,1"
)
xt "93950,8000,97250,9000"
st "ana_s16"
blo "93950,8800"
tm "CptNameMgr"
)
*87 (Text
uid 576,0
va (VaSet
font "arial,8,1"
)
xt "93950,9000,98050,10000"
st "ana_s16_1"
blo "93950,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 577,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 578,0
text (MLText
uid 579,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "83450,-9500,83450,-9500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 580,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,6250,94750,7750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 699,0
optionalChildren [
*89 (CptPort
uid 709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 710,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,1625,30000,2375"
)
tg (CPTG
uid 711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 712,0
va (VaSet
font "arial,8,0"
)
xt "31000,1500,32900,2500"
st "CLK"
blo "31000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
)
)
)
*90 (CptPort
uid 713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 714,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,2625,38750,3375"
)
tg (CPTG
uid 715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 716,0
va (VaSet
font "arial,8,0"
)
xt "34900,2500,37000,3500"
st "Conv"
ju 2
blo "37000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 7
)
)
)
*91 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,625,30000,1375"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 720,0
va (VaSet
font "arial,8,0"
)
xt "31000,500,33000,1500"
st "RST"
blo "31000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 2
)
)
)
*92 (CptPort
uid 721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,-375,30000,375"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
font "arial,8,0"
)
xt "31000,-500,33300,500"
st "RdyIn"
blo "31000,300"
)
)
thePort (LogicalPort
decl (Decl
n "RdyIn"
t "std_ulogic"
o 3
)
)
)
*93 (CptPort
uid 725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 726,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,5625,38750,6375"
)
tg (CPTG
uid 727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
font "arial,8,0"
)
xt "35000,5500,37000,6500"
st "Addr"
ju 2
blo "37000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*94 (CptPort
uid 729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 730,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,1625,38750,2375"
)
tg (CPTG
uid 731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 732,0
va (VaSet
font "arial,8,0"
)
xt "34100,1500,37000,2500"
st "RdyOut"
ju 2
blo "37000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 10
)
)
)
*95 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,6625,38750,7375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
font "arial,8,0"
)
xt "35000,6500,37000,7500"
st "Start"
ju 2
blo "37000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Start"
t "std_ulogic"
o 12
)
)
)
*96 (CptPort
uid 737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,2625,38750,3375"
)
tg (CPTG
uid 739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 740,0
va (VaSet
font "arial,8,0"
)
xt "34500,2500,37000,3500"
st "S5WE"
ju 2
blo "37000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "S5WE"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 11
)
)
)
*97 (CptPort
uid 741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 742,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,625,38750,1375"
)
tg (CPTG
uid 743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 744,0
va (VaSet
font "arial,8,0"
)
xt "33700,500,37000,1500"
st "RdWrEn"
ju 2
blo "37000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 9
)
)
)
*98 (CptPort
uid 745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 746,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,-375,38750,375"
)
tg (CPTG
uid 747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 748,0
va (VaSet
font "arial,8,0"
)
xt "34000,-500,37000,500"
st "NxtRow"
ju 2
blo "37000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NxtRow"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 8
)
)
)
*99 (CptPort
uid 749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 750,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,6625,30000,7375"
)
tg (CPTG
uid 751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 752,0
va (VaSet
font "arial,8,0"
)
xt "31000,6500,32700,7500"
st "SDI"
blo "31000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 4
)
)
)
*100 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38000,3625,38750,4375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
font "arial,8,0"
)
xt "35100,3500,37000,4500"
st "CS5"
ju 2
blo "37000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 6
)
)
)
*101 (PortMapFrame
uid 902,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 903,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,-3000,40000,10000"
)
portMapText (BiTextGroup
uid 904,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 905,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "40000,10000,49000,20000"
st "CLK => CLK,
RST => RST,
RdyIn => RdyIn,
SDI => SDI,
Addr => RAMAddr_int,
CS5 => CS5,
Conv => Conv,
NxtRow => Row,
RdWrEn => RdWrEn,
RdyOut => RdyOut,"
)
second (MLText
uid 906,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "40000,20000,46400,22000"
st "Start => Start,
S5WE => S5WE"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 700,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,-1000,38000,8000"
)
showPorts 0
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 702,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "31100,7000,36400,8000"
st "idx_fpga_lib"
blo "31100,7800"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 703,0
va (VaSet
font "arial,8,1"
)
xt "31100,8000,36300,9000"
st "ana_acquire"
blo "31100,8800"
tm "CptNameMgr"
)
*104 (Text
uid 704,0
va (VaSet
font "arial,8,1"
)
xt "31100,9000,36900,10000"
st "ana_acquire_i"
blo "31100,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 706,0
text (MLText
uid 707,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "21200,-11500,21200,-11500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 708,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,6250,31750,7750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*105 (HdlText
uid 829,0
optionalChildren [
*106 (EmbeddedText
uid 835,0
commentText (CommentText
uid 836,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 837,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,2000,26000,7000"
)
text (MLText
uid 838,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8200,2200,17800,6200"
st "
Ready : Process (Rdy) Is
  Begin
    if Rdy = \"1111\" then
      RdyIn <= '1';
    else
      RdyIn <= '0';
    end if;
  End Process;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 830,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,-8000,3000,-5000"
)
ttg (MlTextGroup
uid 831,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 832,0
va (VaSet
font "arial,8,1"
)
xt "200,-7500,2800,-6500"
st "Ready"
blo "200,-6700"
tm "HdlTextNameMgr"
)
*108 (Text
uid 833,0
va (VaSet
font "arial,8,1"
)
xt "200,-6500,1000,-5500"
st "1"
blo "200,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 834,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,-6750,1750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*109 (HdlText
uid 839,0
optionalChildren [
*110 (EmbeddedText
uid 845,0
commentText (CommentText
uid 846,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 847,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "19000,2000,37000,7000"
)
text (MLText
uid 848,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19200,2200,34400,6200"
st "
WData : Process (CLK) Is
    Variable CacheUaddr : unsigned(2 DOWNTO 0);
    Variable CacheAddr : integer range 7 DOWNTO 0;
  Begin
    if CLK'Event AND CLK = '1' then
      if RST = '1' then
        for i in 0 to 7 loop
          CfgCache0(i) <= DEF_CFG;
          CfgCache1(i) <= DEF_CFG;
        end loop;
      else
        for i in 0 to 2 loop
          CacheUaddr(i) := RAMAddr_int(i);
        end loop;
        CacheAddr := conv_integer(CacheUaddr);
        if RAMAddr_int(3) = '0' then
          AcqData(15 DOWNTO 0) <= std_logic_vector(DO16_0);
          AcqData(20 DOWNTO 16) <= CfgCache0(CacheAddr);
        else
          AcqData(15 DOWNTO 0) <= std_logic_vector(DO16_1);
          AcqData(20 DOWNTO 16) <= CfgCache1(CacheAddr);
        end if;
        AcqData(31 DOWNTO 21) <= (others => '0');
        if S5WE(0) = '1' then
          CfgCache0(CacheAddr) <= DO5_0;
        end if;
        if S5WE(1) = '1' then
          CfgCache1(CacheAddr) <= DO5_1;
        end if;
      end if;
    end if;
  End Process;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 840,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,-8000,14000,-5000"
)
ttg (MlTextGroup
uid 841,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 842,0
va (VaSet
font "arial,8,1"
)
xt "11000,-7500,14000,-6500"
st "WData"
blo "11000,-6700"
tm "HdlTextNameMgr"
)
*112 (Text
uid 843,0
va (VaSet
font "arial,8,1"
)
xt "11000,-6500,11800,-5500"
st "2"
blo "11000,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 844,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,-6750,12750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*113 (HdlText
uid 849,0
optionalChildren [
*114 (EmbeddedText
uid 855,0
commentText (CommentText
uid 856,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 857,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "30000,2000,48000,7000"
)
text (MLText
uid 858,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30200,2200,41000,3200"
st "
RAMAddr <= RAMAddr_int;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 850,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,-8000,25000,-5000"
)
ttg (MlTextGroup
uid 851,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 852,0
va (VaSet
font "arial,8,1"
)
xt "22650,-7500,24350,-6500"
st "eb1"
blo "22650,-6700"
tm "HdlTextNameMgr"
)
*116 (Text
uid 853,0
va (VaSet
font "arial,8,1"
)
xt "22650,-6500,23450,-5500"
st "3"
blo "22650,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 854,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,-6750,23750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*117 (CommentText
uid 859,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 860,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-5000,-16000,10000,-12000"
)
text (MLText
uid 861,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "arial,8,0"
)
xt "-4800,-15800,-4400,-14800"
st "


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*118 (GlobalConnector
uid 862,0
shape (Circle
uid 863,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-2000,15000,0,17000"
radius 1000
)
name (Text
uid 864,0
va (VaSet
font "arial,8,1"
)
xt "-1500,15500,-500,16500"
st "G"
blo "-1500,16300"
)
)
*119 (GlobalConnector
uid 871,0
shape (Circle
uid 872,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-2000,17000,0,19000"
radius 1000
)
name (Text
uid 873,0
va (VaSet
font "arial,8,1"
)
xt "-1500,17500,-500,18500"
st "G"
blo "-1500,18300"
)
)
*120 (BundleNet
uid 880,0
bundleNetName "bundle_ana_acquire_i_ana_s5_0_0"
bundleContents [
*121 (Wire
uid 890,0
shape (OrthoPolyLine
uid 891,0
sl 0
va (VaSet
vasetType 3
)
xt "176000,4000,179000,6000"
pts [
"176000,4000"
"179000,6000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 895,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "174000,3000,176000,4000"
st "Start"
blo "174000,3800"
tm "WireNameMgr"
)
)
on &3
)
*122 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
sl 0
va (VaSet
vasetType 3
)
xt "176000,5000,179000,8000"
pts [
"176000,5000"
"179000,8000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "171000,4000,173500,5000"
st "S5WE"
blo "171000,4800"
tm "WireNameMgr"
)
)
on &2
)
]
)
*123 (BundleNet
uid 912,0
bundleNetName "bundle_ana_acquire_i_ana_s5_1_0"
bundleContents [
*124 (Wire
uid 922,0
shape (OrthoPolyLine
uid 923,0
sl 0
va (VaSet
vasetType 3
)
xt "176000,4000,179000,6000"
pts [
"176000,4000"
"179000,6000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "174000,3000,176000,4000"
st "Start"
blo "174000,3800"
tm "WireNameMgr"
)
)
on &3
)
*125 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
sl 0
va (VaSet
vasetType 3
)
xt "176000,5000,179000,8000"
pts [
"176000,5000"
"179000,8000"
]
)
sat 32
eat 16
cm 0
stc 0
st 0
si 0
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "171000,4000,173500,5000"
st "S5WE"
blo "171000,4800"
tm "WireNameMgr"
)
)
on &2
)
]
)
*126 (Panel
uid 975,0
shape (RectFrame
uid 976,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-5000,-10000,30000,-3000"
)
title (TextAssociate
uid 977,0
ps "TopLeftStrategy"
text (Text
uid 978,0
va (VaSet
font "arial,8,1"
)
xt "-4000,-9000,-1200,-8000"
st "Panel0"
blo "-4000,-8200"
tm "PanelText"
)
)
allowRouting 0
)
*127 (Property
uid 979,0
pclass "HDS"
pname "DocView"
pvalue "ana_hwside_beh.vhdl"
ptn "String"
)
*128 (Property
uid 980,0
pclass "HDS"
pname "DocViewState"
pvalue "1288210786"
ptn "String"
)
*129 (Wire
uid 39,0
shape (OrthoPolyLine
uid 40,0
va (VaSet
vasetType 3
)
xt "-3000,16000,-2000,16000"
pts [
"-3000,16000"
"-2000,16000"
]
)
start &10
end &118
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 43,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-3000,15000,-1100,16000"
st "CLK"
blo "-3000,15800"
tm "WireNameMgr"
)
)
on &11
)
*130 (Wire
uid 53,0
shape (OrthoPolyLine
uid 54,0
va (VaSet
vasetType 3
)
xt "-3000,18000,-2000,18000"
pts [
"-3000,18000"
"-2000,18000"
]
)
start &12
end &119
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 57,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-4000,17000,-2000,18000"
st "RST"
blo "-4000,17800"
tm "WireNameMgr"
)
)
on &13
)
*131 (Wire
uid 81,0
optionalChildren [
*132 (BdJunction
uid 943,0
ps "OnConnectorStrategy"
shape (Circle
uid 944,0
va (VaSet
vasetType 1
)
xt "2600,12600,3400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 82,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,7000,52000,13000"
pts [
"-2000,13000"
"46000,13000"
"46000,7000"
"52000,7000"
]
)
start &16
end &55
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 85,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "46000,6000,49300,7000"
st "CfgData"
blo "46000,6800"
tm "WireNameMgr"
)
)
on &17
)
*133 (Wire
uid 95,0
shape (OrthoPolyLine
uid 96,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,6000,107000,6000"
pts [
"105000,6000"
"107000,6000"
]
)
end &18
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 99,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,5000,102400,6000"
st "AcqData"
blo "99000,5800"
tm "WireNameMgr"
)
)
on &19
)
*134 (Wire
uid 109,0
shape (OrthoPolyLine
uid 110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,5000,107000,5000"
pts [
"105000,5000"
"107000,5000"
]
)
end &20
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,4000,102800,5000"
st "RAMAddr"
blo "99000,4800"
tm "WireNameMgr"
)
)
on &21
)
*135 (Wire
uid 179,0
optionalChildren [
*136 (Ripper
uid 941,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"87000,8000"
"88000,7000"
]
uid 942,0
va (VaSet
vasetType 3
)
xt "87000,7000,88000,8000"
)
)
*137 (BdJunction
uid 945,0
ps "OnConnectorStrategy"
shape (Circle
uid 946,0
va (VaSet
vasetType 1
)
xt "23600,11600,24400,12400"
radius 400
)
)
*138 (Ripper
uid 949,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,12000"
"67000,11000"
]
uid 950,0
va (VaSet
vasetType 3
)
xt "67000,11000,68000,12000"
)
)
]
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,7000,87000,12000"
pts [
"-2000,12000"
"87000,12000"
"87000,7000"
]
)
start &30
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "86000,4300,87000,6000"
st "SDI"
blo "86800,6000"
tm "WireNameMgr"
)
)
on &31
)
*139 (Wire
uid 193,0
optionalChildren [
*140 (Ripper
uid 961,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"85000,8000"
"84000,7000"
]
uid 962,0
va (VaSet
vasetType 3
)
xt "84000,7000,85000,8000"
)
)
*141 (Ripper
uid 973,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"106000,13000"
"105000,12000"
]
uid 974,0
va (VaSet
vasetType 3
)
xt "105000,12000,106000,13000"
)
)
]
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,7000,107000,13000"
pts [
"85000,7000"
"85000,13000"
"107000,13000"
]
)
end &32
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84000,3200,85000,6000"
st "SCK16"
blo "84800,6000"
tm "WireNameMgr"
)
)
on &33
)
*142 (Wire
uid 207,0
optionalChildren [
*143 (Ripper
uid 957,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"22000,7000"
"21000,6000"
]
uid 958,0
va (VaSet
vasetType 3
)
xt "21000,6000,22000,7000"
)
)
*144 (Ripper
uid 965,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"65000,14000"
"64000,13000"
]
uid 966,0
va (VaSet
vasetType 3
)
xt "64000,13000,65000,14000"
)
)
]
shape (OrthoPolyLine
uid 208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,6000,107000,14000"
pts [
"22000,6000"
"22000,14000"
"107000,14000"
]
)
end &34
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,2900,22000,5000"
st "SDO"
blo "21800,5000"
tm "WireNameMgr"
)
)
on &35
)
*145 (Wire
uid 221,0
optionalChildren [
*146 (Ripper
uid 953,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,8000"
"20000,7000"
]
uid 954,0
va (VaSet
vasetType 3
)
xt "20000,7000,21000,8000"
)
)
*147 (Ripper
uid 969,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"66000,15000"
"65000,14000"
]
uid 970,0
va (VaSet
vasetType 3
)
xt "65000,14000,66000,15000"
)
)
]
shape (OrthoPolyLine
uid 222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,7000,107000,15000"
pts [
"21000,7000"
"21000,15000"
"107000,15000"
]
)
end &36
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,3600,21000,6000"
st "SCK5"
blo "20800,6000"
tm "WireNameMgr"
)
)
on &37
)
*148 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "15000,6000,21000,6000"
pts [
"15000,6000"
"21000,6000"
]
)
start &39
end &143
sat 32
eat 32
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "15000,5000,18100,6000"
st "SDO(0)"
blo "15000,5800"
tm "WireNameMgr"
)
)
on &35
)
*149 (Wire
uid 315,0
shape (OrthoPolyLine
uid 316,0
va (VaSet
vasetType 3
)
xt "15000,7000,20000,7000"
pts [
"15000,7000"
"20000,7000"
]
)
start &40
end &146
sat 32
eat 32
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "15000,6000,18400,7000"
st "SCK5(0)"
blo "15000,6800"
tm "WireNameMgr"
)
)
on &37
)
*150 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,6000,9000,13000"
pts [
"3000,13000"
"3000,6000"
"9000,6000"
]
)
start &132
end &41
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,5000,6300,6000"
st "CfgData"
blo "3000,5800"
tm "WireNameMgr"
)
)
on &17
)
*151 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "7000,3000,9000,3000"
pts [
"7000,3000"
"9000,3000"
]
)
end &44
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,2000,5900,3000"
st "CLK"
blo "4000,2800"
tm "WireNameMgr"
)
)
on &11
)
*152 (Wire
uid 345,0
shape (OrthoPolyLine
uid 346,0
va (VaSet
vasetType 3
)
xt "7000,4000,9000,4000"
pts [
"7000,4000"
"9000,4000"
]
)
end &45
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,3000,6000,4000"
st "RST"
blo "4000,3800"
tm "WireNameMgr"
)
)
on &13
)
*153 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,3000,17000,3000"
pts [
"15000,3000"
"17000,3000"
]
)
start &46
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "18000,2000,20800,3000"
st "DO5_0"
blo "18000,2800"
tm "WireNameMgr"
)
)
on &4
)
*154 (Wire
uid 357,0
shape (OrthoPolyLine
uid 358,0
va (VaSet
vasetType 3
)
xt "15000,4000,17000,4000"
pts [
"15000,4000"
"17000,4000"
]
)
start &47
sat 32
eat 16
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "18000,3000,20700,4000"
st "Rdy(0)"
blo "18000,3800"
tm "WireNameMgr"
)
)
on &8
)
*155 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "58000,3000,64000,13000"
pts [
"58000,3000"
"64000,3000"
"64000,13000"
]
)
start &53
end &144
sat 32
eat 32
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,2000,62100,3000"
st "SDO(1)"
blo "59000,2800"
tm "WireNameMgr"
)
)
on &35
)
*156 (Wire
uid 415,0
shape (OrthoPolyLine
uid 416,0
va (VaSet
vasetType 3
)
xt "58000,4000,65000,14000"
pts [
"58000,4000"
"65000,4000"
"65000,14000"
]
)
start &54
end &147
sat 32
eat 32
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,3000,62400,4000"
st "SCK5(1)"
blo "59000,3800"
tm "WireNameMgr"
)
)
on &37
)
*157 (Wire
uid 439,0
shape (OrthoPolyLine
uid 440,0
va (VaSet
vasetType 3
)
xt "50000,4000,52000,4000"
pts [
"50000,4000"
"52000,4000"
]
)
end &58
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47000,3000,48900,4000"
st "CLK"
blo "47000,3800"
tm "WireNameMgr"
)
)
on &11
)
*158 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "50000,5000,52000,5000"
pts [
"50000,5000"
"52000,5000"
]
)
end &59
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47000,4000,49000,5000"
st "RST"
blo "47000,4800"
tm "WireNameMgr"
)
)
on &13
)
*159 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,5000,60000,5000"
pts [
"58000,5000"
"60000,5000"
]
)
start &60
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,4000,63800,5000"
st "DO5_1"
blo "61000,4800"
tm "WireNameMgr"
)
)
on &5
)
*160 (Wire
uid 457,0
shape (OrthoPolyLine
uid 458,0
va (VaSet
vasetType 3
)
xt "58000,6000,60000,6000"
pts [
"58000,6000"
"60000,6000"
]
)
start &61
sat 32
eat 16
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,5000,63700,6000"
st "Rdy(1)"
blo "61000,5800"
tm "WireNameMgr"
)
)
on &8
)
*161 (Wire
uid 529,0
shape (OrthoPolyLine
uid 530,0
va (VaSet
vasetType 3
)
xt "71000,6000,73000,6000"
pts [
"71000,6000"
"73000,6000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 534,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,5000,69900,6000"
st "CLK"
blo "68000,5800"
tm "WireNameMgr"
)
)
on &11
)
*162 (Wire
uid 535,0
shape (OrthoPolyLine
uid 536,0
va (VaSet
vasetType 3
)
xt "71000,4000,73000,4000"
pts [
"71000,4000"
"73000,4000"
]
)
end &68
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,3000,70000,4000"
st "RST"
blo "68000,3800"
tm "WireNameMgr"
)
)
on &13
)
*163 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "67000,7000,73000,11000"
pts [
"67000,11000"
"67000,7000"
"73000,7000"
]
)
start &138
end &69
sat 32
eat 32
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,6000,70700,7000"
st "SDI(0)"
blo "68000,6800"
tm "WireNameMgr"
)
)
on &31
)
*164 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "71000,5000,73000,5000"
pts [
"71000,5000"
"73000,5000"
]
)
end &70
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,4000,70000,5000"
st "Start"
blo "68000,4800"
tm "WireNameMgr"
)
)
on &3
)
*165 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "79000,5000,81000,5000"
pts [
"79000,5000"
"81000,5000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "82000,4000,85200,5000"
st "DO16_0"
blo "82000,4800"
tm "WireNameMgr"
)
)
on &6
)
*166 (Wire
uid 559,0
shape (OrthoPolyLine
uid 560,0
va (VaSet
vasetType 3
)
xt "79000,4000,81000,4000"
pts [
"79000,4000"
"81000,4000"
]
)
start &72
sat 32
eat 16
sl "(2)"
stc 0
st 0
si 0
tg (WTG
uid 563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 564,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "82000,3000,84700,4000"
st "Rdy(2)"
blo "82000,3800"
tm "WireNameMgr"
)
)
on &8
)
*167 (Wire
uid 565,0
shape (OrthoPolyLine
uid 566,0
va (VaSet
vasetType 3
)
xt "79000,7000,84000,7000"
pts [
"79000,7000"
"84000,7000"
]
)
start &73
end &140
sat 32
eat 32
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 570,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "78000,6000,81800,7000"
st "SCK16(0)"
blo "78000,6800"
tm "WireNameMgr"
)
)
on &33
)
*168 (Wire
uid 609,0
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "91000,6000,93000,6000"
pts [
"91000,6000"
"93000,6000"
]
)
end &78
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,5000,89900,6000"
st "CLK"
blo "88000,5800"
tm "WireNameMgr"
)
)
on &11
)
*169 (Wire
uid 615,0
shape (OrthoPolyLine
uid 616,0
va (VaSet
vasetType 3
)
xt "91000,5000,93000,5000"
pts [
"91000,5000"
"93000,5000"
]
)
end &79
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,4000,90000,5000"
st "RST"
blo "88000,4800"
tm "WireNameMgr"
)
)
on &13
)
*170 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "88000,7000,93000,7000"
pts [
"88000,7000"
"93000,7000"
]
)
start &136
end &80
sat 32
eat 32
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,6000,90700,7000"
st "SDI(1)"
blo "88000,6800"
tm "WireNameMgr"
)
)
on &31
)
*171 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
)
xt "91000,4000,93000,4000"
pts [
"91000,4000"
"93000,4000"
]
)
end &81
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,3000,90000,4000"
st "Start"
blo "88000,3800"
tm "WireNameMgr"
)
)
on &3
)
*172 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "99000,6000,101000,6000"
pts [
"99000,6000"
"101000,6000"
]
)
start &82
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "102000,5000,105200,6000"
st "DO16_1"
blo "102000,5800"
tm "WireNameMgr"
)
)
on &7
)
*173 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "99000,5000,101000,5000"
pts [
"99000,5000"
"101000,5000"
]
)
start &83
ss 0
es 0
sat 32
eat 16
sl "(3)"
stc 0
st 0
si 0
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "102000,4000,104700,5000"
st "Rdy(3)"
blo "102000,4800"
tm "WireNameMgr"
)
)
on &8
)
*174 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "99000,4000,105000,12000"
pts [
"99000,4000"
"105000,4000"
"105000,12000"
]
)
start &84
end &141
sat 32
eat 32
sl "(1)"
stc 0
st 0
si 0
tg (WTG
uid 649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 650,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,3000,102800,4000"
st "SCK16(1)"
blo "99000,3800"
tm "WireNameMgr"
)
)
on &33
)
*175 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "28000,2000,30000,2000"
pts [
"28000,2000"
"30000,2000"
]
)
end &89
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25000,1000,26900,2000"
st "CLK"
blo "25000,1800"
tm "WireNameMgr"
)
)
on &11
)
*176 (Wire
uid 763,0
shape (OrthoPolyLine
uid 764,0
va (VaSet
vasetType 3
)
xt "28000,1000,30000,1000"
pts [
"28000,1000"
"30000,1000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 768,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25000,0,27000,1000"
st "RST"
blo "25000,800"
tm "WireNameMgr"
)
)
on &13
)
*177 (Wire
uid 769,0
shape (OrthoPolyLine
uid 770,0
va (VaSet
vasetType 3
)
xt "28000,0,30000,0"
pts [
"28000,0"
"30000,0"
]
)
end &92
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 774,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25000,-1000,27300,0"
st "RdyIn"
blo "25000,-200"
tm "WireNameMgr"
)
)
on &1
)
*178 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
)
xt "24000,7000,30000,12000"
pts [
"24000,12000"
"24000,7000"
"30000,7000"
]
)
start &137
end &99
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25000,6000,26700,7000"
st "SDI"
blo "25000,6800"
tm "WireNameMgr"
)
)
on &31
)
*179 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
)
xt "38000,6000,40000,6000"
pts [
"38000,6000"
"40000,6000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 786,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,5000,46400,6000"
st "RAMAddr_int"
blo "41000,5800"
tm "WireNameMgr"
)
)
on &9
)
*180 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "38000,3000,39000,3000"
pts [
"38000,3000"
"39000,3000"
]
)
start &90
end &26
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,2000,39100,3000"
st "Conv"
blo "37000,2800"
tm "WireNameMgr"
)
)
on &27
)
*181 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
)
xt "38000,4000,39000,4000"
pts [
"38000,4000"
"39000,4000"
]
)
start &100
end &28
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,3000,39900,4000"
st "CS5"
blo "38000,3800"
tm "WireNameMgr"
)
)
on &29
)
*182 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "38000,0,39000,0"
pts [
"38000,0"
"39000,0"
]
)
start &98
end &14
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36000,-1000,37900,0"
st "Row"
blo "36000,-200"
tm "WireNameMgr"
)
)
on &15
)
*183 (Wire
uid 805,0
shape (OrthoPolyLine
uid 806,0
va (VaSet
vasetType 3
)
xt "38000,1000,39000,1000"
pts [
"38000,1000"
"39000,1000"
]
)
start &97
end &22
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 810,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,0,40300,1000"
st "RdWrEn"
blo "37000,800"
tm "WireNameMgr"
)
)
on &23
)
*184 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
)
xt "38000,2000,39000,2000"
pts [
"38000,2000"
"39000,2000"
]
)
start &94
end &24
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 816,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,1000,39900,2000"
st "RdyOut"
blo "37000,1800"
tm "WireNameMgr"
)
)
on &25
)
*185 (Bundle
uid 881,0
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "1000,6998,44000,9000"
pts [
"39996,6998"
"44000,7000"
"44000,9000"
"1000,9000"
"1000,7000"
"7004,6998"
]
)
start &101
end &48
sat 2
eat 1
textGroup (BiTextGroup
uid 887,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 888,0
va (VaSet
font "arial,8,0"
)
xt "41000,6000,54000,7000"
st "bundle_ana_acquire_i_ana_s5_0_0"
blo "41000,6800"
tm "BundleNameMgr"
)
second (MLText
uid 889,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,7000,46300,8000"
st "(S5WE,Start)"
tm "BundleContentsMgr"
)
)
bundleNet &120
)
&121
&122
*186 (Bundle
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "39996,3000,50004,5000"
pts [
"39996,4999"
"44000,5000"
"44000,3000"
"50004,3002"
]
)
start &101
end &62
sat 2
eat 1
textGroup (BiTextGroup
uid 919,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 920,0
va (VaSet
font "arial,8,0"
)
xt "41000,4000,54000,5000"
st "bundle_ana_acquire_i_ana_s5_1_0"
blo "41000,4800"
tm "BundleNameMgr"
)
second (MLText
uid 921,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,5000,46300,6000"
st "(S5WE,Start)"
tm "BundleContentsMgr"
)
)
bundleNet &123
)
&124
&125
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *187 (PackageList
uid 1027,0
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 1028,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,24000,5400,25000"
st "Package List"
blo "0,24800"
)
*189 (MLText
uid 1029,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,25000,10900,28000"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1030,0
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 1031,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,24000,28100,25000"
st "Compiler Directives"
blo "20000,24800"
)
*191 (Text
uid 1032,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,25000,29600,26000"
st "Pre-module directives:"
blo "20000,25800"
)
*192 (MLText
uid 1033,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,26000,27500,28000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*193 (Text
uid 1034,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,28000,30100,29000"
st "Post-module directives:"
blo "20000,28800"
)
*194 (MLText
uid 1035,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,24000,20000,24000"
tm "BdCompilerDirectivesTextMgr"
)
*195 (Text
uid 1036,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,29000,29900,30000"
st "End-module directives:"
blo "20000,29800"
)
*196 (MLText
uid 1037,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,30000,20000,30000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-8300,-10000,113800,19000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 1037,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*198 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*199 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*201 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*202 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*204 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*205 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*207 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*208 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*210 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*211 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*213 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*215 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*217 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 10
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,24000,18400,25000"
st "Declarations"
blo "13000,24800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,25000,15700,26000"
st "Ports:"
blo "13000,25800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,37200,16800,38200"
st "Pre User:"
blo "13000,38000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,38200,50500,42200"
st "type cache_t is array (7 DOWNTO 0) of std_logic_vector(4 DOWNTO 0);

SIGNAL CfgCache0 : cache_t; 

SIGNAL CfgCache1 : cache_t; 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,42200,20100,43200"
st "Diagram Signals:"
blo "13000,43000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13000,50400,17700,51400"
st "Post User:"
blo "13000,51200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "15000,51400,47000,53800"
st "--FOR ALL : ana_acquire USE ENTITY idx_fpga_lib.ana_acquire;
--FOR ALL : ana_s16 USE ENTITY idx_fpga_lib.ana_s16;
--FOR ALL : ana_s5 USE ENTITY idx_fpga_lib.ana_s5;
"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 25,0
usingSuid 1
emptyRow *218 (LEmptyRow
)
optionalChildren [
*219 (RefLabelRowHdr
)
*220 (TitleRowHdr
)
*221 (FilterRowHdr
)
*222 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*223 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*224 (GroupColHdr
tm "GroupColHdrMgr"
)
*225 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*226 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*227 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*228 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*229 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*230 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*231 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdyIn"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 981,0
)
*232 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "S5WE"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 983,0
)
*233 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Start"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 985,0
)
*234 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "DO5_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 987,0
)
*235 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "DO5_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 989,0
)
*236 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "DO16_0"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 991,0
)
*237 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "DO16_1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 993,0
)
*238 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Rdy"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 995,0
)
*239 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RAMAddr_int"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 997,0
)
*240 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "CLK"
t "std_logic"
o 10
suid 12,0
)
)
uid 999,0
)
*241 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "RST"
t "std_logic"
o 11
suid 13,0
)
)
uid 1001,0
)
*242 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(2 downto 0)"
o 12
suid 14,0
)
)
uid 1003,0
)
*243 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "CfgData"
t "std_logic_vector"
b "(4 downto 0)"
o 13
suid 15,0
)
)
uid 1005,0
)
*244 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 downto 0)"
o 14
suid 16,0
)
)
uid 1007,0
)
*245 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "RAMAddr"
t "std_logic_vector"
b "(7 downto 0)"
o 15
suid 17,0
)
)
uid 1009,0
)
*246 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 16
suid 18,0
)
)
uid 1011,0
)
*247 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 17
suid 19,0
)
)
uid 1013,0
)
*248 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "Conv"
t "std_ulogic"
eolc "-- Conv and SDI to AD7687s"
o 18
suid 20,0
)
)
uid 1015,0
)
*249 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "CS5"
t "std_ulogic"
eolc "-- CS for LMP7312s"
o 19
suid 21,0
)
)
uid 1017,0
)
*250 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- data from AD7687s SDO"
o 20
suid 22,0
)
)
uid 1019,0
)
*251 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- SCK to AD7687s"
o 21
suid 23,0
)
)
uid 1021,0
)
*252 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- data to LMP7312 SDI"
o 22
suid 24,0
)
)
uid 1023,0
)
*253 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 downto 0)"
eolc "-- SCK to LMP7312s"
o 23
suid 25,0
)
)
uid 1025,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*254 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *255 (MRCItem
litem &218
pos 3
dimension 20
)
optionalChildren [
*256 (MRCItem
litem &219
pos 0
dimension 20
)
*257 (MRCItem
litem &220
pos 1
dimension 23
)
*258 (MRCItem
litem &221
pos 2
hidden 1
dimension 20
)
*259 (MRCItem
litem &231
pos 0
dimension 20
uid 982,0
)
*260 (MRCItem
litem &232
pos 1
dimension 20
uid 984,0
)
*261 (MRCItem
litem &233
pos 2
dimension 20
uid 986,0
)
*262 (MRCItem
litem &234
pos 3
dimension 20
uid 988,0
)
*263 (MRCItem
litem &235
pos 4
dimension 20
uid 990,0
)
*264 (MRCItem
litem &236
pos 5
dimension 20
uid 992,0
)
*265 (MRCItem
litem &237
pos 6
dimension 20
uid 994,0
)
*266 (MRCItem
litem &238
pos 7
dimension 20
uid 996,0
)
*267 (MRCItem
litem &239
pos 8
dimension 20
uid 998,0
)
*268 (MRCItem
litem &240
pos 9
dimension 20
uid 1000,0
)
*269 (MRCItem
litem &241
pos 10
dimension 20
uid 1002,0
)
*270 (MRCItem
litem &242
pos 11
dimension 20
uid 1004,0
)
*271 (MRCItem
litem &243
pos 12
dimension 20
uid 1006,0
)
*272 (MRCItem
litem &244
pos 13
dimension 20
uid 1008,0
)
*273 (MRCItem
litem &245
pos 14
dimension 20
uid 1010,0
)
*274 (MRCItem
litem &246
pos 15
dimension 20
uid 1012,0
)
*275 (MRCItem
litem &247
pos 16
dimension 20
uid 1014,0
)
*276 (MRCItem
litem &248
pos 17
dimension 20
uid 1016,0
)
*277 (MRCItem
litem &249
pos 18
dimension 20
uid 1018,0
)
*278 (MRCItem
litem &250
pos 19
dimension 20
uid 1020,0
)
*279 (MRCItem
litem &251
pos 20
dimension 20
uid 1022,0
)
*280 (MRCItem
litem &252
pos 21
dimension 20
uid 1024,0
)
*281 (MRCItem
litem &253
pos 22
dimension 20
uid 1026,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*282 (MRCItem
litem &222
pos 0
dimension 20
)
*283 (MRCItem
litem &224
pos 1
dimension 50
)
*284 (MRCItem
litem &225
pos 2
dimension 100
)
*285 (MRCItem
litem &226
pos 3
dimension 50
)
*286 (MRCItem
litem &227
pos 4
dimension 100
)
*287 (MRCItem
litem &228
pos 5
dimension 100
)
*288 (MRCItem
litem &229
pos 6
dimension 50
)
*289 (MRCItem
litem &230
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *290 (LEmptyRow
)
optionalChildren [
*291 (RefLabelRowHdr
)
*292 (TitleRowHdr
)
*293 (FilterRowHdr
)
*294 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*295 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*296 (GroupColHdr
tm "GroupColHdrMgr"
)
*297 (NameColHdr
tm "GenericNameColHdrMgr"
)
*298 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*299 (InitColHdr
tm "GenericValueColHdrMgr"
)
*300 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*301 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*302 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *303 (MRCItem
litem &290
pos 3
dimension 20
)
optionalChildren [
*304 (MRCItem
litem &291
pos 0
dimension 20
)
*305 (MRCItem
litem &292
pos 1
dimension 23
)
*306 (MRCItem
litem &293
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*307 (MRCItem
litem &294
pos 0
dimension 20
)
*308 (MRCItem
litem &296
pos 1
dimension 50
)
*309 (MRCItem
litem &297
pos 2
dimension 100
)
*310 (MRCItem
litem &298
pos 3
dimension 100
)
*311 (MRCItem
litem &299
pos 4
dimension 50
)
*312 (MRCItem
litem &300
pos 5
dimension 50
)
*313 (MRCItem
litem &301
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
