#! /workspace/S/huanglei/build/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/workspace/S/huanglei/build/lib/ivl/system.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_sys.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_textio.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/v2005_math.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/va_math.vpi";
S_0x19572e0 .scope module, "multi_pipe_tb" "multi_pipe_tb" 2 24;
 .timescale -9 -9;
v0x197f730_0 .net *"_ivl_0", 7 0, L_0x1980170;  1 drivers
L_0x7ff24cbb6018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x197f830_0 .net *"_ivl_3", 3 0, L_0x7ff24cbb6018;  1 drivers
v0x197f910_0 .net *"_ivl_4", 7 0, L_0x1980290;  1 drivers
L_0x7ff24cbb6060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x197f9d0_0 .net *"_ivl_7", 3 0, L_0x7ff24cbb6060;  1 drivers
v0x197fab0_0 .var "clk", 0 0;
v0x197fb50_0 .var/i "fail_count", 31 0;
v0x197fc10_0 .var/i "i", 31 0;
v0x197fcf0_0 .var "mul_a", 3 0;
v0x197fdb0_0 .var "mul_b", 3 0;
v0x197ff10_0 .net "mul_out", 7 0, v0x197f410_0;  1 drivers
v0x197ffe0_0 .net/s "perfect", 7 0, L_0x19803f0;  1 drivers
v0x19800a0_0 .var "rst_n", 0 0;
L_0x1980170 .concat [ 4 4 0 0], v0x197fcf0_0, L_0x7ff24cbb6018;
L_0x1980290 .concat [ 4 4 0 0], v0x197fdb0_0, L_0x7ff24cbb6060;
L_0x19803f0 .arith/mult 8, L_0x1980170, L_0x1980290;
S_0x1964b50 .scope module, "dut" "multi_pipe_4bit" 2 32, 2 3 0, S_0x19572e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "mul_a";
    .port_info 3 /INPUT 4 "mul_b";
    .port_info 4 /OUTPUT 8 "mul_out";
P_0x1964d30 .param/l "size" 0 2 4, +C4<00000000000000000000000000000100>;
v0x1967170_0 .net *"_ivl_0", 7 0, L_0x1980530;  1 drivers
L_0x7ff24cbb60a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x197eec0_0 .net *"_ivl_3", 3 0, L_0x7ff24cbb60a8;  1 drivers
v0x197efa0_0 .net *"_ivl_4", 7 0, L_0x1980620;  1 drivers
L_0x7ff24cbb60f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x197f060_0 .net *"_ivl_7", 3 0, L_0x7ff24cbb60f0;  1 drivers
v0x197f140_0 .net "clk", 0 0, v0x197fab0_0;  1 drivers
v0x197f250_0 .net "mul_a", 3 0, v0x197fcf0_0;  1 drivers
v0x197f330_0 .net "mul_b", 3 0, v0x197fdb0_0;  1 drivers
v0x197f410_0 .var "mul_out", 7 0;
v0x197f4f0_0 .net "product", 7 0, L_0x1980770;  1 drivers
v0x197f5d0_0 .net "rst_n", 0 0, v0x19800a0_0;  1 drivers
E_0x1962cd0/0 .event negedge, v0x197f5d0_0;
E_0x1962cd0/1 .event posedge, v0x197f140_0;
E_0x1962cd0 .event/or E_0x1962cd0/0, E_0x1962cd0/1;
L_0x1980530 .concat [ 4 4 0 0], v0x197fcf0_0, L_0x7ff24cbb60a8;
L_0x1980620 .concat [ 4 4 0 0], v0x197fdb0_0, L_0x7ff24cbb60f0;
L_0x1980770 .arith/mult 8, L_0x1980530, L_0x1980620;
    .scope S_0x1964b50;
T_0 ;
    %wait E_0x1962cd0;
    %load/vec4 v0x197f5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x197f410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x197f4f0_0;
    %assign/vec4 v0x197f410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x19572e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x197fb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x197fc10_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x19572e0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x197fab0_0;
    %inv;
    %store/vec4 v0x197fab0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x19572e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x197fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19800a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x197fcf0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x197fdb0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19800a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x197fc10_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x197fc10_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_func 2 60 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x197fcf0_0, 0, 4;
    %vpi_func 2 61 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x197fdb0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x197ffe0_0;
    %load/vec4 v0x197ff10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x197fb50_0;
    %addi 1, 0, 32;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x197fb50_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x197fb50_0, 0, 32;
    %delay 20, 0;
    %load/vec4 v0x197ffe0_0;
    %load/vec4 v0x197ff10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x197fb50_0;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x197fb50_0;
    %addi 1, 0, 32;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %store/vec4 v0x197fb50_0, 0, 32;
    %load/vec4 v0x197fc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x197fc10_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v0x197fb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 71 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 74 "$display", "===========Test completed with %d / 100 failures===========", v0x197fb50_0 {0 0 0};
T_3.7 ;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
