# vsim -c -novopt -suppress 12110 work.tb "+UVM_TESTNAME=freg_test" -l run.log -do "/*; add wave -r /*; run -all; exit;" -wlf waveform.wlf 
# Start time: 15:51:27 on Aug 08,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing /fetools/work_area/frontend/shreyasacharya/repo/RAL/RAL_APB/frontdoor/sim/work.tb
# Refreshing /fetools/work_area/frontend/shreyasacharya/repo/RAL/RAL_APB/frontdoor/sim/work.ral_top_sv_unit
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.ral_top_sv_unit
# Loading work.tb
# Refreshing /fetools/work_area/frontend/shreyasacharya/repo/RAL/RAL_APB/frontdoor/sim/work.top
# Loading work.top
# Refreshing /fetools/work_area/frontend/shreyasacharya/repo/RAL/RAL_APB/frontdoor/sim/work.ral_interface
# Loading work.ral_interface
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# /*
# invalid command name "/*"
#  add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test freg_test...
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO ../src/testbench/sequences/fctrl_seq.sv(17) @ 0: uvm_test_top.env.agent.seqr@@seq1 [SEQ] Initial Value -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fctrl_seq.sv(25) @ 0: uvm_test_top.env.agent.seqr@@seq1 [SEQ] After Set -> Desired Value: 5, Mirrored Value: 0
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 30: uvm_test_top.env.agent.drv [DRV] Wdata : 5, Addr : 0
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 50: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @741                       
#   begin_time                   time          64    0                          
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fctrl_seq.sv(31) @ 50: uvm_test_top.env.agent.seqr@@seq1 [SEQ] After Update -> Desired Value: 5, Mirrored Value: 5
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 90: uvm_test_top.env.agent.drv [DRV] Wdata : 5, Addr : 0
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 110: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @778                       
#   begin_time                   time          64    50                         
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fctrl_seq.sv(36) @ 110: uvm_test_top.env.agent.seqr@@seq1 [SEQ] After write to CTRL -> Desired Value: 5, Mirrored Value: 5
# -------------monitor begin----------
# UVM_INFO ../src/testbench/ral_scb.sv(29) @ 130: uvm_test_top.env.sb [SCOREBOARD] WRITE: Addr = 0, Data = 5
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 150: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : 0
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 170: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @790                       
#   begin_time                   time          64    110                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fctrl_seq.sv(41) @ 170: uvm_test_top.env.agent.seqr@@seq1 [SEQ] After read from CTRL -> Desired Value: 5, Mirrored Value: 5
# UVM_INFO ../src/testbench/sequences/rst1_seq.sv(50) @ 170: uvm_test_top.env.agent.seqr@@seq2 [SEQ] Reset value present in RAL model: 1
# UVM_INFO ../src/testbench/sequences/rst1_seq.sv(54) @ 170: uvm_test_top.env.agent.seqr@@seq2 [SEQ] Configured RAL reset value for reg1: 0xa5a50000
# UVM_INFO ../src/testbench/sequences/rst1_seq.sv(59) @ 170: uvm_test_top.env.agent.seqr@@seq2 [SEQ] Before reset -> Desired: 0x00000000, Mirrored: 0x00000000
# ---------- Applying reset to REG1  ------------
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 210: uvm_test_top.env.agent.drv [DRV] Rdata : 5, Addr : 4
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 230: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @802                       
#   begin_time                   time          64    170                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 230: reporter [RegModel] Register "regmodel.r1" value read from DUT (0x0000000000000000) does not match mirrored value (0x00000000a5a50000)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 230: reporter [RegModel] Field reg1_field (regmodel.r1[31:0]) mismatch read=32'h0 mirrored=32'ha5a50000 
# UVM_INFO ../src/testbench/sequences/rst1_seq.sv(77) @ 230: uvm_test_top.env.agent.seqr@@seq2 [SEQ] After reset -> Desired: 0x00000000, Mirrored (DUT): 0x00000000
# UVM_ERROR ../src/testbench/sequences/rst1_seq.sv(81) @ 230: uvm_test_top.env.agent.seqr@@seq2 [SEQ] Reset mismatch: DUT read = 0x00000000, Expected (RAL) = 0xa5a50000
# UVM_INFO ../src/testbench/sequences/rst2_seq.sv(49) @ 230: uvm_test_top.env.agent.seqr@@seq3 [SEQ] Reset value present in RAL model: 1
# UVM_INFO ../src/testbench/sequences/rst2_seq.sv(53) @ 230: uvm_test_top.env.agent.seqr@@seq3 [SEQ] Configured RAL reset value for reg2: 0x12349876
# UVM_INFO ../src/testbench/sequences/rst2_seq.sv(58) @ 230: uvm_test_top.env.agent.seqr@@seq3 [SEQ] Before reset -> Desired: 0x00000000, Mirrored: 0x00000000
# ---------- Applying reset to REG2  ------------
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 270: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : 8
# -------------monitor begin----------
# UVM_INFO ../src/testbench/ral_scb.sv(34) @ 270: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = 8, Data = 0
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 290: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @814                       
#   begin_time                   time          64    230                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 290: reporter [RegModel] Register "regmodel.r2" value read from DUT (0x0000000000000000) does not match mirrored value (0x0000000012349876)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 290: reporter [RegModel] Field reg2_field (regmodel.r2[31:0]) mismatch read=32'h0 mirrored=32'h12349876 
# UVM_INFO ../src/testbench/sequences/rst2_seq.sv(76) @ 290: uvm_test_top.env.agent.seqr@@seq3 [SEQ] After reset -> Desired: 0x00000000, Mirrored (DUT): 0x00000000
# UVM_ERROR ../src/testbench/sequences/rst2_seq.sv(80) @ 290: uvm_test_top.env.agent.seqr@@seq3 [SEQ] Reset mismatch: DUT read = 0x00000000, Expected (RAL) = 0x12349876
# UVM_INFO ../src/testbench/sequences/rst3_seq.sv(96) @ 290: uvm_test_top.env.agent.seqr@@seq4 [SEQ] Reset value present in RAL model: 1
# UVM_INFO ../src/testbench/sequences/rst3_seq.sv(100) @ 290: uvm_test_top.env.agent.seqr@@seq4 [SEQ] Configured RAL reset value for reg3: 0x5a5a5555
# UVM_INFO ../src/testbench/sequences/rst3_seq.sv(105) @ 290: uvm_test_top.env.agent.seqr@@seq4 [SEQ] Before reset -> Desired: 0x00000000, Mirrored: 0x00000000
# ---------- Applying reset to REG3 (RAL model) ------------
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 330: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : c
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 350: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @826                       
#   begin_time                   time          64    290                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 350: reporter [RegModel] Register "regmodel.r3" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000005a5a5555)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 350: reporter [RegModel] Field reg3_field (regmodel.r3[31:0]) mismatch read=32'h0 mirrored=32'h5a5a5555 
# UVM_INFO ../src/testbench/sequences/rst3_seq.sv(123) @ 350: uvm_test_top.env.agent.seqr@@seq4 [SEQ] After reset -> Desired: 0x00000000, Mirrored (DUT): 0x00000000
# UVM_ERROR ../src/testbench/sequences/rst3_seq.sv(127) @ 350: uvm_test_top.env.agent.seqr@@seq4 [SEQ] Reset mismatch: DUT read = 0x00000000, Expected (RAL) = 0x5a5a5555
# UVM_INFO ../src/testbench/sequences/rst4_seq.sv(50) @ 350: uvm_test_top.env.agent.seqr@@seq5 [SEQ] Reset value present in RAL model: 1
# UVM_INFO ../src/testbench/sequences/rst4_seq.sv(54) @ 350: uvm_test_top.env.agent.seqr@@seq5 [SEQ] Configured RAL reset value for reg4: 0x0000ffff
# UVM_INFO ../src/testbench/sequences/rst4_seq.sv(59) @ 350: uvm_test_top.env.agent.seqr@@seq5 [SEQ] Before reset -> Desired: 0x00000000, Mirrored: 0x00000000
# ---------- Applying reset to REG4  ------------
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 390: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : 10
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 410: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @838                       
#   begin_time                   time          64    350                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# -------------monitor begin----------
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 410: reporter [RegModel] Register "regmodel.r4" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000000000ffff)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 410: reporter [RegModel] Field reg4_field (regmodel.r4[31:0]) mismatch read=32'h0 mirrored=32'hffff 
# UVM_INFO ../src/testbench/sequences/rst4_seq.sv(77) @ 410: uvm_test_top.env.agent.seqr@@seq5 [SEQ] After reset -> Desired: 0x00000000, Mirrored (DUT): 0x00000000
# UVM_ERROR ../src/testbench/sequences/rst4_seq.sv(81) @ 410: uvm_test_top.env.agent.seqr@@seq5 [SEQ] Reset mismatch: DUT read = 0x00000000, Expected (RAL) = 0x0000ffff
# UVM_INFO ../src/testbench/ral_scb.sv(34) @ 410: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = 10, Data = 0
# UVM_INFO ../src/testbench/sequences/fr1_seq.sv(17) @ 410: uvm_test_top.env.agent.seqr@@seq6 [SEQ] Initial Value -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fr1_seq.sv(25) @ 410: uvm_test_top.env.agent.seqr@@seq6 [SEQ] After Set -> Desired Value: 3434ffff, Mirrored Value: 0
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 450: uvm_test_top.env.agent.drv [DRV] Wdata : 3434ffff, Addr : 4
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 470: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @850                       
#   begin_time                   time          64    410                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr1_seq.sv(31) @ 470: uvm_test_top.env.agent.seqr@@seq6 [SEQ] After Update -> Desired Value: 3434ffff, Mirrored Value: 3434ffff
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 510: uvm_test_top.env.agent.drv [DRV] Wdata : 3434ffff, Addr : 4
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 530: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @862                       
#   begin_time                   time          64    470                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr1_seq.sv(36) @ 530: uvm_test_top.env.agent.seqr@@seq6 [SEQ] After write to REG1 -> Desired Value: 3434ffff, Mirrored Value: 3434ffff
# -------------monitor begin----------
# UVM_INFO ../src/testbench/ral_scb.sv(29) @ 550: uvm_test_top.env.sb [SCOREBOARD] WRITE: Addr = 4, Data = 3434ffff
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 570: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : 4
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 590: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @874                       
#   begin_time                   time          64    530                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr1_seq.sv(41) @ 590: uvm_test_top.env.agent.seqr@@seq6 [SEQ] After read from REG1 -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fr2_seq.sv(17) @ 590: uvm_test_top.env.agent.seqr@@seq7 [SEQ] Initial Value -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fr2_seq.sv(25) @ 590: uvm_test_top.env.agent.seqr@@seq7 [SEQ] After Set -> Desired Value: 1a1c1a1c, Mirrored Value: 0
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 630: uvm_test_top.env.agent.drv [DRV] Wdata : 1a1c1a1c, Addr : 8
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 650: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @886                       
#   begin_time                   time          64    590                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr2_seq.sv(31) @ 650: uvm_test_top.env.agent.seqr@@seq7 [SEQ] After Update -> Desired Value: 1a1c1a1c, Mirrored Value: 1a1c1a1c
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 690: uvm_test_top.env.agent.drv [DRV] Wdata : 1a1c1a1c, Addr : 8
# -------------monitor begin----------
# UVM_INFO ../src/testbench/ral_scb.sv(29) @ 690: uvm_test_top.env.sb [SCOREBOARD] WRITE: Addr = 8, Data = 1a1c1a1c
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 710: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @898                       
#   begin_time                   time          64    650                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr2_seq.sv(36) @ 710: uvm_test_top.env.agent.seqr@@seq7 [SEQ] After Write to REG2 -> Desired Value: 1a1c1a1c, Mirrored Value: 1a1c1a1c
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 750: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : 8
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 770: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @910                       
#   begin_time                   time          64    710                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr2_seq.sv(41) @ 770: uvm_test_top.env.agent.seqr@@seq7 [SEQ] After Read from REG2 -> Desired Value: 1a1c1a1c, Mirrored Value: 1a1c1a1c
# UVM_INFO ../src/testbench/sequences/fr3_seq.sv(17) @ 770: uvm_test_top.env.agent.seqr@@seq8 [SEQ] Initial Value -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fr3_seq.sv(25) @ 770: uvm_test_top.env.agent.seqr@@seq8 [SEQ] After Set -> Desired Value: a324b441, Mirrored Value: 0
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 810: uvm_test_top.env.agent.drv [DRV] Wdata : a324b441, Addr : c
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 830: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @922                       
#   begin_time                   time          64    770                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# -------------monitor begin----------
# UVM_INFO ../src/testbench/sequences/fr3_seq.sv(31) @ 830: uvm_test_top.env.agent.seqr@@seq8 [SEQ] After Update -> Desired Value: a324b441, Mirrored Value: a324b441
# UVM_INFO ../src/testbench/ral_scb.sv(29) @ 830: uvm_test_top.env.sb [SCOREBOARD] WRITE: Addr = c, Data = a324b441
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 870: uvm_test_top.env.agent.drv [DRV] Wdata : a324b441, Addr : c
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 890: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @934                       
#   begin_time                   time          64    830                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr3_seq.sv(36) @ 890: uvm_test_top.env.agent.seqr@@seq8 [SEQ] After write to REG3 -> Desired Value: a324b441, Mirrored Value: a324b441
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 930: uvm_test_top.env.agent.drv [DRV] Rdata : 1a1c1a1c, Addr : c
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 950: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @946                       
#   begin_time                   time          64    890                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr3_seq.sv(41) @ 950: uvm_test_top.env.agent.seqr@@seq8 [SEQ] After read from REG3 -> Desired Value: a324b441, Mirrored Value: a324b441
# UVM_INFO ../src/testbench/sequences/fr4_seq.sv(17) @ 950: uvm_test_top.env.agent.seqr@@seq9 [SEQ] Initial Value -> Desired Value: 0, Mirrored Value: 0
# UVM_INFO ../src/testbench/sequences/fr4_seq.sv(25) @ 950: uvm_test_top.env.agent.seqr@@seq9 [SEQ] After Set -> Desired Value: 4aa44aa4, Mirrored Value: 0
# -------------monitor begin----------
# UVM_INFO ../src/testbench/ral_scb.sv(34) @ 970: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = c, Data = a324b441
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 990: uvm_test_top.env.agent.drv [DRV] Wdata : 4aa44aa4, Addr : 10
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 1010: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @958                       
#   begin_time                   time          64    950                        
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr4_seq.sv(31) @ 1010: uvm_test_top.env.agent.seqr@@seq9 [SEQ] After Update -> Desired Value: 4aa44aa4, Mirrored Value: 4aa44aa4
# UVM_INFO ../src/testbench/ral_driver.sv(47) @ 1050: uvm_test_top.env.agent.drv [DRV] Wdata : 4aa44aa4, Addr : 10
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 1070: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @970                       
#   begin_time                   time          64    1010                       
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr4_seq.sv(36) @ 1070: uvm_test_top.env.agent.seqr@@seq9 [SEQ] After write to REG4 -> Desired Value: 4aa44aa4, Mirrored Value: 4aa44aa4
# UVM_INFO ../src/testbench/ral_driver.sv(60) @ 1110: uvm_test_top.env.agent.drv [DRV] Rdata : a324b441, Addr : 10
# -------------monitor begin----------
# UVM_ERROR ../src/testbench/ral_scb.sv(32) @ 1110: uvm_test_top.env.sb [SCOREBOARD] Mismatch at Addr = 10, Expected = 0, Received = a324b441
# UVM_INFO ../src/testbench/ral_driver.sv(30) @ 1130: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @982                       
#   begin_time                   time          64    1070                       
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# UVM_INFO ../src/testbench/sequences/fr4_seq.sv(41) @ 1130: uvm_test_top.env.agent.seqr@@seq9 [SEQ] After read from REG4 -> Desired Value: 4aa44aa4, Mirrored Value: 4aa44aa4
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1150: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   94
# UVM_WARNING :    0
# UVM_ERROR :    9
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]    38
# [Questa UVM]     2
# [RNTST]     1
# [RegModel]     8
# [SCOREBOARD]     8
# [SEQ]    45
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1150 ns  Iteration: 53  Instance: /tb
# End time: 15:51:30 on Aug 08,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
