Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 10 10:58:40 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7040 |         1645 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             218 |           83 |
| Yes          | No                    | No                     |             699 |          193 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             306 |           90 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_2_reg_5260                                                                           |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg                                                                             | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_ier12_out                                                                                                        | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/i_4_fu_621                                                                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg_reg   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202/i_fu_421                                                                                | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg_reg |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193/i_2_fu_481                                                                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg_reg   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/i_fu_501                                                                                 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg_reg   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/output_V_addr_reg_4960                                                                   |                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state2                                                                                                                     |                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/udiv_26ns_26s_26_30_1_U13/nnlayer_udiv_26ns_26s_26_30_1_divider_u/cal_tmp[9]_32[26]                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_activation[7]_i_1_n_11                                                                                           | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state10                                                                                                                    |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176/overflow_4_fu_44                                                                         | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_V_1_reg_5530                                                                         |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/cal_tmp[1]_119[64]                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202/i_fu_42[15]_i_2_n_11                                                                    | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202/flow_control_loop_pipe_sequential_init_U/SR[0]                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193/i_2_fu_48[15]_i_2_n_11                                                                   | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_numOfInputNeurons[15]_i_1_n_11                                                                                   | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/i_4_fu_62[15]_i_2_n_11                                                                   | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176/i_fu_480                                                                                 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/i_fu_50[15]_i_2_n_11                                                                     | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/p_0_in                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211/inNeurons_fu_660                                                                         | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/i_fu_88                                                                                  | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/fixed_V_reg_5410                                                                         |                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state6                                                                                                                     |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_2_cast_reg_5350                                                                      |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/outNeurons_fu_980                                                                                                                    | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_NS_fsm116_out                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/aw_hs                                                                                                                |                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_numOfOutputNeurons[15]_i_1_n_11                                                                                  | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_CS_fsm_pp0_stage1                                                                     | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_5790                                                                           |                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state5                                                                                                                     |                                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_condition_473                                                                         |                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/rdata[31]_i_1_n_11                                                                                                   |                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_CS_fsm_pp0_stage1                                                                     |                                                                                                                                                                               |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[0].remd_tmp[1][54]_i_1_n_11    |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state1                                                                                                                     |                                                                                                                                                                               |               12 |             40 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                               |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                               |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/trunc_ln1201_reg_5300                                                                    |                                                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_31                                          |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_CS_fsm_pp0_stage0                                                                     |                                                                                                                                                                               |               13 |             58 |         4.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                        |               53 |            118 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                                               |             1646 |           7180 |         4.36 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


