{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554345648742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554345648753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 10:40:48 2019 " "Processing started: Thu Apr 04 10:40:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554345648753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345648753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subpixel -c subpixel " "Command: quartus_map --read_settings_files=on --write_settings_files=off subpixel -c subpixel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345648753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554345649617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554345649618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tempB tempb top_subpixel_second.v(75) " "Verilog HDL Declaration information at top_subpixel_second.v(75): object \"tempB\" differs only in case from object \"tempb\" in the same scope" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554345659758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_subpixel_second " "Found entity 1: top_subpixel_second" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/shift_register_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/shift_register_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_5 " "Found entity 1: shift_register_5" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/mydiv2.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/mydiv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydiv2 " "Found entity 1: mydiv2" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/julge_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/julge_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 julge_state " "Found entity 1: julge_state" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/div2_feng.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/div2_feng.v" { { "Info" "ISGN_ENTITY_NAME" "1 div2_feng " "Found entity 1: div2_feng" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/data_window_5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/data_window_5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_window_5x5 " "Found entity 1: data_window_5x5" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_c.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_c " "Found entity 1: compute_c" {  } { { "../design/compute_c.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_c.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_b " "Found entity 1: compute_b" {  } { { "../design/compute_b.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_ab.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_ab.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_AB " "Found entity 1: compute_AB" {  } { { "../design/compute_AB.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_AB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_a " "Found entity 1: compute_a" {  } { { "../design/compute_a.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/colum_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/colum_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 colum_sum " "Found entity 1: colum_sum" {  } { { "../design/colum_sum.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/colum_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/div_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/div_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_lpm " "Found entity 1: div_lpm" {  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/fifo512.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/fifo512.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO512 " "Found entity 1: FIFO512" {  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345659847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345659847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_subpixel_second " "Elaborating entity \"top_subpixel_second\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554345660031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_window_5x5 data_window_5x5:data_window_inst " "Elaborating entity \"data_window_5x5\" for hierarchy \"data_window_5x5:data_window_inst\"" {  } { { "../design/top_subpixel_second.v" "data_window_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 data_window_5x5.v(87) " "Verilog HDL assignment warning at data_window_5x5.v(87): truncated value with size 32 to match size of target (18)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345660131 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(91) " "Verilog HDL assignment warning at data_window_5x5.v(91): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345660131 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(100) " "Verilog HDL assignment warning at data_window_5x5.v(100): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345660131 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(109) " "Verilog HDL assignment warning at data_window_5x5.v(109): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345660131 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(118) " "Verilog HDL assignment warning at data_window_5x5.v(118): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345660132 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO512 data_window_5x5:data_window_inst\|FIFO512:line_buff1 " "Elaborating entity \"FIFO512\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\"" {  } { { "../design/data_window_5x5.v" "line_buff1" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/FIFO512.v" "scfifo_component" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Instantiated megafunction \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345660439 ""}  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345660439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d141 " "Found entity 1: scfifo_d141" {  } { { "db/scfifo_d141.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/scfifo_d141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d141 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated " "Elaborating entity \"scfifo_d141\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k741 " "Found entity 1: a_dpfifo_k741" {  } { { "db/a_dpfifo_k741.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k741 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo " "Elaborating entity \"a_dpfifo_k741\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\"" {  } { { "db/scfifo_d141.tdf" "dpfifo" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/scfifo_d141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vah1 " "Found entity 1: altsyncram_vah1" {  } { { "db/altsyncram_vah1.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_vah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vah1 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|altsyncram_vah1:FIFOram " "Elaborating entity \"altsyncram_vah1\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|altsyncram_vah1:FIFOram\"" {  } { { "db/a_dpfifo_k741.tdf" "FIFOram" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k741.tdf" "almost_full_comparer" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:two_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:two_comparison\"" {  } { { "db/a_dpfifo_k741.tdf" "two_comparison" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_3ob:rd_ptr_msb " "Elaborating entity \"cntr_3ob\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_3ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k741.tdf" "rd_ptr_msb" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_go7:usedw_counter " "Elaborating entity \"cntr_go7\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_go7:usedw_counter\"" {  } { { "db/a_dpfifo_k741.tdf" "usedw_counter" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345660879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345660879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_4ob:wr_ptr " "Elaborating entity \"cntr_4ob\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_4ob:wr_ptr\"" {  } { { "db/a_dpfifo_k741.tdf" "wr_ptr" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345660884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_5 data_window_5x5:data_window_inst\|shift_register_5:src1 " "Elaborating entity \"shift_register_5\" for hierarchy \"data_window_5x5:data_window_inst\|shift_register_5:src1\"" {  } { { "../design/data_window_5x5.v" "src1" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661539 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "dout3 shift_register_5.v(2) " "Verilog HDL Module Declaration warning at shift_register_5.v(2): port \"dout3\" already exists in the list of ports" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 2 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1554345661541 "|top_subpixel|data_window_5x5:data_window_inst|shift_register_5:src1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "julge_state julge_state:julge_state_inst " "Elaborating entity \"julge_state\" for hierarchy \"julge_state:julge_state_inst\"" {  } { { "../design/top_subpixel_second.v" "julge_state_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 julge_state.v(48) " "Verilog HDL assignment warning at julge_state.v(48): truncated value with size 5 to match size of target (4)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345661552 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 julge_state.v(100) " "Verilog HDL assignment warning at julge_state.v(100): truncated value with size 32 to match size of target (11)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345661553 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 julge_state.v(105) " "Verilog HDL assignment warning at julge_state.v(105): truncated value with size 32 to match size of target (11)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345661553 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colum_sum colum_sum:colum_sum_inst " "Elaborating entity \"colum_sum\" for hierarchy \"colum_sum:colum_sum_inst\"" {  } { { "../design/top_subpixel_second.v" "colum_sum_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_AB compute_AB:compute_AB_inst " "Elaborating entity \"compute_AB\" for hierarchy \"compute_AB:compute_AB_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_AB_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661581 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compute_AB.v(42) " "Verilog HDL Case Statement information at compute_AB.v(42): all case item expressions in this case statement are onehot" {  } { { "../design/compute_AB.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_AB.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554345661584 "|top_subpixel|compute_AB:compute_AB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_b compute_b:compute_b_inst " "Elaborating entity \"compute_b\" for hierarchy \"compute_b:compute_b_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_b_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydiv2 compute_b:compute_b_inst\|mydiv2:mydiv_inst " "Elaborating entity \"mydiv2\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\"" {  } { { "../design/compute_b.v" "mydiv_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_b.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mydiv2.v(25) " "Verilog HDL assignment warning at mydiv2.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345661623 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result1 mydiv2.v(79) " "Verilog HDL Always Construct warning at mydiv2.v(79): variable \"result1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345661624 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divbyzero1 mydiv2.v(80) " "Verilog HDL Always Construct warning at mydiv2.v(80): variable \"divbyzero1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345661624 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result2 mydiv2.v(84) " "Verilog HDL Always Construct warning at mydiv2.v(84): variable \"result2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345661624 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divbyzero2 mydiv2.v(85) " "Verilog HDL Always Construct warning at mydiv2.v(85): variable \"divbyzero2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345661624 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2_feng compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst " "Elaborating entity \"div2_feng\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\"" {  } { { "../design/mydiv2.v" "div1_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661637 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a div2_feng.v(138) " "Verilog HDL Always Construct warning at div2_feng.v(138): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554345661642 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 div2_feng.v(220) " "Verilog HDL assignment warning at div2_feng.v(220): truncated value with size 32 to match size of target (8)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345661643 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] div2_feng.v(138) " "Inferred latch for \"a\[0\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661649 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] div2_feng.v(138) " "Inferred latch for \"a\[1\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661649 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] div2_feng.v(138) " "Inferred latch for \"a\[2\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] div2_feng.v(138) " "Inferred latch for \"a\[3\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] div2_feng.v(138) " "Inferred latch for \"a\[4\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] div2_feng.v(138) " "Inferred latch for \"a\[5\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] div2_feng.v(138) " "Inferred latch for \"a\[6\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] div2_feng.v(138) " "Inferred latch for \"a\[7\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] div2_feng.v(138) " "Inferred latch for \"a\[8\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] div2_feng.v(138) " "Inferred latch for \"a\[9\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] div2_feng.v(138) " "Inferred latch for \"a\[10\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] div2_feng.v(138) " "Inferred latch for \"a\[11\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] div2_feng.v(138) " "Inferred latch for \"a\[12\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] div2_feng.v(138) " "Inferred latch for \"a\[13\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] div2_feng.v(138) " "Inferred latch for \"a\[14\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] div2_feng.v(138) " "Inferred latch for \"a\[15\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] div2_feng.v(138) " "Inferred latch for \"a\[16\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] div2_feng.v(138) " "Inferred latch for \"a\[17\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] div2_feng.v(138) " "Inferred latch for \"a\[18\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] div2_feng.v(138) " "Inferred latch for \"a\[19\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661650 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] div2_feng.v(138) " "Inferred latch for \"a\[20\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661651 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] div2_feng.v(138) " "Inferred latch for \"a\[21\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661651 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] div2_feng.v(138) " "Inferred latch for \"a\[22\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345661651 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_lpm compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm " "Elaborating entity \"div_lpm\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\"" {  } { { "../design/div2_feng.v" "u_div_lpm" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345661681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore_dir/div_lpm.v" "LPM_DIVIDE_component" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345662096 ""}  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345662096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihu " "Found entity 1: lpm_divide_ihu" {  } { { "db/lpm_divide_ihu.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/lpm_divide_ihu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345662158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ihu compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated " "Elaborating entity \"lpm_divide_ihu\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ubi " "Found entity 1: sign_div_unsign_ubi" {  } { { "db/sign_div_unsign_ubi.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/sign_div_unsign_ubi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345662203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ubi compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider " "Elaborating entity \"sign_div_unsign_ubi\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\"" {  } { { "db/lpm_divide_ihu.tdf" "divider" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/lpm_divide_ihu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e8h " "Found entity 1: alt_u_div_e8h" {  } { { "db/alt_u_div_e8h.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345662314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_e8h compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider " "Elaborating entity \"alt_u_div_e8h\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\"" {  } { { "db/sign_div_unsign_ubi.tdf" "divider" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/sign_div_unsign_ubi.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345662506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_e8h.tdf" "add_sub_0" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345662574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"compute_b:compute_b_inst\|mydiv2:mydiv_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_e8h.tdf" "add_sub_1" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_c compute_c:compute_c_inst " "Elaborating entity \"compute_c\" for hierarchy \"compute_c:compute_c_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_c_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345662671 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "compute_a_secondinst compute_a_second " "Node instance \"compute_a_secondinst\" instantiates undefined entity \"compute_a_second\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../design/top_subpixel_second.v" "compute_a_secondinst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 258 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1554345662818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/subpixel_verilog/subpixel1.0/quartus_prj/output_files/subpixel.map.smsg " "Generated suppressed messages file E:/subpixel_verilog/subpixel1.0/quartus_prj/output_files/subpixel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345662925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554345663005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 04 10:41:03 2019 " "Processing ended: Thu Apr 04 10:41:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554345663005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554345663005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554345663005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345663005 ""}
