// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/02/2022 08:20:19"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab8 (
	clk,
	rst,
	instr,
	immSel,
	regRW,
	ALUsrc,
	status,
	ALUop,
	MRW,
	PCsrc,
	WB,
	readRS1,
	ALU1,
	ALUout,
	readRS2,
	dataOut);
input 	clk;
input 	rst;
output 	[31:0] instr;
input 	[1:0] immSel;
input 	[1:0] regRW;
input 	ALUsrc;
output 	[1:0] status;
input 	[2:0] ALUop;
input 	MRW;
input 	PCsrc;
input 	WB;
output 	[31:0] readRS1;
output 	[31:0] ALU1;
output 	[31:0] ALUout;
output 	[31:0] readRS2;
output 	[31:0] dataOut;

// Design Ports Information
// rst	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[16]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[17]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[18]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[19]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[21]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[22]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[23]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[24]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[25]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[26]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[27]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[28]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[29]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[30]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[31]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// status[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// status[1]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[2]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[5]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[7]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[8]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[12]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[16]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[17]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[18]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[19]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[20]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[21]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[22]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[23]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[25]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[26]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[27]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[28]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[29]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[30]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[31]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[1]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[8]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[9]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[10]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[12]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[13]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[15]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[17]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[18]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[19]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[20]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[21]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[22]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[23]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[24]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[25]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[26]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[27]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[28]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[29]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[30]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[31]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[1]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[5]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[8]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[9]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[10]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[11]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[12]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[13]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[14]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[15]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[16]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[17]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[18]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[19]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[20]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[21]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[22]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[23]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[24]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[25]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[26]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[27]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[28]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[29]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[30]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[31]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[2]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[5]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[9]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[10]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[11]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[13]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[16]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[17]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[18]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[19]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[20]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[21]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[22]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[23]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[24]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[25]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[26]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[27]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[28]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[29]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[30]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[31]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[0]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[4]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[8]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[10]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[13]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[15]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[16]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[17]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[19]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[20]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[21]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[22]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[23]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[24]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[25]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[26]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[27]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[29]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[30]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[31]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUsrc	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regRW[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immSel[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immSel[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[0]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WB	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regRW[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MRW	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCsrc	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \readRS1[0]~output_o ;
wire \readRS1[1]~output_o ;
wire \readRS1[2]~output_o ;
wire \readRS1[3]~output_o ;
wire \readRS1[4]~output_o ;
wire \readRS1[5]~output_o ;
wire \readRS1[6]~output_o ;
wire \readRS1[7]~output_o ;
wire \readRS1[8]~output_o ;
wire \readRS1[9]~output_o ;
wire \readRS1[10]~output_o ;
wire \readRS1[11]~output_o ;
wire \readRS1[12]~output_o ;
wire \readRS1[13]~output_o ;
wire \readRS1[14]~output_o ;
wire \readRS1[15]~output_o ;
wire \readRS1[16]~output_o ;
wire \readRS1[17]~output_o ;
wire \readRS1[18]~output_o ;
wire \readRS1[19]~output_o ;
wire \readRS1[20]~output_o ;
wire \readRS1[21]~output_o ;
wire \readRS1[22]~output_o ;
wire \readRS1[23]~output_o ;
wire \readRS1[24]~output_o ;
wire \readRS1[25]~output_o ;
wire \readRS1[26]~output_o ;
wire \readRS1[27]~output_o ;
wire \readRS1[28]~output_o ;
wire \readRS1[29]~output_o ;
wire \readRS1[30]~output_o ;
wire \readRS1[31]~output_o ;
wire \readRS2[0]~output_o ;
wire \readRS2[1]~output_o ;
wire \readRS2[2]~output_o ;
wire \readRS2[3]~output_o ;
wire \readRS2[4]~output_o ;
wire \readRS2[5]~output_o ;
wire \readRS2[6]~output_o ;
wire \readRS2[7]~output_o ;
wire \readRS2[8]~output_o ;
wire \readRS2[9]~output_o ;
wire \readRS2[10]~output_o ;
wire \readRS2[11]~output_o ;
wire \readRS2[12]~output_o ;
wire \readRS2[13]~output_o ;
wire \readRS2[14]~output_o ;
wire \readRS2[15]~output_o ;
wire \readRS2[16]~output_o ;
wire \readRS2[17]~output_o ;
wire \readRS2[18]~output_o ;
wire \readRS2[19]~output_o ;
wire \readRS2[20]~output_o ;
wire \readRS2[21]~output_o ;
wire \readRS2[22]~output_o ;
wire \readRS2[23]~output_o ;
wire \readRS2[24]~output_o ;
wire \readRS2[25]~output_o ;
wire \readRS2[26]~output_o ;
wire \readRS2[27]~output_o ;
wire \readRS2[28]~output_o ;
wire \readRS2[29]~output_o ;
wire \readRS2[30]~output_o ;
wire \readRS2[31]~output_o ;
wire \instr[0]~output_o ;
wire \instr[1]~output_o ;
wire \instr[2]~output_o ;
wire \instr[3]~output_o ;
wire \instr[4]~output_o ;
wire \instr[5]~output_o ;
wire \instr[6]~output_o ;
wire \instr[7]~output_o ;
wire \instr[8]~output_o ;
wire \instr[9]~output_o ;
wire \instr[10]~output_o ;
wire \instr[11]~output_o ;
wire \instr[12]~output_o ;
wire \instr[13]~output_o ;
wire \instr[14]~output_o ;
wire \instr[15]~output_o ;
wire \instr[16]~output_o ;
wire \instr[17]~output_o ;
wire \instr[18]~output_o ;
wire \instr[19]~output_o ;
wire \instr[20]~output_o ;
wire \instr[21]~output_o ;
wire \instr[22]~output_o ;
wire \instr[23]~output_o ;
wire \instr[24]~output_o ;
wire \instr[25]~output_o ;
wire \instr[26]~output_o ;
wire \instr[27]~output_o ;
wire \instr[28]~output_o ;
wire \instr[29]~output_o ;
wire \instr[30]~output_o ;
wire \instr[31]~output_o ;
wire \status[0]~output_o ;
wire \status[1]~output_o ;
wire \ALU1[0]~output_o ;
wire \ALU1[1]~output_o ;
wire \ALU1[2]~output_o ;
wire \ALU1[3]~output_o ;
wire \ALU1[4]~output_o ;
wire \ALU1[5]~output_o ;
wire \ALU1[6]~output_o ;
wire \ALU1[7]~output_o ;
wire \ALU1[8]~output_o ;
wire \ALU1[9]~output_o ;
wire \ALU1[10]~output_o ;
wire \ALU1[11]~output_o ;
wire \ALU1[12]~output_o ;
wire \ALU1[13]~output_o ;
wire \ALU1[14]~output_o ;
wire \ALU1[15]~output_o ;
wire \ALU1[16]~output_o ;
wire \ALU1[17]~output_o ;
wire \ALU1[18]~output_o ;
wire \ALU1[19]~output_o ;
wire \ALU1[20]~output_o ;
wire \ALU1[21]~output_o ;
wire \ALU1[22]~output_o ;
wire \ALU1[23]~output_o ;
wire \ALU1[24]~output_o ;
wire \ALU1[25]~output_o ;
wire \ALU1[26]~output_o ;
wire \ALU1[27]~output_o ;
wire \ALU1[28]~output_o ;
wire \ALU1[29]~output_o ;
wire \ALU1[30]~output_o ;
wire \ALU1[31]~output_o ;
wire \ALUout[0]~output_o ;
wire \ALUout[1]~output_o ;
wire \ALUout[2]~output_o ;
wire \ALUout[3]~output_o ;
wire \ALUout[4]~output_o ;
wire \ALUout[5]~output_o ;
wire \ALUout[6]~output_o ;
wire \ALUout[7]~output_o ;
wire \ALUout[8]~output_o ;
wire \ALUout[9]~output_o ;
wire \ALUout[10]~output_o ;
wire \ALUout[11]~output_o ;
wire \ALUout[12]~output_o ;
wire \ALUout[13]~output_o ;
wire \ALUout[14]~output_o ;
wire \ALUout[15]~output_o ;
wire \ALUout[16]~output_o ;
wire \ALUout[17]~output_o ;
wire \ALUout[18]~output_o ;
wire \ALUout[19]~output_o ;
wire \ALUout[20]~output_o ;
wire \ALUout[21]~output_o ;
wire \ALUout[22]~output_o ;
wire \ALUout[23]~output_o ;
wire \ALUout[24]~output_o ;
wire \ALUout[25]~output_o ;
wire \ALUout[26]~output_o ;
wire \ALUout[27]~output_o ;
wire \ALUout[28]~output_o ;
wire \ALUout[29]~output_o ;
wire \ALUout[30]~output_o ;
wire \ALUout[31]~output_o ;
wire \dataOut[0]~output_o ;
wire \dataOut[1]~output_o ;
wire \dataOut[2]~output_o ;
wire \dataOut[3]~output_o ;
wire \dataOut[4]~output_o ;
wire \dataOut[5]~output_o ;
wire \dataOut[6]~output_o ;
wire \dataOut[7]~output_o ;
wire \dataOut[8]~output_o ;
wire \dataOut[9]~output_o ;
wire \dataOut[10]~output_o ;
wire \dataOut[11]~output_o ;
wire \dataOut[12]~output_o ;
wire \dataOut[13]~output_o ;
wire \dataOut[14]~output_o ;
wire \dataOut[15]~output_o ;
wire \dataOut[16]~output_o ;
wire \dataOut[17]~output_o ;
wire \dataOut[18]~output_o ;
wire \dataOut[19]~output_o ;
wire \dataOut[20]~output_o ;
wire \dataOut[21]~output_o ;
wire \dataOut[22]~output_o ;
wire \dataOut[23]~output_o ;
wire \dataOut[24]~output_o ;
wire \dataOut[25]~output_o ;
wire \dataOut[26]~output_o ;
wire \dataOut[27]~output_o ;
wire \dataOut[28]~output_o ;
wire \dataOut[29]~output_o ;
wire \dataOut[30]~output_o ;
wire \dataOut[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \WB~input_o ;
wire \MRW~input_o ;
wire \instructions|PC|out[2]~30_combout ;
wire \PCsrc~input_o ;
wire \instructions|PC|out[2]~31 ;
wire \instructions|PC|out[3]~32_combout ;
wire \instructions|PC|out[3]~33 ;
wire \instructions|PC|out[4]~34_combout ;
wire \instructions|PC|out[4]~35 ;
wire \instructions|PC|out[5]~36_combout ;
wire \instructions|PC|out[5]~37 ;
wire \instructions|PC|out[6]~38_combout ;
wire \instructions|PC|out[6]~39 ;
wire \instructions|PC|out[7]~40_combout ;
wire \instructions|PC|out[7]~41 ;
wire \instructions|PC|out[8]~42_combout ;
wire \instructions|PC|out[8]~43 ;
wire \instructions|PC|out[9]~44_combout ;
wire \instructions|PC|out[9]~45 ;
wire \instructions|PC|out[10]~46_combout ;
wire \instructions|PC|out[10]~47 ;
wire \instructions|PC|out[11]~48_combout ;
wire \instructions|PC|out[11]~49 ;
wire \instructions|PC|out[12]~50_combout ;
wire \instructions|PC|out[12]~51 ;
wire \instructions|PC|out[13]~52_combout ;
wire \instructions|PC|out[13]~53 ;
wire \instructions|PC|out[14]~54_combout ;
wire \instructions|PC|out[14]~55 ;
wire \instructions|PC|out[15]~56_combout ;
wire \instructions|PC|out[15]~57 ;
wire \instructions|PC|out[16]~58_combout ;
wire \instructions|PC|out[16]~59 ;
wire \instructions|PC|out[17]~60_combout ;
wire \instructions|PC|out[17]~61 ;
wire \instructions|PC|out[18]~62_combout ;
wire \instructions|PC|out[18]~63 ;
wire \instructions|PC|out[19]~64_combout ;
wire \instructions|PC|out[19]~65 ;
wire \instructions|PC|out[20]~66_combout ;
wire \instructions|PC|out[20]~67 ;
wire \instructions|PC|out[21]~68_combout ;
wire \instructions|PC|out[21]~69 ;
wire \instructions|PC|out[22]~70_combout ;
wire \instructions|PC|out[22]~71 ;
wire \instructions|PC|out[23]~72_combout ;
wire \instructions|PC|out[23]~73 ;
wire \instructions|PC|out[24]~74_combout ;
wire \instructions|PC|out[24]~75 ;
wire \instructions|PC|out[25]~76_combout ;
wire \instructions|PC|out[25]~77 ;
wire \instructions|PC|out[26]~78_combout ;
wire \instructions|PC|out[26]~79 ;
wire \instructions|PC|out[27]~80_combout ;
wire \instructions|PC|out[27]~81 ;
wire \instructions|PC|out[28]~82_combout ;
wire \instructions|PC|out[28]~83 ;
wire \instructions|PC|out[29]~84_combout ;
wire \instructions|PC|out[29]~85 ;
wire \instructions|PC|out[30]~86_combout ;
wire \instructions|PC|out[30]~87 ;
wire \instructions|PC|out[31]~88_combout ;
wire \instructions|instructionMemory|Equal0~7_combout ;
wire \instructions|instructionMemory|Equal0~5_combout ;
wire \instructions|instructionMemory|Equal0~6_combout ;
wire \instructions|instructionMemory|Equal0~0_combout ;
wire \instructions|instructionMemory|Equal0~1_combout ;
wire \instructions|instructionMemory|Equal0~2_combout ;
wire \instructions|instructionMemory|Equal0~3_combout ;
wire \instructions|instructionMemory|Equal0~4_combout ;
wire \instructions|instructionMemory|WideNor0~combout ;
wire \instructions|instructionMemory|WideNor0~clkctrl_outclk ;
wire \instructions|instructionMemory|Equal0~8_combout ;
wire \instructions|instructionMemory|WideNor0~3_combout ;
wire \instructions|instructionMemory|out[21]$latch~combout ;
wire \instructions|instructionMemory|WideOr1~0_combout ;
wire \instructions|instructionMemory|WideOr1~1_combout ;
wire \instructions|instructionMemory|out[22]$latch~combout ;
wire \registers|u3|Mux0~0_combout ;
wire \regRW[0]~input_o ;
wire \instructions|instructionMemory|WideOr12~0_combout ;
wire \instructions|instructionMemory|WideOr12~1_combout ;
wire \instructions|instructionMemory|out[8]$latch~combout ;
wire \instructions|instructionMemory|WideOr10~0_combout ;
wire \instructions|instructionMemory|WideOr10~combout ;
wire \instructions|instructionMemory|out[9]$latch~combout ;
wire \instructions|instructionMemory|WideOr14~0_combout ;
wire \instructions|instructionMemory|WideOr14~combout ;
wire \instructions|instructionMemory|out[7]$latch~combout ;
wire \registers|u1|out[2]~0_combout ;
wire \instructions|instructionMemory|WideOr4~1_combout ;
wire \instructions|instructionMemory|WideOr4~2_combout ;
wire \instructions|instructionMemory|out[20]$latch~combout ;
wire \registers|u3|Mux0~2_combout ;
wire \registers|u3|Mux0~1_combout ;
wire \registers|u1|out[7]~5_combout ;
wire \registers|u1|out[6]~3_combout ;
wire \registers|u1|out[5]~2_combout ;
wire \registers|u1|out[4]~4_combout ;
wire \registers|u3|Mux31~0_combout ;
wire \registers|u3|Mux31~1_combout ;
wire \registers|u3|Mux31~2_combout ;
wire \registers|u3|Mux31~3_combout ;
wire \regRW[1]~input_o ;
wire \registers|u3|out[0]~35_combout ;
wire \ALUop[2]~input_o ;
wire \ALUop[1]~input_o ;
wire \ALUop[0]~input_o ;
wire \immSel[0]~input_o ;
wire \immSel[1]~input_o ;
wire \ALUsrc~input_o ;
wire \op2Mux|out[0]~11_combout ;
wire \op2Mux|out[2]~44_combout ;
wire \op2Mux|out[0]~10_combout ;
wire \op2Mux|out[0]~14_combout ;
wire \op2Mux|out[0]~15_combout ;
wire \logic|Mux2~2_combout ;
wire \logic|Mux2~0_combout ;
wire \registers|u1|out[3]~1_combout ;
wire \registers|u3|Mux30~0_combout ;
wire \registers|u3|Mux30~1_combout ;
wire \registers|u3|Mux30~2_combout ;
wire \registers|u3|Mux30~3_combout ;
wire \registers|u3|out[1]~2_combout ;
wire \op2Mux|out[1]~13_combout ;
wire \op2Mux|out[1]~33_combout ;
wire \logic|Mux30~4_combout ;
wire \logic|Mux2~1_combout ;
wire \logic|Mux30~6_combout ;
wire \logic|Add0~108_combout ;
wire \logic|Add0~24_combout ;
wire \logic|Add0~25_combout ;
wire \registers|u2|out[0]~15_combout ;
wire \logic|Add0~27_cout ;
wire \logic|Add0~29 ;
wire \logic|Add0~30_combout ;
wire \logic|Mux2~3_combout ;
wire \op2Mux|out[2]~45_combout ;
wire \registers|r3|read[2]~feeder_combout ;
wire \registers|r5|read[2]~feeder_combout ;
wire \registers|r4|read[2]~feeder_combout ;
wire \registers|u3|Mux29~0_combout ;
wire \registers|u3|Mux29~1_combout ;
wire \registers|u3|Mux29~2_combout ;
wire \registers|u3|Mux29~3_combout ;
wire \op2Mux|out[2]~12_combout ;
wire \op2Mux|out[2]~46_combout ;
wire \logic|Mux29~4_combout ;
wire \logic|Mux29~6_combout ;
wire \logic|Add0~109_combout ;
wire \logic|Add0~23_combout ;
wire \logic|Add0~31 ;
wire \logic|Add0~32_combout ;
wire \instructions|instructionMemory|Equal7~0_combout ;
wire \instructions|instructionMemory|Equal7~1_combout ;
wire \instructions|instructionMemory|out[17]$latch~combout ;
wire \instructions|instructionMemory|WideNor0~2_combout ;
wire \instructions|instructionMemory|out[16]$latch~combout ;
wire \registers|u2|Mux26~0_combout ;
wire \registers|r6|read[3]~feeder_combout ;
wire \registers|u3|Mux28~0_combout ;
wire \registers|u3|Mux28~1_combout ;
wire \registers|u3|Mux28~2_combout ;
wire \registers|u3|Mux28~3_combout ;
wire \op2Mux|out[3]~34_combout ;
wire \logic|Add0~22_combout ;
wire \logic|Add0~33 ;
wire \logic|Add0~34_combout ;
wire \logic|out~34_combout ;
wire \registers|r4|read[4]~feeder_combout ;
wire \registers|u3|Mux27~0_combout ;
wire \registers|u3|Mux27~1_combout ;
wire \registers|u3|Mux27~2_combout ;
wire \registers|u3|Mux27~3_combout ;
wire \logic|out~37_combout ;
wire \logic|out~36_combout ;
wire \registers|u3|out[2]~36_combout ;
wire \registers|u3|out[3]~37_combout ;
wire \registers|u3|out[4]~38_combout ;
wire \registers|r5|read[5]~feeder_combout ;
wire \registers|r4|read[5]~feeder_combout ;
wire \registers|r6|read[5]~feeder_combout ;
wire \registers|u3|Mux26~0_combout ;
wire \registers|u3|Mux26~1_combout ;
wire \registers|u3|Mux26~2_combout ;
wire \registers|u3|Mux26~3_combout ;
wire \registers|u3|out[5]~39_combout ;
wire \registers|r4|read[7]~feeder_combout ;
wire \registers|u3|Mux24~0_combout ;
wire \registers|u3|Mux24~1_combout ;
wire \registers|u3|Mux24~2_combout ;
wire \registers|u3|Mux24~3_combout ;
wire \registers|u3|out[7]~41_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \op2Mux|out[13]~42_combout ;
wire \instructions|instructionMemory|WideOr4~0_combout ;
wire \instructions|instructionMemory|out[15]$latch~combout ;
wire \registers|u2|Mux26~2_combout ;
wire \registers|u2|Mux26~1_combout ;
wire \registers|u2|Mux18~0_combout ;
wire \registers|u2|Mux18~1_combout ;
wire \registers|u2|Mux18~2_combout ;
wire \registers|u2|Mux18~3_combout ;
wire \registers|u2|out[13]~2_combout ;
wire \registers|r5|read[12]~feeder_combout ;
wire \registers|u2|Mux19~0_combout ;
wire \registers|u2|Mux19~1_combout ;
wire \registers|u2|Mux19~2_combout ;
wire \registers|u2|Mux19~3_combout ;
wire \registers|u2|out[12]~3_combout ;
wire \logic|out~50_combout ;
wire \registers|r4|read[14]~feeder_combout ;
wire \registers|u3|Mux17~0_combout ;
wire \registers|u3|Mux17~1_combout ;
wire \registers|u3|Mux17~2_combout ;
wire \registers|u3|Mux17~3_combout ;
wire \registers|u3|out[14]~46_combout ;
wire \registers|r2|read[28]~feeder_combout ;
wire \registers|r1|read[28]~feeder_combout ;
wire \registers|u2|Mux3~0_combout ;
wire \registers|u2|Mux3~1_combout ;
wire \registers|u2|Mux3~2_combout ;
wire \registers|u2|Mux3~3_combout ;
wire \registers|u2|out[28]~28_combout ;
wire \op2Mux|out[28]~29_combout ;
wire \registers|r5|read[27]~feeder_combout ;
wire \registers|r7|read[27]~feeder_combout ;
wire \registers|u2|Mux4~0_combout ;
wire \registers|u2|Mux4~1_combout ;
wire \registers|u2|Mux4~2_combout ;
wire \registers|u2|Mux4~3_combout ;
wire \registers|u2|out[27]~27_combout ;
wire \logic|out~28_combout ;
wire \logic|out~29_combout ;
wire \registers|r5|read[29]~feeder_combout ;
wire \registers|r4|read[29]~feeder_combout ;
wire \registers|u3|Mux2~0_combout ;
wire \registers|u3|Mux2~1_combout ;
wire \registers|u3|Mux2~2_combout ;
wire \registers|u3|Mux2~3_combout ;
wire \registers|u3|out[29]~61_combout ;
wire \registers|r4|read[30]~feeder_combout ;
wire \registers|r5|read[30]~feeder_combout ;
wire \registers|u2|Mux1~0_combout ;
wire \registers|u2|Mux1~1_combout ;
wire \registers|r1|read[30]~feeder_combout ;
wire \registers|u2|Mux1~2_combout ;
wire \registers|u2|Mux1~3_combout ;
wire \registers|u2|out[30]~30_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \outMux|out[31]~36_combout ;
wire \registers|r1|read[31]~feeder_combout ;
wire \registers|r5|read[31]~feeder_combout ;
wire \registers|u2|Mux0~0_combout ;
wire \registers|u2|Mux0~1_combout ;
wire \registers|u2|Mux0~2_combout ;
wire \registers|u2|Mux0~3_combout ;
wire \registers|u2|out[31]~31_combout ;
wire \logic|Add0~105_combout ;
wire \logic|Add0~102_combout ;
wire \logic|Add0~99_combout ;
wire \logic|Add0~96_combout ;
wire \logic|Add0~93_combout ;
wire \registers|r5|read[26]~feeder_combout ;
wire \registers|u2|Mux5~0_combout ;
wire \registers|u2|Mux5~1_combout ;
wire \registers|u2|Mux5~2_combout ;
wire \registers|u2|Mux5~3_combout ;
wire \registers|u2|out[26]~26_combout ;
wire \logic|Add0~90_combout ;
wire \logic|Add0~87_combout ;
wire \registers|u2|Mux6~0_combout ;
wire \registers|r5|read[25]~feeder_combout ;
wire \registers|u2|Mux6~1_combout ;
wire \registers|u2|Mux6~2_combout ;
wire \registers|u2|Mux6~3_combout ;
wire \registers|u2|out[25]~25_combout ;
wire \logic|Add0~84_combout ;
wire \registers|u2|Mux7~0_combout ;
wire \registers|u2|Mux7~1_combout ;
wire \registers|u2|Mux7~2_combout ;
wire \registers|u2|Mux7~3_combout ;
wire \registers|u2|out[24]~24_combout ;
wire \logic|Add0~81_combout ;
wire \registers|u2|Mux8~0_combout ;
wire \registers|u2|Mux8~1_combout ;
wire \registers|u2|Mux8~2_combout ;
wire \registers|u2|Mux8~3_combout ;
wire \registers|u2|out[23]~23_combout ;
wire \registers|r7|read[22]~feeder_combout ;
wire \registers|r5|read[22]~feeder_combout ;
wire \registers|u2|Mux9~0_combout ;
wire \registers|u2|Mux9~1_combout ;
wire \registers|u2|Mux9~2_combout ;
wire \registers|u2|Mux9~3_combout ;
wire \registers|u2|out[22]~22_combout ;
wire \logic|Add0~78_combout ;
wire \logic|Add0~75_combout ;
wire \registers|r6|read[21]~feeder_combout ;
wire \registers|u2|Mux10~0_combout ;
wire \registers|u2|Mux10~1_combout ;
wire \registers|u2|Mux10~2_combout ;
wire \registers|u2|Mux10~3_combout ;
wire \registers|u2|out[21]~21_combout ;
wire \registers|u2|Mux11~0_combout ;
wire \registers|u2|Mux11~1_combout ;
wire \registers|u2|Mux11~2_combout ;
wire \registers|u2|Mux11~3_combout ;
wire \registers|u2|out[20]~20_combout ;
wire \logic|Add0~72_combout ;
wire \registers|u2|Mux12~0_combout ;
wire \registers|u2|Mux12~1_combout ;
wire \registers|u2|Mux12~2_combout ;
wire \registers|u2|Mux12~3_combout ;
wire \registers|u2|out[19]~19_combout ;
wire \logic|Add0~69_combout ;
wire \registers|u2|Mux13~0_combout ;
wire \registers|u2|Mux13~1_combout ;
wire \registers|u2|Mux13~2_combout ;
wire \registers|u2|Mux13~3_combout ;
wire \registers|u2|out[18]~18_combout ;
wire \logic|Add0~66_combout ;
wire \registers|r3|read[17]~feeder_combout ;
wire \registers|u2|Mux14~0_combout ;
wire \registers|u2|Mux14~1_combout ;
wire \registers|u2|Mux14~2_combout ;
wire \registers|u2|Mux14~3_combout ;
wire \registers|u2|out[17]~17_combout ;
wire \logic|Add0~63_combout ;
wire \registers|r5|read[16]~feeder_combout ;
wire \registers|u2|Mux15~0_combout ;
wire \registers|u2|Mux15~1_combout ;
wire \registers|u2|Mux15~2_combout ;
wire \registers|u2|Mux15~3_combout ;
wire \registers|u2|out[16]~16_combout ;
wire \logic|Add0~60_combout ;
wire \logic|Add0~10_combout ;
wire \registers|r5|read[15]~feeder_combout ;
wire \registers|u2|Mux16~0_combout ;
wire \registers|u2|Mux16~1_combout ;
wire \registers|u2|Mux16~2_combout ;
wire \registers|u2|Mux16~3_combout ;
wire \registers|u2|out[15]~0_combout ;
wire \logic|Add0~11_combout ;
wire \logic|Add0~12_combout ;
wire \logic|Add0~13_combout ;
wire \registers|r5|read[11]~feeder_combout ;
wire \registers|u2|Mux20~0_combout ;
wire \registers|u2|Mux20~1_combout ;
wire \registers|u2|Mux20~2_combout ;
wire \registers|u2|Mux20~3_combout ;
wire \registers|u2|out[11]~4_combout ;
wire \op2Mux|out[11]~8_combout ;
wire \logic|Add0~14_combout ;
wire \registers|r4|read[10]~feeder_combout ;
wire \registers|u2|Mux21~0_combout ;
wire \registers|u2|Mux21~1_combout ;
wire \registers|u2|Mux21~2_combout ;
wire \registers|u2|Mux21~3_combout ;
wire \registers|u2|out[10]~5_combout ;
wire \op2Mux|out[10]~9_combout ;
wire \logic|Add0~15_combout ;
wire \logic|Add0~16_combout ;
wire \registers|r5|read[9]~feeder_combout ;
wire \registers|u2|Mux22~0_combout ;
wire \registers|u2|Mux22~1_combout ;
wire \registers|u2|Mux22~2_combout ;
wire \registers|u2|Mux22~3_combout ;
wire \registers|u2|out[9]~6_combout ;
wire \registers|r5|read[8]~feeder_combout ;
wire \registers|r4|read[8]~feeder_combout ;
wire \registers|u2|Mux23~0_combout ;
wire \registers|u2|Mux23~1_combout ;
wire \registers|u2|Mux23~2_combout ;
wire \registers|u2|Mux23~3_combout ;
wire \registers|u2|out[8]~7_combout ;
wire \logic|Add0~17_combout ;
wire \logic|Add0~18_combout ;
wire \logic|Add0~19_combout ;
wire \registers|r4|read[6]~feeder_combout ;
wire \registers|u2|Mux25~0_combout ;
wire \registers|u2|Mux25~1_combout ;
wire \registers|u2|Mux25~2_combout ;
wire \registers|u2|Mux25~3_combout ;
wire \registers|u2|out[6]~9_combout ;
wire \logic|Add0~20_combout ;
wire \logic|Add0~21_combout ;
wire \logic|Add0~35 ;
wire \logic|Add0~37 ;
wire \logic|Add0~39 ;
wire \logic|Add0~41 ;
wire \logic|Add0~43 ;
wire \logic|Add0~45 ;
wire \logic|Add0~47 ;
wire \logic|Add0~49 ;
wire \logic|Add0~51 ;
wire \logic|Add0~53 ;
wire \logic|Add0~55 ;
wire \logic|Add0~57 ;
wire \logic|Add0~59 ;
wire \logic|Add0~62 ;
wire \logic|Add0~65 ;
wire \logic|Add0~68 ;
wire \logic|Add0~71 ;
wire \logic|Add0~74 ;
wire \logic|Add0~77 ;
wire \logic|Add0~80 ;
wire \logic|Add0~83 ;
wire \logic|Add0~86 ;
wire \logic|Add0~89 ;
wire \logic|Add0~92 ;
wire \logic|Add0~95 ;
wire \logic|Add0~98 ;
wire \logic|Add0~101 ;
wire \logic|Add0~104 ;
wire \logic|Add0~106_combout ;
wire \op2Mux|out[31]~43_combout ;
wire \logic|Mux0~0_combout ;
wire \logic|Mux0~1_combout ;
wire \logic|out~52_combout ;
wire \logic|Mux0~2_combout ;
wire \logic|Mux0~3_combout ;
wire \outMux|out[31]~37_combout ;
wire \registers|u3|Mux0~3_combout ;
wire \registers|u3|Mux0~4_combout ;
wire \registers|u3|Mux0~5_combout ;
wire \registers|u3|Mux0~6_combout ;
wire \registers|u3|out[31]~63_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \outMux|out[30]~34_combout ;
wire \outMux|out[30]~38_combout ;
wire \logic|out~53_combout ;
wire \logic|Mux1~6_combout ;
wire \logic|Mux1~0_combout ;
wire \logic|Mux1~7_combout ;
wire \logic|Add0~103_combout ;
wire \logic|Mux1~8_combout ;
wire \outMux|out[30]~35_combout ;
wire \registers|r2|read[30]~feeder_combout ;
wire \registers|u3|Mux1~0_combout ;
wire \registers|u3|Mux1~1_combout ;
wire \registers|u3|Mux1~2_combout ;
wire \registers|u3|Mux1~3_combout ;
wire \registers|u3|out[30]~62_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \logic|out~31_combout ;
wire \op2Mux|out[29]~30_combout ;
wire \logic|Mux2~4_combout ;
wire \logic|Mux2~5_combout ;
wire \logic|out~30_combout ;
wire \logic|Mux2~6_combout ;
wire \logic|Add0~100_combout ;
wire \logic|Mux2~7_combout ;
wire \outMux|out[29]~33_combout ;
wire \registers|u2|Mux2~0_combout ;
wire \registers|u2|Mux2~1_combout ;
wire \registers|u2|Mux2~2_combout ;
wire \registers|u2|Mux2~3_combout ;
wire \registers|u2|out[29]~29_combout ;
wire \logic|Mux3~0_combout ;
wire \logic|Mux3~1_combout ;
wire \logic|Add0~97_combout ;
wire \logic|Mux3~2_combout ;
wire \logic|Mux3~3_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \outMux|out[28]~32_combout ;
wire \registers|r3|read[28]~feeder_combout ;
wire \registers|u3|Mux3~0_combout ;
wire \registers|u3|Mux3~1_combout ;
wire \registers|u3|Mux3~2_combout ;
wire \registers|u3|Mux3~3_combout ;
wire \registers|u3|out[28]~60_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \logic|out~27_combout ;
wire \logic|out~26_combout ;
wire \op2Mux|out[27]~28_combout ;
wire \logic|Mux4~0_combout ;
wire \logic|Mux4~1_combout ;
wire \logic|Mux4~2_combout ;
wire \logic|Add0~94_combout ;
wire \logic|Mux4~3_combout ;
wire \outMux|out[27]~31_combout ;
wire \registers|r2|read[27]~feeder_combout ;
wire \registers|u3|Mux4~0_combout ;
wire \registers|u3|Mux4~1_combout ;
wire \registers|u3|Mux4~2_combout ;
wire \registers|u3|Mux4~3_combout ;
wire \registers|u3|out[27]~59_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \op2Mux|out[26]~27_combout ;
wire \logic|out~24_combout ;
wire \logic|out~25_combout ;
wire \logic|Mux5~0_combout ;
wire \logic|Mux5~1_combout ;
wire \logic|Add0~91_combout ;
wire \logic|Mux5~2_combout ;
wire \logic|Mux5~3_combout ;
wire \outMux|out[26]~30_combout ;
wire \registers|u3|Mux5~0_combout ;
wire \registers|u3|Mux5~1_combout ;
wire \registers|u3|Mux5~2_combout ;
wire \registers|u3|Mux5~3_combout ;
wire \registers|u3|out[26]~58_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \logic|out~23_combout ;
wire \logic|out~22_combout ;
wire \op2Mux|out[25]~26_combout ;
wire \logic|Mux6~0_combout ;
wire \logic|Mux6~1_combout ;
wire \logic|Mux6~2_combout ;
wire \logic|Add0~88_combout ;
wire \logic|Mux6~3_combout ;
wire \outMux|out[25]~29_combout ;
wire \registers|u3|Mux6~0_combout ;
wire \registers|u3|Mux6~1_combout ;
wire \registers|u3|Mux6~2_combout ;
wire \registers|u3|Mux6~3_combout ;
wire \registers|u3|out[25]~57_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \op2Mux|out[24]~25_combout ;
wire \logic|out~21_combout ;
wire \logic|Mux7~0_combout ;
wire \logic|out~20_combout ;
wire \logic|Mux7~1_combout ;
wire \logic|Add0~85_combout ;
wire \logic|Mux7~2_combout ;
wire \logic|Mux7~3_combout ;
wire \outMux|out[24]~28_combout ;
wire \registers|u3|Mux7~0_combout ;
wire \registers|u3|Mux7~1_combout ;
wire \registers|u3|Mux7~2_combout ;
wire \registers|u3|Mux7~3_combout ;
wire \registers|u3|out[24]~56_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \logic|out~18_combout ;
wire \op2Mux|out[23]~24_combout ;
wire \logic|Mux8~0_combout ;
wire \logic|Mux8~1_combout ;
wire \logic|Mux8~2_combout ;
wire \logic|out~19_combout ;
wire \logic|Add0~82_combout ;
wire \logic|Mux8~3_combout ;
wire \outMux|out[23]~27_combout ;
wire \registers|u3|Mux8~0_combout ;
wire \registers|u3|Mux8~1_combout ;
wire \registers|u3|Mux8~2_combout ;
wire \registers|u3|Mux8~3_combout ;
wire \registers|u3|out[23]~55_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \op2Mux|out[22]~23_combout ;
wire \logic|out~16_combout ;
wire \logic|out~17_combout ;
wire \logic|Mux9~0_combout ;
wire \logic|Mux9~1_combout ;
wire \logic|Add0~79_combout ;
wire \logic|Mux9~2_combout ;
wire \logic|Mux9~3_combout ;
wire \outMux|out[22]~26_combout ;
wire \registers|u3|Mux9~0_combout ;
wire \registers|u3|Mux9~1_combout ;
wire \registers|u3|Mux9~2_combout ;
wire \registers|u3|Mux9~3_combout ;
wire \registers|u3|out[22]~54_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \logic|out~15_combout ;
wire \logic|out~14_combout ;
wire \op2Mux|out[21]~22_combout ;
wire \logic|Mux10~0_combout ;
wire \logic|Mux10~1_combout ;
wire \logic|Mux10~2_combout ;
wire \logic|Add0~76_combout ;
wire \logic|Mux10~3_combout ;
wire \outMux|out[21]~25_combout ;
wire \registers|r3|read[21]~feeder_combout ;
wire \registers|u3|Mux10~0_combout ;
wire \registers|u3|Mux10~1_combout ;
wire \registers|u3|Mux10~2_combout ;
wire \registers|u3|Mux10~3_combout ;
wire \registers|u3|out[21]~53_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \op2Mux|out[20]~21_combout ;
wire \logic|out~12_combout ;
wire \logic|out~13_combout ;
wire \logic|Mux11~0_combout ;
wire \logic|Mux11~1_combout ;
wire \logic|Add0~73_combout ;
wire \logic|Mux11~2_combout ;
wire \logic|Mux11~3_combout ;
wire \outMux|out[20]~24_combout ;
wire \registers|u3|Mux11~0_combout ;
wire \registers|u3|Mux11~1_combout ;
wire \registers|u3|Mux11~2_combout ;
wire \registers|u3|Mux11~3_combout ;
wire \registers|u3|out[20]~52_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \logic|out~10_combout ;
wire \op2Mux|out[19]~20_combout ;
wire \logic|Mux12~0_combout ;
wire \logic|Mux12~1_combout ;
wire \logic|Mux12~2_combout ;
wire \logic|out~11_combout ;
wire \logic|Add0~70_combout ;
wire \logic|Mux12~3_combout ;
wire \outMux|out[19]~23_combout ;
wire \registers|r3|read[19]~feeder_combout ;
wire \registers|u3|Mux12~0_combout ;
wire \registers|u3|Mux12~1_combout ;
wire \registers|u3|Mux12~2_combout ;
wire \registers|u3|Mux12~3_combout ;
wire \registers|u3|out[19]~51_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a18 ;
wire \op2Mux|out[18]~19_combout ;
wire \logic|out~9_combout ;
wire \logic|Mux13~0_combout ;
wire \logic|out~8_combout ;
wire \logic|Mux13~1_combout ;
wire \logic|Add0~67_combout ;
wire \logic|Mux13~2_combout ;
wire \logic|Mux13~3_combout ;
wire \outMux|out[18]~22_combout ;
wire \registers|u3|Mux13~0_combout ;
wire \registers|u3|Mux13~1_combout ;
wire \registers|u3|Mux13~2_combout ;
wire \registers|u3|Mux13~3_combout ;
wire \registers|u3|out[18]~50_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \logic|out~7_combout ;
wire \logic|out~6_combout ;
wire \op2Mux|out[17]~18_combout ;
wire \logic|Mux14~0_combout ;
wire \logic|Mux14~1_combout ;
wire \logic|Mux14~2_combout ;
wire \logic|Add0~64_combout ;
wire \logic|Mux14~3_combout ;
wire \outMux|out[17]~21_combout ;
wire \registers|u3|Mux14~0_combout ;
wire \registers|u3|Mux14~1_combout ;
wire \registers|u3|Mux14~2_combout ;
wire \registers|u3|Mux14~3_combout ;
wire \registers|u3|out[17]~49_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \op2Mux|out[16]~17_combout ;
wire \logic|out~5_combout ;
wire \logic|Mux15~0_combout ;
wire \logic|out~4_combout ;
wire \logic|Mux15~1_combout ;
wire \logic|Add0~61_combout ;
wire \logic|Mux15~2_combout ;
wire \logic|Mux15~3_combout ;
wire \outMux|out[16]~20_combout ;
wire \registers|u3|Mux15~0_combout ;
wire \registers|u3|Mux15~1_combout ;
wire \registers|u3|Mux15~2_combout ;
wire \registers|u3|Mux15~3_combout ;
wire \registers|u3|out[16]~48_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \logic|out~3_combout ;
wire \logic|out~2_combout ;
wire \op2Mux|out[15]~16_combout ;
wire \logic|Mux16~0_combout ;
wire \logic|Mux16~1_combout ;
wire \logic|Mux16~2_combout ;
wire \logic|Add0~58_combout ;
wire \logic|Mux16~3_combout ;
wire \outMux|out[15]~4_combout ;
wire \registers|r2|read[15]~feeder_combout ;
wire \registers|u3|Mux16~0_combout ;
wire \registers|u3|Mux16~1_combout ;
wire \registers|u3|Mux16~2_combout ;
wire \registers|u3|Mux16~3_combout ;
wire \registers|u3|out[15]~47_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \logic|out~32_combout ;
wire \op2Mux|out[14]~32_combout ;
wire \logic|Mux17~0_combout ;
wire \logic|Mux17~1_combout ;
wire \logic|Mux17~2_combout ;
wire \logic|out~33_combout ;
wire \logic|Add0~56_combout ;
wire \logic|Mux17~3_combout ;
wire \outMux|out[14]~5_combout ;
wire \registers|r3|read[14]~feeder_combout ;
wire \registers|u2|Mux17~0_combout ;
wire \registers|u2|Mux17~1_combout ;
wire \registers|u2|Mux17~2_combout ;
wire \registers|u2|Mux17~3_combout ;
wire \registers|u2|out[14]~1_combout ;
wire \logic|out~51_combout ;
wire \logic|Mux18~0_combout ;
wire \logic|Mux18~1_combout ;
wire \logic|Add0~54_combout ;
wire \logic|Mux18~2_combout ;
wire \logic|Mux18~3_combout ;
wire \outMux|out[13]~6_combout ;
wire \registers|u3|Mux18~0_combout ;
wire \registers|u3|Mux18~1_combout ;
wire \registers|u3|Mux18~2_combout ;
wire \registers|u3|Mux18~3_combout ;
wire \registers|u3|out[13]~45_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \logic|out~49_combout ;
wire \logic|out~48_combout ;
wire \op2Mux|out[12]~41_combout ;
wire \logic|Mux19~0_combout ;
wire \logic|Mux19~1_combout ;
wire \logic|Mux19~2_combout ;
wire \logic|Add0~52_combout ;
wire \logic|Mux19~3_combout ;
wire \outMux|out[12]~7_combout ;
wire \registers|u3|Mux19~0_combout ;
wire \registers|u3|Mux19~1_combout ;
wire \registers|u3|Mux19~2_combout ;
wire \registers|u3|Mux19~3_combout ;
wire \registers|u3|out[12]~44_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \logic|Mux20~4_combout ;
wire \logic|Mux20~8_combout ;
wire \logic|Mux20~5_combout ;
wire \logic|Add0~50_combout ;
wire \logic|Mux20~6_combout ;
wire \logic|Mux20~7_combout ;
wire \outMux|out[11]~8_combout ;
wire \registers|u3|Mux20~0_combout ;
wire \registers|u3|Mux20~1_combout ;
wire \registers|u3|Mux20~2_combout ;
wire \registers|u3|Mux20~3_combout ;
wire \registers|u3|out[11]~0_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \logic|Mux21~6_combout ;
wire \logic|Mux21~4_combout ;
wire \logic|Add0~48_combout ;
wire \logic|Mux21~2_combout ;
wire \logic|Mux21~3_combout ;
wire \logic|Mux21~5_combout ;
wire \outMux|out[10]~9_combout ;
wire \registers|u3|Mux21~0_combout ;
wire \registers|u3|Mux21~1_combout ;
wire \registers|u3|Mux21~2_combout ;
wire \registers|u3|Mux21~3_combout ;
wire \registers|u3|out[10]~1_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \op2Mux|out[9]~40_combout ;
wire \logic|out~46_combout ;
wire \logic|out~47_combout ;
wire \logic|Mux22~0_combout ;
wire \logic|Mux22~1_combout ;
wire \logic|Add0~46_combout ;
wire \logic|Mux22~2_combout ;
wire \logic|Mux22~3_combout ;
wire \outMux|out[9]~10_combout ;
wire \registers|u3|Mux22~0_combout ;
wire \registers|u3|Mux22~1_combout ;
wire \registers|u3|Mux22~2_combout ;
wire \registers|u3|Mux22~3_combout ;
wire \registers|u3|out[9]~43_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \logic|out~45_combout ;
wire \logic|Add0~44_combout ;
wire \op2Mux|out[8]~39_combout ;
wire \logic|Mux23~0_combout ;
wire \logic|Mux23~1_combout ;
wire \logic|out~44_combout ;
wire \logic|Mux23~2_combout ;
wire \logic|Mux23~3_combout ;
wire \outMux|out[8]~11_combout ;
wire \registers|u3|Mux23~0_combout ;
wire \registers|u3|Mux23~1_combout ;
wire \registers|u3|Mux23~2_combout ;
wire \registers|u3|Mux23~3_combout ;
wire \registers|u3|out[8]~42_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \op2Mux|out[7]~38_combout ;
wire \logic|out~42_combout ;
wire \logic|out~43_combout ;
wire \logic|Mux24~0_combout ;
wire \logic|Mux24~1_combout ;
wire \logic|Add0~42_combout ;
wire \logic|Mux24~2_combout ;
wire \logic|Mux24~3_combout ;
wire \outMux|out[7]~12_combout ;
wire \registers|u2|Mux24~0_combout ;
wire \registers|u2|Mux24~1_combout ;
wire \registers|u2|Mux24~2_combout ;
wire \registers|u2|Mux24~3_combout ;
wire \registers|u2|out[7]~8_combout ;
wire \op2Mux|out[6]~37_combout ;
wire \logic|Mux25~0_combout ;
wire \logic|Mux25~1_combout ;
wire \logic|out~40_combout ;
wire \logic|Mux25~2_combout ;
wire \logic|out~41_combout ;
wire \logic|Add0~40_combout ;
wire \logic|Mux25~3_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \outMux|out[6]~13_combout ;
wire \registers|r3|read[6]~feeder_combout ;
wire \registers|u3|Mux25~0_combout ;
wire \registers|u3|Mux25~1_combout ;
wire \registers|u3|Mux25~2_combout ;
wire \registers|u3|Mux25~3_combout ;
wire \registers|u3|out[6]~40_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \op2Mux|out[5]~36_combout ;
wire \logic|out~38_combout ;
wire \logic|out~39_combout ;
wire \logic|Mux26~0_combout ;
wire \logic|Mux26~1_combout ;
wire \logic|Add0~38_combout ;
wire \logic|Mux26~2_combout ;
wire \logic|Mux26~3_combout ;
wire \outMux|out[5]~14_combout ;
wire \registers|u2|Mux26~3_combout ;
wire \registers|u2|Mux26~4_combout ;
wire \registers|u2|Mux26~5_combout ;
wire \registers|u2|Mux26~6_combout ;
wire \registers|u2|out[5]~10_combout ;
wire \op2Mux|out[4]~35_combout ;
wire \logic|Mux27~0_combout ;
wire \logic|Mux27~1_combout ;
wire \logic|Mux27~2_combout ;
wire \logic|Add0~36_combout ;
wire \logic|Mux27~3_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \outMux|out[4]~15_combout ;
wire \registers|r3|read[4]~feeder_combout ;
wire \registers|u2|Mux27~0_combout ;
wire \registers|u2|Mux27~1_combout ;
wire \registers|u2|Mux27~2_combout ;
wire \registers|u2|Mux27~3_combout ;
wire \registers|u2|out[4]~11_combout ;
wire \logic|out~35_combout ;
wire \logic|Mux28~0_combout ;
wire \logic|Mux28~1_combout ;
wire \logic|Mux28~2_combout ;
wire \logic|Mux28~3_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \outMux|out[3]~16_combout ;
wire \registers|u2|Mux28~0_combout ;
wire \registers|u2|Mux28~1_combout ;
wire \registers|u2|Mux28~2_combout ;
wire \registers|u2|Mux28~3_combout ;
wire \registers|u2|out[3]~12_combout ;
wire \logic|Mux29~2_combout ;
wire \logic|Mux29~3_combout ;
wire \logic|Mux29~5_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \outMux|out[2]~17_combout ;
wire \registers|u2|Mux29~0_combout ;
wire \registers|u2|Mux29~1_combout ;
wire \registers|u2|Mux29~2_combout ;
wire \registers|u2|Mux29~3_combout ;
wire \registers|u2|out[2]~13_combout ;
wire \logic|Mux30~2_combout ;
wire \logic|Mux30~3_combout ;
wire \logic|Mux30~5_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \outMux|out[1]~18_combout ;
wire \registers|u2|Mux30~0_combout ;
wire \registers|u2|Mux30~1_combout ;
wire \registers|u2|Mux30~2_combout ;
wire \registers|u2|Mux30~3_combout ;
wire \registers|u2|out[1]~14_combout ;
wire \logic|Mux31~0_combout ;
wire \logic|Add0~28_combout ;
wire \logic|Mux31~1_combout ;
wire \logic|out~54_combout ;
wire \logic|Mux31~2_combout ;
wire \logic|Mux31~3_combout ;
wire \logic|Mux31~4_combout ;
wire \memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \outMux|out[0]~19_combout ;
wire \registers|r3|read[0]~feeder_combout ;
wire \registers|u2|Mux31~0_combout ;
wire \registers|u2|Mux31~1_combout ;
wire \registers|u2|Mux31~2_combout ;
wire \registers|u2|Mux31~3_combout ;
wire \instructions|instructionMemory|out~0_combout ;
wire \instructions|instructionMemory|out[4]$latch~combout ;
wire \instructions|instructionMemory|WideOr16~0_combout ;
wire \instructions|instructionMemory|WideOr16~combout ;
wire \instructions|instructionMemory|out[5]$latch~combout ;
wire \instructions|instructionMemory|out[13]$latch~combout ;
wire \logic|Equal0~2_combout ;
wire \logic|Equal0~3_combout ;
wire \logic|Equal0~1_combout ;
wire \logic|Equal0~0_combout ;
wire \logic|Equal0~4_combout ;
wire \logic|Equal0~6_combout ;
wire \logic|Mux1~1_combout ;
wire \logic|Mux1~2_combout ;
wire \logic|Mux1~3_combout ;
wire \op2Mux|out[30]~31_combout ;
wire \logic|Mux1~4_combout ;
wire \logic|Mux1~5_combout ;
wire \logic|Equal0~5_combout ;
wire \logic|Equal0~8_combout ;
wire \logic|Equal0~7_combout ;
wire \logic|Equal0~9_combout ;
wire \logic|Mux0~4_combout ;
wire \logic|Equal0~10_combout ;
wire [31:0] \instructions|PC|out ;
wire [31:0] \registers|r1|read ;
wire [31:0] \registers|r3|read ;
wire [31:0] \registers|r2|read ;
wire [31:0] \registers|r5|read ;
wire [31:0] \registers|r6|read ;
wire [31:0] \registers|r4|read ;
wire [31:0] \registers|r7|read ;
wire [31:0] \registers|u1|out ;

wire [17:0] \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory|memory_rtl_0|auto_generated|ram_block1a1  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory|memory_rtl_0|auto_generated|ram_block1a2  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory|memory_rtl_0|auto_generated|ram_block1a3  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory|memory_rtl_0|auto_generated|ram_block1a4  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory|memory_rtl_0|auto_generated|ram_block1a5  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory|memory_rtl_0|auto_generated|ram_block1a6  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory|memory_rtl_0|auto_generated|ram_block1a7  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory|memory_rtl_0|auto_generated|ram_block1a8  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory|memory_rtl_0|auto_generated|ram_block1a9  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory|memory_rtl_0|auto_generated|ram_block1a10  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory|memory_rtl_0|auto_generated|ram_block1a11  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory|memory_rtl_0|auto_generated|ram_block1a12  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory|memory_rtl_0|auto_generated|ram_block1a13  = \memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \memory|memory_rtl_0|auto_generated|ram_block1a15  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \memory|memory_rtl_0|auto_generated|ram_block1a16  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \memory|memory_rtl_0|auto_generated|ram_block1a17  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \memory|memory_rtl_0|auto_generated|ram_block1a18  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \memory|memory_rtl_0|auto_generated|ram_block1a19  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \memory|memory_rtl_0|auto_generated|ram_block1a20  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \memory|memory_rtl_0|auto_generated|ram_block1a21  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \memory|memory_rtl_0|auto_generated|ram_block1a22  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \memory|memory_rtl_0|auto_generated|ram_block1a23  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \memory|memory_rtl_0|auto_generated|ram_block1a24  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \memory|memory_rtl_0|auto_generated|ram_block1a25  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \memory|memory_rtl_0|auto_generated|ram_block1a26  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \memory|memory_rtl_0|auto_generated|ram_block1a27  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \memory|memory_rtl_0|auto_generated|ram_block1a28  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \memory|memory_rtl_0|auto_generated|ram_block1a29  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \memory|memory_rtl_0|auto_generated|ram_block1a30  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \memory|memory_rtl_0|auto_generated|ram_block1a31  = \memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \readRS1[0]~output (
	.i(\registers|u2|Mux31~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[0]~output .bus_hold = "false";
defparam \readRS1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \readRS1[1]~output (
	.i(\registers|u2|Mux30~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[1]~output .bus_hold = "false";
defparam \readRS1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \readRS1[2]~output (
	.i(\registers|u2|Mux29~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[2]~output .bus_hold = "false";
defparam \readRS1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
fiftyfivenm_io_obuf \readRS1[3]~output (
	.i(\registers|u2|Mux28~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[3]~output .bus_hold = "false";
defparam \readRS1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \readRS1[4]~output (
	.i(\registers|u2|Mux27~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[4]~output .bus_hold = "false";
defparam \readRS1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \readRS1[5]~output (
	.i(\registers|u2|Mux26~6_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[5]~output .bus_hold = "false";
defparam \readRS1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
fiftyfivenm_io_obuf \readRS1[6]~output (
	.i(\registers|u2|Mux25~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[6]~output .bus_hold = "false";
defparam \readRS1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \readRS1[7]~output (
	.i(\registers|u2|Mux24~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[7]~output .bus_hold = "false";
defparam \readRS1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \readRS1[8]~output (
	.i(\registers|u2|Mux23~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[8]~output .bus_hold = "false";
defparam \readRS1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \readRS1[9]~output (
	.i(\registers|u2|Mux22~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[9]~output .bus_hold = "false";
defparam \readRS1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \readRS1[10]~output (
	.i(\registers|u2|Mux21~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[10]~output .bus_hold = "false";
defparam \readRS1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \readRS1[11]~output (
	.i(\registers|u2|Mux20~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[11]~output .bus_hold = "false";
defparam \readRS1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \readRS1[12]~output (
	.i(\registers|u2|Mux19~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[12]~output .bus_hold = "false";
defparam \readRS1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \readRS1[13]~output (
	.i(\registers|u2|Mux18~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[13]~output .bus_hold = "false";
defparam \readRS1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \readRS1[14]~output (
	.i(\registers|u2|Mux17~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[14]~output .bus_hold = "false";
defparam \readRS1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \readRS1[15]~output (
	.i(\registers|u2|Mux16~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[15]~output .bus_hold = "false";
defparam \readRS1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \readRS1[16]~output (
	.i(\registers|u2|Mux15~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[16]~output .bus_hold = "false";
defparam \readRS1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \readRS1[17]~output (
	.i(\registers|u2|Mux14~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[17]~output .bus_hold = "false";
defparam \readRS1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \readRS1[18]~output (
	.i(\registers|u2|Mux13~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[18]~output .bus_hold = "false";
defparam \readRS1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \readRS1[19]~output (
	.i(\registers|u2|Mux12~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[19]~output .bus_hold = "false";
defparam \readRS1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \readRS1[20]~output (
	.i(\registers|u2|Mux11~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[20]~output .bus_hold = "false";
defparam \readRS1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \readRS1[21]~output (
	.i(\registers|u2|Mux10~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[21]~output .bus_hold = "false";
defparam \readRS1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \readRS1[22]~output (
	.i(\registers|u2|Mux9~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[22]~output .bus_hold = "false";
defparam \readRS1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \readRS1[23]~output (
	.i(\registers|u2|Mux8~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[23]~output .bus_hold = "false";
defparam \readRS1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \readRS1[24]~output (
	.i(\registers|u2|Mux7~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[24]~output .bus_hold = "false";
defparam \readRS1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \readRS1[25]~output (
	.i(\registers|u2|Mux6~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[25]~output .bus_hold = "false";
defparam \readRS1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \readRS1[26]~output (
	.i(\registers|u2|Mux5~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[26]~output .bus_hold = "false";
defparam \readRS1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \readRS1[27]~output (
	.i(\registers|u2|Mux4~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[27]~output .bus_hold = "false";
defparam \readRS1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \readRS1[28]~output (
	.i(\registers|u2|Mux3~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[28]~output .bus_hold = "false";
defparam \readRS1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \readRS1[29]~output (
	.i(\registers|u2|Mux2~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[29]~output .bus_hold = "false";
defparam \readRS1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
fiftyfivenm_io_obuf \readRS1[30]~output (
	.i(\registers|u2|Mux1~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[30]~output .bus_hold = "false";
defparam \readRS1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \readRS1[31]~output (
	.i(\registers|u2|Mux0~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[31]~output .bus_hold = "false";
defparam \readRS1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \readRS2[0]~output (
	.i(\registers|u3|Mux31~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[0]~output .bus_hold = "false";
defparam \readRS2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \readRS2[1]~output (
	.i(\registers|u3|Mux30~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[1]~output .bus_hold = "false";
defparam \readRS2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \readRS2[2]~output (
	.i(\registers|u3|Mux29~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[2]~output .bus_hold = "false";
defparam \readRS2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \readRS2[3]~output (
	.i(\registers|u3|Mux28~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[3]~output .bus_hold = "false";
defparam \readRS2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \readRS2[4]~output (
	.i(\registers|u3|Mux27~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[4]~output .bus_hold = "false";
defparam \readRS2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \readRS2[5]~output (
	.i(\registers|u3|Mux26~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[5]~output .bus_hold = "false";
defparam \readRS2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
fiftyfivenm_io_obuf \readRS2[6]~output (
	.i(\registers|u3|Mux25~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[6]~output .bus_hold = "false";
defparam \readRS2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \readRS2[7]~output (
	.i(\registers|u3|Mux24~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[7]~output .bus_hold = "false";
defparam \readRS2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \readRS2[8]~output (
	.i(\registers|u3|Mux23~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[8]~output .bus_hold = "false";
defparam \readRS2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \readRS2[9]~output (
	.i(\registers|u3|Mux22~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[9]~output .bus_hold = "false";
defparam \readRS2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \readRS2[10]~output (
	.i(\registers|u3|Mux21~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[10]~output .bus_hold = "false";
defparam \readRS2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \readRS2[11]~output (
	.i(\registers|u3|Mux20~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[11]~output .bus_hold = "false";
defparam \readRS2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \readRS2[12]~output (
	.i(\registers|u3|Mux19~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[12]~output .bus_hold = "false";
defparam \readRS2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \readRS2[13]~output (
	.i(\registers|u3|Mux18~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[13]~output .bus_hold = "false";
defparam \readRS2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \readRS2[14]~output (
	.i(\registers|u3|Mux17~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[14]~output .bus_hold = "false";
defparam \readRS2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \readRS2[15]~output (
	.i(\registers|u3|Mux16~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[15]~output .bus_hold = "false";
defparam \readRS2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \readRS2[16]~output (
	.i(\registers|u3|Mux15~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[16]~output .bus_hold = "false";
defparam \readRS2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \readRS2[17]~output (
	.i(\registers|u3|Mux14~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[17]~output .bus_hold = "false";
defparam \readRS2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \readRS2[18]~output (
	.i(\registers|u3|Mux13~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[18]~output .bus_hold = "false";
defparam \readRS2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \readRS2[19]~output (
	.i(\registers|u3|Mux12~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[19]~output .bus_hold = "false";
defparam \readRS2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \readRS2[20]~output (
	.i(\registers|u3|Mux11~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[20]~output .bus_hold = "false";
defparam \readRS2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \readRS2[21]~output (
	.i(\registers|u3|Mux10~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[21]~output .bus_hold = "false";
defparam \readRS2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \readRS2[22]~output (
	.i(\registers|u3|Mux9~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[22]~output .bus_hold = "false";
defparam \readRS2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \readRS2[23]~output (
	.i(\registers|u3|Mux8~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[23]~output .bus_hold = "false";
defparam \readRS2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \readRS2[24]~output (
	.i(\registers|u3|Mux7~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[24]~output .bus_hold = "false";
defparam \readRS2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \readRS2[25]~output (
	.i(\registers|u3|Mux6~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[25]~output .bus_hold = "false";
defparam \readRS2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \readRS2[26]~output (
	.i(\registers|u3|Mux5~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[26]~output .bus_hold = "false";
defparam \readRS2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \readRS2[27]~output (
	.i(\registers|u3|Mux4~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[27]~output .bus_hold = "false";
defparam \readRS2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \readRS2[28]~output (
	.i(\registers|u3|Mux3~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[28]~output .bus_hold = "false";
defparam \readRS2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \readRS2[29]~output (
	.i(\registers|u3|Mux2~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[29]~output .bus_hold = "false";
defparam \readRS2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \readRS2[30]~output (
	.i(\registers|u3|Mux1~3_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[30]~output .bus_hold = "false";
defparam \readRS2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \readRS2[31]~output (
	.i(\registers|u3|Mux0~6_combout ),
	.oe(\regRW[1]~input_o ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[31]~output .bus_hold = "false";
defparam \readRS2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N9
fiftyfivenm_io_obuf \instr[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[0]~output .bus_hold = "false";
defparam \instr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N30
fiftyfivenm_io_obuf \instr[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[1]~output .bus_hold = "false";
defparam \instr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \instr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[2]~output .bus_hold = "false";
defparam \instr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \instr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[3]~output .bus_hold = "false";
defparam \instr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \instr[4]~output (
	.i(\instructions|instructionMemory|out[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[4]~output .bus_hold = "false";
defparam \instr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \instr[5]~output (
	.i(\instructions|instructionMemory|out[5]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[5]~output .bus_hold = "false";
defparam \instr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \instr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[6]~output .bus_hold = "false";
defparam \instr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \instr[7]~output (
	.i(\instructions|instructionMemory|out[7]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[7]~output .bus_hold = "false";
defparam \instr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \instr[8]~output (
	.i(\instructions|instructionMemory|out[8]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[8]~output .bus_hold = "false";
defparam \instr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \instr[9]~output (
	.i(\instructions|instructionMemory|out[9]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[9]~output .bus_hold = "false";
defparam \instr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \instr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[10]~output .bus_hold = "false";
defparam \instr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \instr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[11]~output .bus_hold = "false";
defparam \instr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \instr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[12]~output .bus_hold = "false";
defparam \instr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \instr[13]~output (
	.i(\instructions|instructionMemory|out[13]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[13]~output .bus_hold = "false";
defparam \instr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \instr[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[14]~output .bus_hold = "false";
defparam \instr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \instr[15]~output (
	.i(\instructions|instructionMemory|out[15]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[15]~output .bus_hold = "false";
defparam \instr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \instr[16]~output (
	.i(\instructions|instructionMemory|out[16]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[16]~output .bus_hold = "false";
defparam \instr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \instr[17]~output (
	.i(\instructions|instructionMemory|out[17]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[17]~output .bus_hold = "false";
defparam \instr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \instr[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[18]~output .bus_hold = "false";
defparam \instr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \instr[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[19]~output .bus_hold = "false";
defparam \instr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \instr[20]~output (
	.i(\instructions|instructionMemory|out[20]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[20]~output .bus_hold = "false";
defparam \instr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \instr[21]~output (
	.i(\instructions|instructionMemory|out[21]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[21]~output .bus_hold = "false";
defparam \instr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \instr[22]~output (
	.i(\instructions|instructionMemory|out[22]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[22]~output .bus_hold = "false";
defparam \instr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \instr[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[23]~output .bus_hold = "false";
defparam \instr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \instr[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[24]~output .bus_hold = "false";
defparam \instr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \instr[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[25]~output .bus_hold = "false";
defparam \instr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \instr[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[26]~output .bus_hold = "false";
defparam \instr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \instr[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[27]~output .bus_hold = "false";
defparam \instr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \instr[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[28]~output .bus_hold = "false";
defparam \instr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \instr[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[29]~output .bus_hold = "false";
defparam \instr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \instr[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[30]~output .bus_hold = "false";
defparam \instr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \instr[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[31]~output .bus_hold = "false";
defparam \instr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \status[0]~output (
	.i(\logic|Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\status[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \status[0]~output .bus_hold = "false";
defparam \status[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \status[1]~output (
	.i(\logic|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\status[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \status[1]~output .bus_hold = "false";
defparam \status[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \ALU1[0]~output (
	.i(\op2Mux|out[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[0]~output .bus_hold = "false";
defparam \ALU1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \ALU1[1]~output (
	.i(\op2Mux|out[1]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[1]~output .bus_hold = "false";
defparam \ALU1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \ALU1[2]~output (
	.i(\op2Mux|out[2]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[2]~output .bus_hold = "false";
defparam \ALU1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \ALU1[3]~output (
	.i(\op2Mux|out[3]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[3]~output .bus_hold = "false";
defparam \ALU1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \ALU1[4]~output (
	.i(\op2Mux|out[4]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[4]~output .bus_hold = "false";
defparam \ALU1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \ALU1[5]~output (
	.i(\op2Mux|out[5]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[5]~output .bus_hold = "false";
defparam \ALU1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
fiftyfivenm_io_obuf \ALU1[6]~output (
	.i(\op2Mux|out[6]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[6]~output .bus_hold = "false";
defparam \ALU1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \ALU1[7]~output (
	.i(\op2Mux|out[7]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[7]~output .bus_hold = "false";
defparam \ALU1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \ALU1[8]~output (
	.i(\op2Mux|out[8]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[8]~output .bus_hold = "false";
defparam \ALU1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \ALU1[9]~output (
	.i(\op2Mux|out[9]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[9]~output .bus_hold = "false";
defparam \ALU1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \ALU1[10]~output (
	.i(\op2Mux|out[10]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[10]~output .bus_hold = "false";
defparam \ALU1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \ALU1[11]~output (
	.i(\op2Mux|out[11]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[11]~output .bus_hold = "false";
defparam \ALU1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \ALU1[12]~output (
	.i(\op2Mux|out[12]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[12]~output .bus_hold = "false";
defparam \ALU1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \ALU1[13]~output (
	.i(\op2Mux|out[13]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[13]~output .bus_hold = "false";
defparam \ALU1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \ALU1[14]~output (
	.i(\op2Mux|out[14]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[14]~output .bus_hold = "false";
defparam \ALU1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \ALU1[15]~output (
	.i(\op2Mux|out[15]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[15]~output .bus_hold = "false";
defparam \ALU1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \ALU1[16]~output (
	.i(\op2Mux|out[16]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[16]~output .bus_hold = "false";
defparam \ALU1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \ALU1[17]~output (
	.i(\op2Mux|out[17]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[17]~output .bus_hold = "false";
defparam \ALU1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \ALU1[18]~output (
	.i(\op2Mux|out[18]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[18]~output .bus_hold = "false";
defparam \ALU1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \ALU1[19]~output (
	.i(\op2Mux|out[19]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[19]~output .bus_hold = "false";
defparam \ALU1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \ALU1[20]~output (
	.i(\op2Mux|out[20]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[20]~output .bus_hold = "false";
defparam \ALU1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \ALU1[21]~output (
	.i(\op2Mux|out[21]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[21]~output .bus_hold = "false";
defparam \ALU1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \ALU1[22]~output (
	.i(\op2Mux|out[22]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[22]~output .bus_hold = "false";
defparam \ALU1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \ALU1[23]~output (
	.i(\op2Mux|out[23]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[23]~output .bus_hold = "false";
defparam \ALU1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
fiftyfivenm_io_obuf \ALU1[24]~output (
	.i(\op2Mux|out[24]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[24]~output .bus_hold = "false";
defparam \ALU1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ALU1[25]~output (
	.i(\op2Mux|out[25]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[25]~output .bus_hold = "false";
defparam \ALU1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \ALU1[26]~output (
	.i(\op2Mux|out[26]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[26]~output .bus_hold = "false";
defparam \ALU1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \ALU1[27]~output (
	.i(\op2Mux|out[27]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[27]~output .bus_hold = "false";
defparam \ALU1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \ALU1[28]~output (
	.i(\op2Mux|out[28]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[28]~output .bus_hold = "false";
defparam \ALU1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \ALU1[29]~output (
	.i(\op2Mux|out[29]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[29]~output .bus_hold = "false";
defparam \ALU1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \ALU1[30]~output (
	.i(\op2Mux|out[30]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[30]~output .bus_hold = "false";
defparam \ALU1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \ALU1[31]~output (
	.i(\op2Mux|out[31]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[31]~output .bus_hold = "false";
defparam \ALU1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \ALUout[0]~output (
	.i(\logic|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[0]~output .bus_hold = "false";
defparam \ALUout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \ALUout[1]~output (
	.i(\logic|Mux30~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[1]~output .bus_hold = "false";
defparam \ALUout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \ALUout[2]~output (
	.i(\logic|Mux29~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[2]~output .bus_hold = "false";
defparam \ALUout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \ALUout[3]~output (
	.i(\logic|Mux28~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[3]~output .bus_hold = "false";
defparam \ALUout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \ALUout[4]~output (
	.i(\logic|Mux27~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[4]~output .bus_hold = "false";
defparam \ALUout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \ALUout[5]~output (
	.i(\logic|Mux26~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[5]~output .bus_hold = "false";
defparam \ALUout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \ALUout[6]~output (
	.i(\logic|Mux25~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[6]~output .bus_hold = "false";
defparam \ALUout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \ALUout[7]~output (
	.i(\logic|Mux24~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[7]~output .bus_hold = "false";
defparam \ALUout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \ALUout[8]~output (
	.i(\logic|Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[8]~output .bus_hold = "false";
defparam \ALUout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \ALUout[9]~output (
	.i(\logic|Mux22~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[9]~output .bus_hold = "false";
defparam \ALUout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \ALUout[10]~output (
	.i(\logic|Mux21~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[10]~output .bus_hold = "false";
defparam \ALUout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \ALUout[11]~output (
	.i(\logic|Mux20~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[11]~output .bus_hold = "false";
defparam \ALUout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \ALUout[12]~output (
	.i(\logic|Mux19~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[12]~output .bus_hold = "false";
defparam \ALUout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \ALUout[13]~output (
	.i(\logic|Mux18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[13]~output .bus_hold = "false";
defparam \ALUout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \ALUout[14]~output (
	.i(\logic|Mux17~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[14]~output .bus_hold = "false";
defparam \ALUout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \ALUout[15]~output (
	.i(\logic|Mux16~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[15]~output .bus_hold = "false";
defparam \ALUout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \ALUout[16]~output (
	.i(\logic|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[16]~output .bus_hold = "false";
defparam \ALUout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \ALUout[17]~output (
	.i(\logic|Mux14~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[17]~output .bus_hold = "false";
defparam \ALUout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \ALUout[18]~output (
	.i(\logic|Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[18]~output .bus_hold = "false";
defparam \ALUout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \ALUout[19]~output (
	.i(\logic|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[19]~output .bus_hold = "false";
defparam \ALUout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
fiftyfivenm_io_obuf \ALUout[20]~output (
	.i(\logic|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[20]~output .bus_hold = "false";
defparam \ALUout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \ALUout[21]~output (
	.i(\logic|Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[21]~output .bus_hold = "false";
defparam \ALUout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \ALUout[22]~output (
	.i(\logic|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[22]~output .bus_hold = "false";
defparam \ALUout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \ALUout[23]~output (
	.i(\logic|Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[23]~output .bus_hold = "false";
defparam \ALUout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \ALUout[24]~output (
	.i(\logic|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[24]~output .bus_hold = "false";
defparam \ALUout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \ALUout[25]~output (
	.i(\logic|Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[25]~output .bus_hold = "false";
defparam \ALUout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \ALUout[26]~output (
	.i(\logic|Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[26]~output .bus_hold = "false";
defparam \ALUout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
fiftyfivenm_io_obuf \ALUout[27]~output (
	.i(\logic|Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[27]~output .bus_hold = "false";
defparam \ALUout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
fiftyfivenm_io_obuf \ALUout[28]~output (
	.i(\logic|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[28]~output .bus_hold = "false";
defparam \ALUout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \ALUout[29]~output (
	.i(\logic|Mux2~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[29]~output .bus_hold = "false";
defparam \ALUout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \ALUout[30]~output (
	.i(\logic|Mux1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[30]~output .bus_hold = "false";
defparam \ALUout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \ALUout[31]~output (
	.i(\logic|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[31]~output .bus_hold = "false";
defparam \ALUout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \dataOut[0]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[0]~output .bus_hold = "false";
defparam \dataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \dataOut[1]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[1]~output .bus_hold = "false";
defparam \dataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \dataOut[2]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[2]~output .bus_hold = "false";
defparam \dataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \dataOut[3]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[3]~output .bus_hold = "false";
defparam \dataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \dataOut[4]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[4]~output .bus_hold = "false";
defparam \dataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \dataOut[5]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[5]~output .bus_hold = "false";
defparam \dataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \dataOut[6]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[6]~output .bus_hold = "false";
defparam \dataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \dataOut[7]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[7]~output .bus_hold = "false";
defparam \dataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \dataOut[8]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[8]~output .bus_hold = "false";
defparam \dataOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \dataOut[9]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[9]~output .bus_hold = "false";
defparam \dataOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \dataOut[10]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[10]~output .bus_hold = "false";
defparam \dataOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \dataOut[11]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[11]~output .bus_hold = "false";
defparam \dataOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \dataOut[12]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[12]~output .bus_hold = "false";
defparam \dataOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \dataOut[13]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[13]~output .bus_hold = "false";
defparam \dataOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \dataOut[14]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[14]~output .bus_hold = "false";
defparam \dataOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \dataOut[15]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[15]~output .bus_hold = "false";
defparam \dataOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \dataOut[16]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[16]~output .bus_hold = "false";
defparam \dataOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \dataOut[17]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[17]~output .bus_hold = "false";
defparam \dataOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \dataOut[18]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[18]~output .bus_hold = "false";
defparam \dataOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \dataOut[19]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[19]~output .bus_hold = "false";
defparam \dataOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \dataOut[20]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[20]~output .bus_hold = "false";
defparam \dataOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \dataOut[21]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[21]~output .bus_hold = "false";
defparam \dataOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \dataOut[22]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[22]~output .bus_hold = "false";
defparam \dataOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \dataOut[23]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[23]~output .bus_hold = "false";
defparam \dataOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \dataOut[24]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[24]~output .bus_hold = "false";
defparam \dataOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
fiftyfivenm_io_obuf \dataOut[25]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[25]~output .bus_hold = "false";
defparam \dataOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \dataOut[26]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[26]~output .bus_hold = "false";
defparam \dataOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \dataOut[27]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[27]~output .bus_hold = "false";
defparam \dataOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \dataOut[28]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[28]~output .bus_hold = "false";
defparam \dataOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \dataOut[29]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[29]~output .bus_hold = "false";
defparam \dataOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \dataOut[30]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[30]~output .bus_hold = "false";
defparam \dataOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \dataOut[31]~output (
	.i(\memory|memory_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[31]~output .bus_hold = "false";
defparam \dataOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \WB~input (
	.i(WB),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\WB~input_o ));
// synopsys translate_off
defparam \WB~input .bus_hold = "false";
defparam \WB~input .listen_to_nsleep_signal = "false";
defparam \WB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N1
fiftyfivenm_io_ibuf \MRW~input (
	.i(MRW),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MRW~input_o ));
// synopsys translate_off
defparam \MRW~input .bus_hold = "false";
defparam \MRW~input .listen_to_nsleep_signal = "false";
defparam \MRW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
fiftyfivenm_lcell_comb \instructions|PC|out[2]~30 (
// Equation(s):
// \instructions|PC|out[2]~30_combout  = \instructions|PC|out [2] $ (VCC)
// \instructions|PC|out[2]~31  = CARRY(\instructions|PC|out [2])

	.dataa(gnd),
	.datab(\instructions|PC|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instructions|PC|out[2]~30_combout ),
	.cout(\instructions|PC|out[2]~31 ));
// synopsys translate_off
defparam \instructions|PC|out[2]~30 .lut_mask = 16'h33CC;
defparam \instructions|PC|out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \PCsrc~input (
	.i(PCsrc),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PCsrc~input_o ));
// synopsys translate_off
defparam \PCsrc~input .bus_hold = "false";
defparam \PCsrc~input .listen_to_nsleep_signal = "false";
defparam \PCsrc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \instructions|PC|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instructions|PC|out[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[2] .is_wysiwyg = "true";
defparam \instructions|PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
fiftyfivenm_lcell_comb \instructions|PC|out[3]~32 (
// Equation(s):
// \instructions|PC|out[3]~32_combout  = (\instructions|PC|out [3] & (!\instructions|PC|out[2]~31 )) # (!\instructions|PC|out [3] & ((\instructions|PC|out[2]~31 ) # (GND)))
// \instructions|PC|out[3]~33  = CARRY((!\instructions|PC|out[2]~31 ) # (!\instructions|PC|out [3]))

	.dataa(gnd),
	.datab(\instructions|PC|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[2]~31 ),
	.combout(\instructions|PC|out[3]~32_combout ),
	.cout(\instructions|PC|out[3]~33 ));
// synopsys translate_off
defparam \instructions|PC|out[3]~32 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \instructions|PC|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instructions|PC|out[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[3] .is_wysiwyg = "true";
defparam \instructions|PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
fiftyfivenm_lcell_comb \instructions|PC|out[4]~34 (
// Equation(s):
// \instructions|PC|out[4]~34_combout  = (\instructions|PC|out [4] & (\instructions|PC|out[3]~33  $ (GND))) # (!\instructions|PC|out [4] & (!\instructions|PC|out[3]~33  & VCC))
// \instructions|PC|out[4]~35  = CARRY((\instructions|PC|out [4] & !\instructions|PC|out[3]~33 ))

	.dataa(\instructions|PC|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[3]~33 ),
	.combout(\instructions|PC|out[4]~34_combout ),
	.cout(\instructions|PC|out[4]~35 ));
// synopsys translate_off
defparam \instructions|PC|out[4]~34 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \instructions|PC|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instructions|PC|out[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[4] .is_wysiwyg = "true";
defparam \instructions|PC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
fiftyfivenm_lcell_comb \instructions|PC|out[5]~36 (
// Equation(s):
// \instructions|PC|out[5]~36_combout  = (\instructions|PC|out [5] & (!\instructions|PC|out[4]~35 )) # (!\instructions|PC|out [5] & ((\instructions|PC|out[4]~35 ) # (GND)))
// \instructions|PC|out[5]~37  = CARRY((!\instructions|PC|out[4]~35 ) # (!\instructions|PC|out [5]))

	.dataa(gnd),
	.datab(\instructions|PC|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[4]~35 ),
	.combout(\instructions|PC|out[5]~36_combout ),
	.cout(\instructions|PC|out[5]~37 ));
// synopsys translate_off
defparam \instructions|PC|out[5]~36 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \instructions|PC|out[5] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[5] .is_wysiwyg = "true";
defparam \instructions|PC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \instructions|PC|out[6]~38 (
// Equation(s):
// \instructions|PC|out[6]~38_combout  = (\instructions|PC|out [6] & (\instructions|PC|out[5]~37  $ (GND))) # (!\instructions|PC|out [6] & (!\instructions|PC|out[5]~37  & VCC))
// \instructions|PC|out[6]~39  = CARRY((\instructions|PC|out [6] & !\instructions|PC|out[5]~37 ))

	.dataa(gnd),
	.datab(\instructions|PC|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[5]~37 ),
	.combout(\instructions|PC|out[6]~38_combout ),
	.cout(\instructions|PC|out[6]~39 ));
// synopsys translate_off
defparam \instructions|PC|out[6]~38 .lut_mask = 16'hC30C;
defparam \instructions|PC|out[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \instructions|PC|out[6] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[6] .is_wysiwyg = "true";
defparam \instructions|PC|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
fiftyfivenm_lcell_comb \instructions|PC|out[7]~40 (
// Equation(s):
// \instructions|PC|out[7]~40_combout  = (\instructions|PC|out [7] & (!\instructions|PC|out[6]~39 )) # (!\instructions|PC|out [7] & ((\instructions|PC|out[6]~39 ) # (GND)))
// \instructions|PC|out[7]~41  = CARRY((!\instructions|PC|out[6]~39 ) # (!\instructions|PC|out [7]))

	.dataa(gnd),
	.datab(\instructions|PC|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[6]~39 ),
	.combout(\instructions|PC|out[7]~40_combout ),
	.cout(\instructions|PC|out[7]~41 ));
// synopsys translate_off
defparam \instructions|PC|out[7]~40 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \instructions|PC|out[7] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[7] .is_wysiwyg = "true";
defparam \instructions|PC|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
fiftyfivenm_lcell_comb \instructions|PC|out[8]~42 (
// Equation(s):
// \instructions|PC|out[8]~42_combout  = (\instructions|PC|out [8] & (\instructions|PC|out[7]~41  $ (GND))) # (!\instructions|PC|out [8] & (!\instructions|PC|out[7]~41  & VCC))
// \instructions|PC|out[8]~43  = CARRY((\instructions|PC|out [8] & !\instructions|PC|out[7]~41 ))

	.dataa(\instructions|PC|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[7]~41 ),
	.combout(\instructions|PC|out[8]~42_combout ),
	.cout(\instructions|PC|out[8]~43 ));
// synopsys translate_off
defparam \instructions|PC|out[8]~42 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \instructions|PC|out[8] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[8] .is_wysiwyg = "true";
defparam \instructions|PC|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \instructions|PC|out[9]~44 (
// Equation(s):
// \instructions|PC|out[9]~44_combout  = (\instructions|PC|out [9] & (!\instructions|PC|out[8]~43 )) # (!\instructions|PC|out [9] & ((\instructions|PC|out[8]~43 ) # (GND)))
// \instructions|PC|out[9]~45  = CARRY((!\instructions|PC|out[8]~43 ) # (!\instructions|PC|out [9]))

	.dataa(gnd),
	.datab(\instructions|PC|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[8]~43 ),
	.combout(\instructions|PC|out[9]~44_combout ),
	.cout(\instructions|PC|out[9]~45 ));
// synopsys translate_off
defparam \instructions|PC|out[9]~44 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \instructions|PC|out[9] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[9] .is_wysiwyg = "true";
defparam \instructions|PC|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
fiftyfivenm_lcell_comb \instructions|PC|out[10]~46 (
// Equation(s):
// \instructions|PC|out[10]~46_combout  = (\instructions|PC|out [10] & (\instructions|PC|out[9]~45  $ (GND))) # (!\instructions|PC|out [10] & (!\instructions|PC|out[9]~45  & VCC))
// \instructions|PC|out[10]~47  = CARRY((\instructions|PC|out [10] & !\instructions|PC|out[9]~45 ))

	.dataa(\instructions|PC|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[9]~45 ),
	.combout(\instructions|PC|out[10]~46_combout ),
	.cout(\instructions|PC|out[10]~47 ));
// synopsys translate_off
defparam \instructions|PC|out[10]~46 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \instructions|PC|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instructions|PC|out[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[10] .is_wysiwyg = "true";
defparam \instructions|PC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
fiftyfivenm_lcell_comb \instructions|PC|out[11]~48 (
// Equation(s):
// \instructions|PC|out[11]~48_combout  = (\instructions|PC|out [11] & (!\instructions|PC|out[10]~47 )) # (!\instructions|PC|out [11] & ((\instructions|PC|out[10]~47 ) # (GND)))
// \instructions|PC|out[11]~49  = CARRY((!\instructions|PC|out[10]~47 ) # (!\instructions|PC|out [11]))

	.dataa(gnd),
	.datab(\instructions|PC|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[10]~47 ),
	.combout(\instructions|PC|out[11]~48_combout ),
	.cout(\instructions|PC|out[11]~49 ));
// synopsys translate_off
defparam \instructions|PC|out[11]~48 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \instructions|PC|out[11] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[11] .is_wysiwyg = "true";
defparam \instructions|PC|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
fiftyfivenm_lcell_comb \instructions|PC|out[12]~50 (
// Equation(s):
// \instructions|PC|out[12]~50_combout  = (\instructions|PC|out [12] & (\instructions|PC|out[11]~49  $ (GND))) # (!\instructions|PC|out [12] & (!\instructions|PC|out[11]~49  & VCC))
// \instructions|PC|out[12]~51  = CARRY((\instructions|PC|out [12] & !\instructions|PC|out[11]~49 ))

	.dataa(\instructions|PC|out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[11]~49 ),
	.combout(\instructions|PC|out[12]~50_combout ),
	.cout(\instructions|PC|out[12]~51 ));
// synopsys translate_off
defparam \instructions|PC|out[12]~50 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \instructions|PC|out[12] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[12] .is_wysiwyg = "true";
defparam \instructions|PC|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
fiftyfivenm_lcell_comb \instructions|PC|out[13]~52 (
// Equation(s):
// \instructions|PC|out[13]~52_combout  = (\instructions|PC|out [13] & (!\instructions|PC|out[12]~51 )) # (!\instructions|PC|out [13] & ((\instructions|PC|out[12]~51 ) # (GND)))
// \instructions|PC|out[13]~53  = CARRY((!\instructions|PC|out[12]~51 ) # (!\instructions|PC|out [13]))

	.dataa(gnd),
	.datab(\instructions|PC|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[12]~51 ),
	.combout(\instructions|PC|out[13]~52_combout ),
	.cout(\instructions|PC|out[13]~53 ));
// synopsys translate_off
defparam \instructions|PC|out[13]~52 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \instructions|PC|out[13] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[13] .is_wysiwyg = "true";
defparam \instructions|PC|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
fiftyfivenm_lcell_comb \instructions|PC|out[14]~54 (
// Equation(s):
// \instructions|PC|out[14]~54_combout  = (\instructions|PC|out [14] & (\instructions|PC|out[13]~53  $ (GND))) # (!\instructions|PC|out [14] & (!\instructions|PC|out[13]~53  & VCC))
// \instructions|PC|out[14]~55  = CARRY((\instructions|PC|out [14] & !\instructions|PC|out[13]~53 ))

	.dataa(\instructions|PC|out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[13]~53 ),
	.combout(\instructions|PC|out[14]~54_combout ),
	.cout(\instructions|PC|out[14]~55 ));
// synopsys translate_off
defparam \instructions|PC|out[14]~54 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \instructions|PC|out[14] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[14] .is_wysiwyg = "true";
defparam \instructions|PC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
fiftyfivenm_lcell_comb \instructions|PC|out[15]~56 (
// Equation(s):
// \instructions|PC|out[15]~56_combout  = (\instructions|PC|out [15] & (!\instructions|PC|out[14]~55 )) # (!\instructions|PC|out [15] & ((\instructions|PC|out[14]~55 ) # (GND)))
// \instructions|PC|out[15]~57  = CARRY((!\instructions|PC|out[14]~55 ) # (!\instructions|PC|out [15]))

	.dataa(gnd),
	.datab(\instructions|PC|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[14]~55 ),
	.combout(\instructions|PC|out[15]~56_combout ),
	.cout(\instructions|PC|out[15]~57 ));
// synopsys translate_off
defparam \instructions|PC|out[15]~56 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \instructions|PC|out[15] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[15] .is_wysiwyg = "true";
defparam \instructions|PC|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
fiftyfivenm_lcell_comb \instructions|PC|out[16]~58 (
// Equation(s):
// \instructions|PC|out[16]~58_combout  = (\instructions|PC|out [16] & (\instructions|PC|out[15]~57  $ (GND))) # (!\instructions|PC|out [16] & (!\instructions|PC|out[15]~57  & VCC))
// \instructions|PC|out[16]~59  = CARRY((\instructions|PC|out [16] & !\instructions|PC|out[15]~57 ))

	.dataa(gnd),
	.datab(\instructions|PC|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[15]~57 ),
	.combout(\instructions|PC|out[16]~58_combout ),
	.cout(\instructions|PC|out[16]~59 ));
// synopsys translate_off
defparam \instructions|PC|out[16]~58 .lut_mask = 16'hC30C;
defparam \instructions|PC|out[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \instructions|PC|out[16] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[16] .is_wysiwyg = "true";
defparam \instructions|PC|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
fiftyfivenm_lcell_comb \instructions|PC|out[17]~60 (
// Equation(s):
// \instructions|PC|out[17]~60_combout  = (\instructions|PC|out [17] & (!\instructions|PC|out[16]~59 )) # (!\instructions|PC|out [17] & ((\instructions|PC|out[16]~59 ) # (GND)))
// \instructions|PC|out[17]~61  = CARRY((!\instructions|PC|out[16]~59 ) # (!\instructions|PC|out [17]))

	.dataa(gnd),
	.datab(\instructions|PC|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[16]~59 ),
	.combout(\instructions|PC|out[17]~60_combout ),
	.cout(\instructions|PC|out[17]~61 ));
// synopsys translate_off
defparam \instructions|PC|out[17]~60 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \instructions|PC|out[17] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[17] .is_wysiwyg = "true";
defparam \instructions|PC|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
fiftyfivenm_lcell_comb \instructions|PC|out[18]~62 (
// Equation(s):
// \instructions|PC|out[18]~62_combout  = (\instructions|PC|out [18] & (\instructions|PC|out[17]~61  $ (GND))) # (!\instructions|PC|out [18] & (!\instructions|PC|out[17]~61  & VCC))
// \instructions|PC|out[18]~63  = CARRY((\instructions|PC|out [18] & !\instructions|PC|out[17]~61 ))

	.dataa(gnd),
	.datab(\instructions|PC|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[17]~61 ),
	.combout(\instructions|PC|out[18]~62_combout ),
	.cout(\instructions|PC|out[18]~63 ));
// synopsys translate_off
defparam \instructions|PC|out[18]~62 .lut_mask = 16'hC30C;
defparam \instructions|PC|out[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \instructions|PC|out[18] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[18] .is_wysiwyg = "true";
defparam \instructions|PC|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
fiftyfivenm_lcell_comb \instructions|PC|out[19]~64 (
// Equation(s):
// \instructions|PC|out[19]~64_combout  = (\instructions|PC|out [19] & (!\instructions|PC|out[18]~63 )) # (!\instructions|PC|out [19] & ((\instructions|PC|out[18]~63 ) # (GND)))
// \instructions|PC|out[19]~65  = CARRY((!\instructions|PC|out[18]~63 ) # (!\instructions|PC|out [19]))

	.dataa(gnd),
	.datab(\instructions|PC|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[18]~63 ),
	.combout(\instructions|PC|out[19]~64_combout ),
	.cout(\instructions|PC|out[19]~65 ));
// synopsys translate_off
defparam \instructions|PC|out[19]~64 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \instructions|PC|out[19] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[19] .is_wysiwyg = "true";
defparam \instructions|PC|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \instructions|PC|out[20]~66 (
// Equation(s):
// \instructions|PC|out[20]~66_combout  = (\instructions|PC|out [20] & (\instructions|PC|out[19]~65  $ (GND))) # (!\instructions|PC|out [20] & (!\instructions|PC|out[19]~65  & VCC))
// \instructions|PC|out[20]~67  = CARRY((\instructions|PC|out [20] & !\instructions|PC|out[19]~65 ))

	.dataa(\instructions|PC|out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[19]~65 ),
	.combout(\instructions|PC|out[20]~66_combout ),
	.cout(\instructions|PC|out[20]~67 ));
// synopsys translate_off
defparam \instructions|PC|out[20]~66 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \instructions|PC|out[20] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[20] .is_wysiwyg = "true";
defparam \instructions|PC|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
fiftyfivenm_lcell_comb \instructions|PC|out[21]~68 (
// Equation(s):
// \instructions|PC|out[21]~68_combout  = (\instructions|PC|out [21] & (!\instructions|PC|out[20]~67 )) # (!\instructions|PC|out [21] & ((\instructions|PC|out[20]~67 ) # (GND)))
// \instructions|PC|out[21]~69  = CARRY((!\instructions|PC|out[20]~67 ) # (!\instructions|PC|out [21]))

	.dataa(gnd),
	.datab(\instructions|PC|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[20]~67 ),
	.combout(\instructions|PC|out[21]~68_combout ),
	.cout(\instructions|PC|out[21]~69 ));
// synopsys translate_off
defparam \instructions|PC|out[21]~68 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \instructions|PC|out[21] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[21] .is_wysiwyg = "true";
defparam \instructions|PC|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \instructions|PC|out[22]~70 (
// Equation(s):
// \instructions|PC|out[22]~70_combout  = (\instructions|PC|out [22] & (\instructions|PC|out[21]~69  $ (GND))) # (!\instructions|PC|out [22] & (!\instructions|PC|out[21]~69  & VCC))
// \instructions|PC|out[22]~71  = CARRY((\instructions|PC|out [22] & !\instructions|PC|out[21]~69 ))

	.dataa(\instructions|PC|out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[21]~69 ),
	.combout(\instructions|PC|out[22]~70_combout ),
	.cout(\instructions|PC|out[22]~71 ));
// synopsys translate_off
defparam \instructions|PC|out[22]~70 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \instructions|PC|out[22] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[22] .is_wysiwyg = "true";
defparam \instructions|PC|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
fiftyfivenm_lcell_comb \instructions|PC|out[23]~72 (
// Equation(s):
// \instructions|PC|out[23]~72_combout  = (\instructions|PC|out [23] & (!\instructions|PC|out[22]~71 )) # (!\instructions|PC|out [23] & ((\instructions|PC|out[22]~71 ) # (GND)))
// \instructions|PC|out[23]~73  = CARRY((!\instructions|PC|out[22]~71 ) # (!\instructions|PC|out [23]))

	.dataa(\instructions|PC|out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[22]~71 ),
	.combout(\instructions|PC|out[23]~72_combout ),
	.cout(\instructions|PC|out[23]~73 ));
// synopsys translate_off
defparam \instructions|PC|out[23]~72 .lut_mask = 16'h5A5F;
defparam \instructions|PC|out[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \instructions|PC|out[23] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[23] .is_wysiwyg = "true";
defparam \instructions|PC|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
fiftyfivenm_lcell_comb \instructions|PC|out[24]~74 (
// Equation(s):
// \instructions|PC|out[24]~74_combout  = (\instructions|PC|out [24] & (\instructions|PC|out[23]~73  $ (GND))) # (!\instructions|PC|out [24] & (!\instructions|PC|out[23]~73  & VCC))
// \instructions|PC|out[24]~75  = CARRY((\instructions|PC|out [24] & !\instructions|PC|out[23]~73 ))

	.dataa(gnd),
	.datab(\instructions|PC|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[23]~73 ),
	.combout(\instructions|PC|out[24]~74_combout ),
	.cout(\instructions|PC|out[24]~75 ));
// synopsys translate_off
defparam \instructions|PC|out[24]~74 .lut_mask = 16'hC30C;
defparam \instructions|PC|out[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \instructions|PC|out[24] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[24] .is_wysiwyg = "true";
defparam \instructions|PC|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
fiftyfivenm_lcell_comb \instructions|PC|out[25]~76 (
// Equation(s):
// \instructions|PC|out[25]~76_combout  = (\instructions|PC|out [25] & (!\instructions|PC|out[24]~75 )) # (!\instructions|PC|out [25] & ((\instructions|PC|out[24]~75 ) # (GND)))
// \instructions|PC|out[25]~77  = CARRY((!\instructions|PC|out[24]~75 ) # (!\instructions|PC|out [25]))

	.dataa(gnd),
	.datab(\instructions|PC|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[24]~75 ),
	.combout(\instructions|PC|out[25]~76_combout ),
	.cout(\instructions|PC|out[25]~77 ));
// synopsys translate_off
defparam \instructions|PC|out[25]~76 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \instructions|PC|out[25] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[25] .is_wysiwyg = "true";
defparam \instructions|PC|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
fiftyfivenm_lcell_comb \instructions|PC|out[26]~78 (
// Equation(s):
// \instructions|PC|out[26]~78_combout  = (\instructions|PC|out [26] & (\instructions|PC|out[25]~77  $ (GND))) # (!\instructions|PC|out [26] & (!\instructions|PC|out[25]~77  & VCC))
// \instructions|PC|out[26]~79  = CARRY((\instructions|PC|out [26] & !\instructions|PC|out[25]~77 ))

	.dataa(gnd),
	.datab(\instructions|PC|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[25]~77 ),
	.combout(\instructions|PC|out[26]~78_combout ),
	.cout(\instructions|PC|out[26]~79 ));
// synopsys translate_off
defparam \instructions|PC|out[26]~78 .lut_mask = 16'hC30C;
defparam \instructions|PC|out[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \instructions|PC|out[26] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[26] .is_wysiwyg = "true";
defparam \instructions|PC|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
fiftyfivenm_lcell_comb \instructions|PC|out[27]~80 (
// Equation(s):
// \instructions|PC|out[27]~80_combout  = (\instructions|PC|out [27] & (!\instructions|PC|out[26]~79 )) # (!\instructions|PC|out [27] & ((\instructions|PC|out[26]~79 ) # (GND)))
// \instructions|PC|out[27]~81  = CARRY((!\instructions|PC|out[26]~79 ) # (!\instructions|PC|out [27]))

	.dataa(gnd),
	.datab(\instructions|PC|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[26]~79 ),
	.combout(\instructions|PC|out[27]~80_combout ),
	.cout(\instructions|PC|out[27]~81 ));
// synopsys translate_off
defparam \instructions|PC|out[27]~80 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \instructions|PC|out[27] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[27] .is_wysiwyg = "true";
defparam \instructions|PC|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
fiftyfivenm_lcell_comb \instructions|PC|out[28]~82 (
// Equation(s):
// \instructions|PC|out[28]~82_combout  = (\instructions|PC|out [28] & (\instructions|PC|out[27]~81  $ (GND))) # (!\instructions|PC|out [28] & (!\instructions|PC|out[27]~81  & VCC))
// \instructions|PC|out[28]~83  = CARRY((\instructions|PC|out [28] & !\instructions|PC|out[27]~81 ))

	.dataa(\instructions|PC|out [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[27]~81 ),
	.combout(\instructions|PC|out[28]~82_combout ),
	.cout(\instructions|PC|out[28]~83 ));
// synopsys translate_off
defparam \instructions|PC|out[28]~82 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \instructions|PC|out[28] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[28] .is_wysiwyg = "true";
defparam \instructions|PC|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
fiftyfivenm_lcell_comb \instructions|PC|out[29]~84 (
// Equation(s):
// \instructions|PC|out[29]~84_combout  = (\instructions|PC|out [29] & (!\instructions|PC|out[28]~83 )) # (!\instructions|PC|out [29] & ((\instructions|PC|out[28]~83 ) # (GND)))
// \instructions|PC|out[29]~85  = CARRY((!\instructions|PC|out[28]~83 ) # (!\instructions|PC|out [29]))

	.dataa(gnd),
	.datab(\instructions|PC|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[28]~83 ),
	.combout(\instructions|PC|out[29]~84_combout ),
	.cout(\instructions|PC|out[29]~85 ));
// synopsys translate_off
defparam \instructions|PC|out[29]~84 .lut_mask = 16'h3C3F;
defparam \instructions|PC|out[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \instructions|PC|out[29] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[29] .is_wysiwyg = "true";
defparam \instructions|PC|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
fiftyfivenm_lcell_comb \instructions|PC|out[30]~86 (
// Equation(s):
// \instructions|PC|out[30]~86_combout  = (\instructions|PC|out [30] & (\instructions|PC|out[29]~85  $ (GND))) # (!\instructions|PC|out [30] & (!\instructions|PC|out[29]~85  & VCC))
// \instructions|PC|out[30]~87  = CARRY((\instructions|PC|out [30] & !\instructions|PC|out[29]~85 ))

	.dataa(\instructions|PC|out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructions|PC|out[29]~85 ),
	.combout(\instructions|PC|out[30]~86_combout ),
	.cout(\instructions|PC|out[30]~87 ));
// synopsys translate_off
defparam \instructions|PC|out[30]~86 .lut_mask = 16'hA50A;
defparam \instructions|PC|out[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \instructions|PC|out[30] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[30] .is_wysiwyg = "true";
defparam \instructions|PC|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
fiftyfivenm_lcell_comb \instructions|PC|out[31]~88 (
// Equation(s):
// \instructions|PC|out[31]~88_combout  = \instructions|PC|out [31] $ (\instructions|PC|out[30]~87 )

	.dataa(gnd),
	.datab(\instructions|PC|out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\instructions|PC|out[30]~87 ),
	.combout(\instructions|PC|out[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|PC|out[31]~88 .lut_mask = 16'h3C3C;
defparam \instructions|PC|out[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \instructions|PC|out[31] (
	.clk(\clk~input_o ),
	.d(\instructions|PC|out[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PCsrc~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructions|PC|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \instructions|PC|out[31] .is_wysiwyg = "true";
defparam \instructions|PC|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~7 (
// Equation(s):
// \instructions|instructionMemory|Equal0~7_combout  = (!\instructions|PC|out [31] & (!\instructions|PC|out [30] & !\instructions|PC|out [29]))

	.dataa(gnd),
	.datab(\instructions|PC|out [31]),
	.datac(\instructions|PC|out [30]),
	.datad(\instructions|PC|out [29]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~7 .lut_mask = 16'h0003;
defparam \instructions|instructionMemory|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~5 (
// Equation(s):
// \instructions|instructionMemory|Equal0~5_combout  = (!\instructions|PC|out [21] & (!\instructions|PC|out [22] & (!\instructions|PC|out [23] & !\instructions|PC|out [24])))

	.dataa(\instructions|PC|out [21]),
	.datab(\instructions|PC|out [22]),
	.datac(\instructions|PC|out [23]),
	.datad(\instructions|PC|out [24]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~5 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~6 (
// Equation(s):
// \instructions|instructionMemory|Equal0~6_combout  = (!\instructions|PC|out [25] & (!\instructions|PC|out [26] & (!\instructions|PC|out [27] & !\instructions|PC|out [28])))

	.dataa(\instructions|PC|out [25]),
	.datab(\instructions|PC|out [26]),
	.datac(\instructions|PC|out [27]),
	.datad(\instructions|PC|out [28]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~6 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~0 (
// Equation(s):
// \instructions|instructionMemory|Equal0~0_combout  = (!\instructions|PC|out [8] & (!\instructions|PC|out [7] & (!\instructions|PC|out [6] & !\instructions|PC|out [5])))

	.dataa(\instructions|PC|out [8]),
	.datab(\instructions|PC|out [7]),
	.datac(\instructions|PC|out [6]),
	.datad(\instructions|PC|out [5]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~0 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~1 (
// Equation(s):
// \instructions|instructionMemory|Equal0~1_combout  = (!\instructions|PC|out [9] & (!\instructions|PC|out [10] & (!\instructions|PC|out [12] & !\instructions|PC|out [11])))

	.dataa(\instructions|PC|out [9]),
	.datab(\instructions|PC|out [10]),
	.datac(\instructions|PC|out [12]),
	.datad(\instructions|PC|out [11]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~1 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~2 (
// Equation(s):
// \instructions|instructionMemory|Equal0~2_combout  = (!\instructions|PC|out [16] & (!\instructions|PC|out [13] & (!\instructions|PC|out [14] & !\instructions|PC|out [15])))

	.dataa(\instructions|PC|out [16]),
	.datab(\instructions|PC|out [13]),
	.datac(\instructions|PC|out [14]),
	.datad(\instructions|PC|out [15]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~2 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~3 (
// Equation(s):
// \instructions|instructionMemory|Equal0~3_combout  = (!\instructions|PC|out [20] & (!\instructions|PC|out [18] & (!\instructions|PC|out [19] & !\instructions|PC|out [17])))

	.dataa(\instructions|PC|out [20]),
	.datab(\instructions|PC|out [18]),
	.datac(\instructions|PC|out [19]),
	.datad(\instructions|PC|out [17]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~3 .lut_mask = 16'h0001;
defparam \instructions|instructionMemory|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~4 (
// Equation(s):
// \instructions|instructionMemory|Equal0~4_combout  = (\instructions|instructionMemory|Equal0~0_combout  & (\instructions|instructionMemory|Equal0~1_combout  & (\instructions|instructionMemory|Equal0~2_combout  & 
// \instructions|instructionMemory|Equal0~3_combout )))

	.dataa(\instructions|instructionMemory|Equal0~0_combout ),
	.datab(\instructions|instructionMemory|Equal0~1_combout ),
	.datac(\instructions|instructionMemory|Equal0~2_combout ),
	.datad(\instructions|instructionMemory|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~4 .lut_mask = 16'h8000;
defparam \instructions|instructionMemory|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideNor0 (
// Equation(s):
// \instructions|instructionMemory|WideNor0~combout  = (\instructions|instructionMemory|Equal0~7_combout  & (\instructions|instructionMemory|Equal0~5_combout  & (\instructions|instructionMemory|Equal0~6_combout  & 
// \instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\instructions|instructionMemory|Equal0~7_combout ),
	.datab(\instructions|instructionMemory|Equal0~5_combout ),
	.datac(\instructions|instructionMemory|Equal0~6_combout ),
	.datad(\instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideNor0 .lut_mask = 16'h8000;
defparam \instructions|instructionMemory|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \instructions|instructionMemory|WideNor0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\instructions|instructionMemory|WideNor0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\instructions|instructionMemory|WideNor0~clkctrl_outclk ));
// synopsys translate_off
defparam \instructions|instructionMemory|WideNor0~clkctrl .clock_type = "global clock";
defparam \instructions|instructionMemory|WideNor0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal0~8 (
// Equation(s):
// \instructions|instructionMemory|Equal0~8_combout  = (\instructions|instructionMemory|Equal0~7_combout  & (\instructions|instructionMemory|Equal0~6_combout  & \instructions|instructionMemory|Equal0~5_combout ))

	.dataa(\instructions|instructionMemory|Equal0~7_combout ),
	.datab(\instructions|instructionMemory|Equal0~6_combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|Equal0~5_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal0~8 .lut_mask = 16'h8800;
defparam \instructions|instructionMemory|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideNor0~3 (
// Equation(s):
// \instructions|instructionMemory|WideNor0~3_combout  = (((!\instructions|PC|out [4] & !\instructions|PC|out [3])) # (!\instructions|instructionMemory|Equal0~8_combout )) # (!\instructions|instructionMemory|Equal0~4_combout )

	.dataa(\instructions|PC|out [4]),
	.datab(\instructions|PC|out [3]),
	.datac(\instructions|instructionMemory|Equal0~4_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideNor0~3 .lut_mask = 16'h1FFF;
defparam \instructions|instructionMemory|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[21]$latch (
// Equation(s):
// \instructions|instructionMemory|out[21]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((\instructions|instructionMemory|WideNor0~3_combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[21]$latch~combout ))

	.dataa(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\instructions|instructionMemory|WideNor0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[21]$latch .lut_mask = 16'hE4E4;
defparam \instructions|instructionMemory|out[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr1~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr1~0_combout  = (\instructions|PC|out [4] & ((!\instructions|PC|out [2]))) # (!\instructions|PC|out [4] & (!\instructions|PC|out [3] & \instructions|PC|out [2]))

	.dataa(\instructions|PC|out [4]),
	.datab(gnd),
	.datac(\instructions|PC|out [3]),
	.datad(\instructions|PC|out [2]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr1~0 .lut_mask = 16'h05AA;
defparam \instructions|instructionMemory|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr1~1 (
// Equation(s):
// \instructions|instructionMemory|WideOr1~1_combout  = (\instructions|instructionMemory|WideOr1~0_combout  & (\instructions|instructionMemory|Equal0~8_combout  & \instructions|instructionMemory|Equal0~4_combout ))

	.dataa(\instructions|instructionMemory|WideOr1~0_combout ),
	.datab(\instructions|instructionMemory|Equal0~8_combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr1~1 .lut_mask = 16'h8800;
defparam \instructions|instructionMemory|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[22]$latch (
// Equation(s):
// \instructions|instructionMemory|out[22]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((\instructions|instructionMemory|WideOr1~1_combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[22]$latch~combout ))

	.dataa(gnd),
	.datab(\instructions|instructionMemory|out[22]$latch~combout ),
	.datac(\instructions|instructionMemory|WideOr1~1_combout ),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[22]$latch .lut_mask = 16'hF0CC;
defparam \instructions|instructionMemory|out[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
fiftyfivenm_lcell_comb \registers|u3|Mux0~0 (
// Equation(s):
// \registers|u3|Mux0~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & !\instructions|instructionMemory|out[22]$latch~combout )

	.dataa(gnd),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|out[22]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~0 .lut_mask = 16'h00CC;
defparam \registers|u3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \regRW[0]~input (
	.i(regRW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\regRW[0]~input_o ));
// synopsys translate_off
defparam \regRW[0]~input .bus_hold = "false";
defparam \regRW[0]~input .listen_to_nsleep_signal = "false";
defparam \regRW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr12~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr12~0_combout  = (\instructions|PC|out [2] & (\instructions|PC|out [3] $ (!\instructions|PC|out [4]))) # (!\instructions|PC|out [2] & (\instructions|PC|out [3] & !\instructions|PC|out [4]))

	.dataa(\instructions|PC|out [2]),
	.datab(\instructions|PC|out [3]),
	.datac(gnd),
	.datad(\instructions|PC|out [4]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr12~0 .lut_mask = 16'h8866;
defparam \instructions|instructionMemory|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr12~1 (
// Equation(s):
// \instructions|instructionMemory|WideOr12~1_combout  = (\instructions|instructionMemory|WideOr12~0_combout  & (\instructions|instructionMemory|Equal0~4_combout  & \instructions|instructionMemory|Equal0~8_combout ))

	.dataa(\instructions|instructionMemory|WideOr12~0_combout ),
	.datab(gnd),
	.datac(\instructions|instructionMemory|Equal0~4_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr12~1 .lut_mask = 16'hA000;
defparam \instructions|instructionMemory|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[8]$latch (
// Equation(s):
// \instructions|instructionMemory|out[8]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (\instructions|instructionMemory|WideOr12~1_combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[8]$latch~combout )))

	.dataa(gnd),
	.datab(\instructions|instructionMemory|WideOr12~1_combout ),
	.datac(\instructions|instructionMemory|out[8]$latch~combout ),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[8]$latch .lut_mask = 16'hCCF0;
defparam \instructions|instructionMemory|out[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr10~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr10~0_combout  = (\instructions|PC|out [3]) # (\instructions|PC|out [4])

	.dataa(gnd),
	.datab(\instructions|PC|out [3]),
	.datac(gnd),
	.datad(\instructions|PC|out [4]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr10~0 .lut_mask = 16'hFFCC;
defparam \instructions|instructionMemory|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr10 (
// Equation(s):
// \instructions|instructionMemory|WideOr10~combout  = (\instructions|PC|out [2] & (\instructions|instructionMemory|WideOr10~0_combout  & (\instructions|instructionMemory|Equal0~4_combout  & \instructions|instructionMemory|Equal0~8_combout )))

	.dataa(\instructions|PC|out [2]),
	.datab(\instructions|instructionMemory|WideOr10~0_combout ),
	.datac(\instructions|instructionMemory|Equal0~4_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr10 .lut_mask = 16'h8000;
defparam \instructions|instructionMemory|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[9]$latch (
// Equation(s):
// \instructions|instructionMemory|out[9]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (\instructions|instructionMemory|WideOr10~combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[9]$latch~combout )))

	.dataa(\instructions|instructionMemory|WideOr10~combout ),
	.datab(gnd),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[9]$latch .lut_mask = 16'hAAF0;
defparam \instructions|instructionMemory|out[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr14~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr14~0_combout  = (\instructions|PC|out [3]) # (!\instructions|PC|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructions|PC|out [3]),
	.datad(\instructions|PC|out [4]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr14~0 .lut_mask = 16'hF0FF;
defparam \instructions|instructionMemory|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr14 (
// Equation(s):
// \instructions|instructionMemory|WideOr14~combout  = (\instructions|instructionMemory|WideOr14~0_combout  & (\instructions|instructionMemory|Equal0~8_combout  & (\instructions|PC|out [2] & \instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\instructions|instructionMemory|WideOr14~0_combout ),
	.datab(\instructions|instructionMemory|Equal0~8_combout ),
	.datac(\instructions|PC|out [2]),
	.datad(\instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr14 .lut_mask = 16'h8000;
defparam \instructions|instructionMemory|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[7]$latch (
// Equation(s):
// \instructions|instructionMemory|out[7]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((!\instructions|instructionMemory|WideOr14~combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[7]$latch~combout ))

	.dataa(\instructions|instructionMemory|out[7]$latch~combout ),
	.datab(\instructions|instructionMemory|WideOr14~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[7]$latch .lut_mask = 16'h33AA;
defparam \instructions|instructionMemory|out[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
fiftyfivenm_lcell_comb \registers|u1|out[2]~0 (
// Equation(s):
// \registers|u1|out[2]~0_combout  = (\regRW[0]~input_o  & (\instructions|instructionMemory|out[8]$latch~combout  & (!\instructions|instructionMemory|out[9]$latch~combout  & !\instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[2]~0 .lut_mask = 16'h0008;
defparam \registers|u1|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \registers|r2|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[0] .is_wysiwyg = "true";
defparam \registers|r2|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr4~1 (
// Equation(s):
// \instructions|instructionMemory|WideOr4~1_combout  = (\instructions|PC|out [3] & (!\instructions|PC|out [2])) # (!\instructions|PC|out [3] & ((\instructions|PC|out [2]) # (!\instructions|PC|out [4])))

	.dataa(\instructions|PC|out [3]),
	.datab(gnd),
	.datac(\instructions|PC|out [2]),
	.datad(\instructions|PC|out [4]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr4~1 .lut_mask = 16'h5A5F;
defparam \instructions|instructionMemory|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr4~2 (
// Equation(s):
// \instructions|instructionMemory|WideOr4~2_combout  = ((\instructions|instructionMemory|WideOr4~1_combout ) # (!\instructions|instructionMemory|Equal0~8_combout )) # (!\instructions|instructionMemory|Equal0~4_combout )

	.dataa(gnd),
	.datab(\instructions|instructionMemory|Equal0~4_combout ),
	.datac(\instructions|instructionMemory|WideOr4~1_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr4~2 .lut_mask = 16'hF3FF;
defparam \instructions|instructionMemory|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[20]$latch (
// Equation(s):
// \instructions|instructionMemory|out[20]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((\instructions|instructionMemory|WideOr4~2_combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[20]$latch~combout ))

	.dataa(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[20]$latch .lut_mask = 16'hEE44;
defparam \instructions|instructionMemory|out[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|Mux0~2 (
// Equation(s):
// \registers|u3|Mux0~2_combout  = (\instructions|instructionMemory|out[22]$latch~combout ) # ((\instructions|instructionMemory|out[20]$latch~combout  & \instructions|instructionMemory|out[21]$latch~combout ))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|out[22]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~2 .lut_mask = 16'hFF88;
defparam \registers|u3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
fiftyfivenm_lcell_comb \registers|u3|Mux0~1 (
// Equation(s):
// \registers|u3|Mux0~1_combout  = (\instructions|instructionMemory|out[22]$latch~combout ) # ((\instructions|instructionMemory|out[20]$latch~combout  & !\instructions|instructionMemory|out[21]$latch~combout ))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|out[22]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~1 .lut_mask = 16'hFF22;
defparam \registers|u3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
fiftyfivenm_lcell_comb \registers|u1|out[1] (
// Equation(s):
// \registers|u1|out [1] = (\regRW[0]~input_o  & (!\instructions|instructionMemory|out[8]$latch~combout  & (!\instructions|instructionMemory|out[9]$latch~combout  & \instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out [1]),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[1] .lut_mask = 16'h0200;
defparam \registers|u1|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \registers|r1|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[0] .is_wysiwyg = "true";
defparam \registers|r1|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
fiftyfivenm_lcell_comb \registers|u1|out[7]~5 (
// Equation(s):
// \registers|u1|out[7]~5_combout  = (\regRW[0]~input_o  & (\instructions|instructionMemory|out[8]$latch~combout  & (\instructions|instructionMemory|out[9]$latch~combout  & \instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[7]~5 .lut_mask = 16'h8000;
defparam \registers|u1|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \registers|r7|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[0] .is_wysiwyg = "true";
defparam \registers|r7|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
fiftyfivenm_lcell_comb \registers|u1|out[6]~3 (
// Equation(s):
// \registers|u1|out[6]~3_combout  = (\regRW[0]~input_o  & (\instructions|instructionMemory|out[8]$latch~combout  & (\instructions|instructionMemory|out[9]$latch~combout  & !\instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[6]~3 .lut_mask = 16'h0080;
defparam \registers|u1|out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \registers|r6|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[0] .is_wysiwyg = "true";
defparam \registers|r6|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
fiftyfivenm_lcell_comb \registers|u1|out[5]~2 (
// Equation(s):
// \registers|u1|out[5]~2_combout  = (\regRW[0]~input_o  & (!\instructions|instructionMemory|out[8]$latch~combout  & (\instructions|instructionMemory|out[9]$latch~combout  & \instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[5]~2 .lut_mask = 16'h2000;
defparam \registers|u1|out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \registers|r5|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[0] .is_wysiwyg = "true";
defparam \registers|r5|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
fiftyfivenm_lcell_comb \registers|u1|out[4]~4 (
// Equation(s):
// \registers|u1|out[4]~4_combout  = (\regRW[0]~input_o  & (!\instructions|instructionMemory|out[8]$latch~combout  & (\instructions|instructionMemory|out[9]$latch~combout  & !\instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[4]~4 .lut_mask = 16'h0020;
defparam \registers|u1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \registers|r4|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[0]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[0] .is_wysiwyg = "true";
defparam \registers|r4|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
fiftyfivenm_lcell_comb \registers|u3|Mux31~0 (
// Equation(s):
// \registers|u3|Mux31~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r5|read [0])) # (!\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r4|read [0])))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r5|read [0]),
	.datac(\registers|r4|read [0]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux31~0 .lut_mask = 16'hEE50;
defparam \registers|u3|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
fiftyfivenm_lcell_comb \registers|u3|Mux31~1 (
// Equation(s):
// \registers|u3|Mux31~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux31~0_combout  & (\registers|r7|read [0])) # (!\registers|u3|Mux31~0_combout  & ((\registers|r6|read [0]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux31~0_combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r7|read [0]),
	.datac(\registers|r6|read [0]),
	.datad(\registers|u3|Mux31~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux31~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
fiftyfivenm_lcell_comb \registers|u3|Mux31~2 (
// Equation(s):
// \registers|u3|Mux31~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux31~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [0])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [0]),
	.datad(\registers|u3|Mux31~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux31~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
fiftyfivenm_lcell_comb \registers|u3|Mux31~3 (
// Equation(s):
// \registers|u3|Mux31~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux31~2_combout  & (\registers|r3|read [0])) # (!\registers|u3|Mux31~2_combout  & ((\registers|r2|read [0]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux31~2_combout ))))

	.dataa(\registers|r3|read [0]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [0]),
	.datad(\registers|u3|Mux31~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux31~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \regRW[1]~input (
	.i(regRW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\regRW[1]~input_o ));
// synopsys translate_off
defparam \regRW[1]~input .bus_hold = "false";
defparam \regRW[1]~input .listen_to_nsleep_signal = "false";
defparam \regRW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
fiftyfivenm_lcell_comb \registers|u3|out[0]~35 (
// Equation(s):
// \registers|u3|out[0]~35_combout  = (\registers|u3|Mux31~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\registers|u3|Mux31~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[0]~35 .lut_mask = 16'hCFCF;
defparam \registers|u3|out[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N29
fiftyfivenm_io_ibuf \ALUop[2]~input (
	.i(ALUop[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUop[2]~input_o ));
// synopsys translate_off
defparam \ALUop[2]~input .bus_hold = "false";
defparam \ALUop[2]~input .listen_to_nsleep_signal = "false";
defparam \ALUop[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
fiftyfivenm_io_ibuf \ALUop[1]~input (
	.i(ALUop[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUop[1]~input_o ));
// synopsys translate_off
defparam \ALUop[1]~input .bus_hold = "false";
defparam \ALUop[1]~input .listen_to_nsleep_signal = "false";
defparam \ALUop[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
fiftyfivenm_io_ibuf \ALUop[0]~input (
	.i(ALUop[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUop[0]~input_o ));
// synopsys translate_off
defparam \ALUop[0]~input .bus_hold = "false";
defparam \ALUop[0]~input .listen_to_nsleep_signal = "false";
defparam \ALUop[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
fiftyfivenm_io_ibuf \immSel[0]~input (
	.i(immSel[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\immSel[0]~input_o ));
// synopsys translate_off
defparam \immSel[0]~input .bus_hold = "false";
defparam \immSel[0]~input .listen_to_nsleep_signal = "false";
defparam \immSel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
fiftyfivenm_io_ibuf \immSel[1]~input (
	.i(immSel[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\immSel[1]~input_o ));
// synopsys translate_off
defparam \immSel[1]~input .bus_hold = "false";
defparam \immSel[1]~input .listen_to_nsleep_signal = "false";
defparam \immSel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \ALUsrc~input (
	.i(ALUsrc),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUsrc~input_o ));
// synopsys translate_off
defparam \ALUsrc~input .bus_hold = "false";
defparam \ALUsrc~input .listen_to_nsleep_signal = "false";
defparam \ALUsrc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
fiftyfivenm_lcell_comb \op2Mux|out[0]~11 (
// Equation(s):
// \op2Mux|out[0]~11_combout  = (\ALUsrc~input_o  & ((\immSel[0]~input_o ) # (\immSel[1]~input_o )))

	.dataa(\immSel[0]~input_o ),
	.datab(\immSel[1]~input_o ),
	.datac(gnd),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[0]~11 .lut_mask = 16'hEE00;
defparam \op2Mux|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
fiftyfivenm_lcell_comb \op2Mux|out[2]~44 (
// Equation(s):
// \op2Mux|out[2]~44_combout  = (\ALUsrc~input_o  & (((\immSel[1]~input_o ) # (!\immSel[0]~input_o )))) # (!\ALUsrc~input_o  & (!\regRW[1]~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\immSel[0]~input_o ),
	.datad(\immSel[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[2]~44 .lut_mask = 16'hDD1D;
defparam \op2Mux|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
fiftyfivenm_lcell_comb \op2Mux|out[0]~10 (
// Equation(s):
// \op2Mux|out[0]~10_combout  = (\immSel[1]~input_o ) # (!\ALUsrc~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\immSel[1]~input_o ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[0]~10 .lut_mask = 16'hF0FF;
defparam \op2Mux|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
fiftyfivenm_lcell_comb \op2Mux|out[0]~14 (
// Equation(s):
// \op2Mux|out[0]~14_combout  = (\op2Mux|out[2]~44_combout  & ((\op2Mux|out[0]~10_combout ) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\op2Mux|out[2]~44_combout  & (\op2Mux|out[0]~10_combout  & (\registers|u3|Mux31~3_combout )))

	.dataa(\op2Mux|out[2]~44_combout ),
	.datab(\op2Mux|out[0]~10_combout ),
	.datac(\registers|u3|Mux31~3_combout ),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\op2Mux|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[0]~14 .lut_mask = 16'hEAC8;
defparam \op2Mux|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
fiftyfivenm_lcell_comb \op2Mux|out[0]~15 (
// Equation(s):
// \op2Mux|out[0]~15_combout  = (\op2Mux|out[0]~11_combout  & ((\op2Mux|out[0]~14_combout  & ((\instructions|instructionMemory|out[8]$latch~combout ))) # (!\op2Mux|out[0]~14_combout  & (\instructions|instructionMemory|out[7]$latch~combout )))) # 
// (!\op2Mux|out[0]~11_combout  & (((\op2Mux|out[0]~14_combout ))))

	.dataa(\op2Mux|out[0]~11_combout ),
	.datab(\instructions|instructionMemory|out[7]$latch~combout ),
	.datac(\instructions|instructionMemory|out[8]$latch~combout ),
	.datad(\op2Mux|out[0]~14_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[0]~15 .lut_mask = 16'hF588;
defparam \op2Mux|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
fiftyfivenm_lcell_comb \logic|Mux2~2 (
// Equation(s):
// \logic|Mux2~2_combout  = (\ALUop[2]~input_o  & ((\ALUop[1]~input_o ) # (\ALUop[0]~input_o )))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(gnd),
	.datad(\ALUop[0]~input_o ),
	.cin(gnd),
	.combout(\logic|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~2 .lut_mask = 16'hCC88;
defparam \logic|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
fiftyfivenm_lcell_comb \logic|Mux2~0 (
// Equation(s):
// \logic|Mux2~0_combout  = (\ALUop[1]~input_o  & (\ALUop[0]~input_o )) # (!\ALUop[1]~input_o  & (!\ALUop[0]~input_o  & !\ALUop[2]~input_o ))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[0]~input_o ),
	.datac(gnd),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~0 .lut_mask = 16'h8899;
defparam \logic|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
fiftyfivenm_lcell_comb \registers|u1|out[3]~1 (
// Equation(s):
// \registers|u1|out[3]~1_combout  = (\regRW[0]~input_o  & (\instructions|instructionMemory|out[8]$latch~combout  & (!\instructions|instructionMemory|out[9]$latch~combout  & \instructions|instructionMemory|out[7]$latch~combout )))

	.dataa(\regRW[0]~input_o ),
	.datab(\instructions|instructionMemory|out[8]$latch~combout ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\instructions|instructionMemory|out[7]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u1|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u1|out[3]~1 .lut_mask = 16'h0800;
defparam \registers|u1|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \registers|r3|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[1] .is_wysiwyg = "true";
defparam \registers|r3|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \registers|r1|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[1] .is_wysiwyg = "true";
defparam \registers|r1|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \registers|r7|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[1] .is_wysiwyg = "true";
defparam \registers|r7|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \registers|r5|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[1] .is_wysiwyg = "true";
defparam \registers|r5|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \registers|r6|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[1] .is_wysiwyg = "true";
defparam \registers|r6|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \registers|r4|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[1] .is_wysiwyg = "true";
defparam \registers|r4|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
fiftyfivenm_lcell_comb \registers|u3|Mux30~0 (
// Equation(s):
// \registers|u3|Mux30~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [1])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [1])))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r6|read [1]),
	.datac(\registers|r4|read [1]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux30~0 .lut_mask = 16'hEE50;
defparam \registers|u3|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|Mux30~1 (
// Equation(s):
// \registers|u3|Mux30~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux30~0_combout  & (\registers|r7|read [1])) # (!\registers|u3|Mux30~0_combout  & ((\registers|r5|read [1]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux30~0_combout ))))

	.dataa(\registers|r7|read [1]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r5|read [1]),
	.datad(\registers|u3|Mux30~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux30~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
fiftyfivenm_lcell_comb \registers|u3|Mux30~2 (
// Equation(s):
// \registers|u3|Mux30~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux30~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [1])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [1]),
	.datad(\registers|u3|Mux30~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux30~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
fiftyfivenm_lcell_comb \registers|u3|Mux30~3 (
// Equation(s):
// \registers|u3|Mux30~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux30~2_combout  & (\registers|r3|read [1])) # (!\registers|u3|Mux30~2_combout  & ((\registers|r2|read [1]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux30~2_combout ))))

	.dataa(\registers|r3|read [1]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [1]),
	.datad(\registers|u3|Mux30~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux30~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
fiftyfivenm_lcell_comb \registers|u3|out[1]~2 (
// Equation(s):
// \registers|u3|out[1]~2_combout  = (\registers|u3|Mux30~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux30~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[1]~2 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
fiftyfivenm_lcell_comb \op2Mux|out[1]~13 (
// Equation(s):
// \op2Mux|out[1]~13_combout  = (\op2Mux|out[0]~10_combout  & (((\op2Mux|out[0]~11_combout )))) # (!\op2Mux|out[0]~10_combout  & ((\op2Mux|out[0]~11_combout  & ((\instructions|instructionMemory|out[8]$latch~combout ))) # (!\op2Mux|out[0]~11_combout  & 
// (\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\op2Mux|out[0]~10_combout ),
	.datac(\instructions|instructionMemory|out[8]$latch~combout ),
	.datad(\op2Mux|out[0]~11_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[1]~13 .lut_mask = 16'hFC22;
defparam \op2Mux|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
fiftyfivenm_lcell_comb \op2Mux|out[1]~33 (
// Equation(s):
// \op2Mux|out[1]~33_combout  = (\op2Mux|out[0]~10_combout  & ((\op2Mux|out[1]~13_combout  & (\instructions|instructionMemory|out[9]$latch~combout )) # (!\op2Mux|out[1]~13_combout  & ((\registers|u3|out[1]~2_combout ))))) # (!\op2Mux|out[0]~10_combout  & 
// (((\op2Mux|out[1]~13_combout ))))

	.dataa(\instructions|instructionMemory|out[9]$latch~combout ),
	.datab(\op2Mux|out[0]~10_combout ),
	.datac(\registers|u3|out[1]~2_combout ),
	.datad(\op2Mux|out[1]~13_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[1]~33 .lut_mask = 16'hBBC0;
defparam \op2Mux|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
fiftyfivenm_lcell_comb \logic|Mux30~4 (
// Equation(s):
// \logic|Mux30~4_combout  = (\logic|Mux2~2_combout ) # ((\logic|Mux2~0_combout ) # (\op2Mux|out[1]~33_combout  $ (\registers|u2|out[1]~14_combout )))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\op2Mux|out[1]~33_combout ),
	.datad(\registers|u2|out[1]~14_combout ),
	.cin(gnd),
	.combout(\logic|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux30~4 .lut_mask = 16'hEFFE;
defparam \logic|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
fiftyfivenm_lcell_comb \logic|Mux2~1 (
// Equation(s):
// \logic|Mux2~1_combout  = (!\ALUop[2]~input_o  & \ALUop[1]~input_o )

	.dataa(gnd),
	.datab(\ALUop[2]~input_o ),
	.datac(gnd),
	.datad(\ALUop[1]~input_o ),
	.cin(gnd),
	.combout(\logic|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~1 .lut_mask = 16'h3300;
defparam \logic|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
fiftyfivenm_lcell_comb \logic|Mux30~6 (
// Equation(s):
// \logic|Mux30~6_combout  = (\logic|Mux2~0_combout  & (((\op2Mux|out[1]~33_combout ) # (\registers|u2|Mux30~3_combout )) # (!\regRW[1]~input_o ))) # (!\logic|Mux2~0_combout  & (\op2Mux|out[1]~33_combout  & ((\registers|u2|Mux30~3_combout ) # 
// (!\regRW[1]~input_o ))))

	.dataa(\regRW[1]~input_o ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\op2Mux|out[1]~33_combout ),
	.datad(\registers|u2|Mux30~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux30~6 .lut_mask = 16'hFCD4;
defparam \logic|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
fiftyfivenm_lcell_comb \logic|Add0~108 (
// Equation(s):
// \logic|Add0~108_combout  = (\op2Mux|out[1]~13_combout  & (!\instructions|instructionMemory|out[9]$latch~combout  & ((\immSel[1]~input_o ) # (!\ALUsrc~input_o )))) # (!\op2Mux|out[1]~13_combout  & (((\ALUsrc~input_o  & !\immSel[1]~input_o ))))

	.dataa(\instructions|instructionMemory|out[9]$latch~combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\immSel[1]~input_o ),
	.datad(\op2Mux|out[1]~13_combout ),
	.cin(gnd),
	.combout(\logic|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~108 .lut_mask = 16'h510C;
defparam \logic|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
fiftyfivenm_lcell_comb \logic|Add0~24 (
// Equation(s):
// \logic|Add0~24_combout  = \ALUop[2]~input_o  $ (((!\logic|Add0~108_combout  & ((\op2Mux|out[1]~13_combout ) # (\registers|u3|out[1]~2_combout )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\op2Mux|out[1]~13_combout ),
	.datac(\registers|u3|out[1]~2_combout ),
	.datad(\logic|Add0~108_combout ),
	.cin(gnd),
	.combout(\logic|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~24 .lut_mask = 16'hAA56;
defparam \logic|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
fiftyfivenm_lcell_comb \logic|Add0~25 (
// Equation(s):
// \logic|Add0~25_combout  = \ALUop[2]~input_o  $ (\op2Mux|out[0]~15_combout )

	.dataa(gnd),
	.datab(\ALUop[2]~input_o ),
	.datac(gnd),
	.datad(\op2Mux|out[0]~15_combout ),
	.cin(gnd),
	.combout(\logic|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~25 .lut_mask = 16'h33CC;
defparam \logic|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
fiftyfivenm_lcell_comb \registers|u2|out[0]~15 (
// Equation(s):
// \registers|u2|out[0]~15_combout  = (\registers|u2|Mux31~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[0]~15 .lut_mask = 16'hFF55;
defparam \registers|u2|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
fiftyfivenm_lcell_comb \logic|Add0~27 (
// Equation(s):
// \logic|Add0~27_cout  = CARRY(\ALUop[0]~input_o )

	.dataa(\ALUop[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\logic|Add0~27_cout ));
// synopsys translate_off
defparam \logic|Add0~27 .lut_mask = 16'h00AA;
defparam \logic|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
fiftyfivenm_lcell_comb \logic|Add0~28 (
// Equation(s):
// \logic|Add0~28_combout  = (\logic|Add0~25_combout  & ((\registers|u2|out[0]~15_combout  & (\logic|Add0~27_cout  & VCC)) # (!\registers|u2|out[0]~15_combout  & (!\logic|Add0~27_cout )))) # (!\logic|Add0~25_combout  & ((\registers|u2|out[0]~15_combout  & 
// (!\logic|Add0~27_cout )) # (!\registers|u2|out[0]~15_combout  & ((\logic|Add0~27_cout ) # (GND)))))
// \logic|Add0~29  = CARRY((\logic|Add0~25_combout  & (!\registers|u2|out[0]~15_combout  & !\logic|Add0~27_cout )) # (!\logic|Add0~25_combout  & ((!\logic|Add0~27_cout ) # (!\registers|u2|out[0]~15_combout ))))

	.dataa(\logic|Add0~25_combout ),
	.datab(\registers|u2|out[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~27_cout ),
	.combout(\logic|Add0~28_combout ),
	.cout(\logic|Add0~29 ));
// synopsys translate_off
defparam \logic|Add0~28 .lut_mask = 16'h9617;
defparam \logic|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
fiftyfivenm_lcell_comb \logic|Add0~30 (
// Equation(s):
// \logic|Add0~30_combout  = ((\registers|u2|out[1]~14_combout  $ (\logic|Add0~24_combout  $ (!\logic|Add0~29 )))) # (GND)
// \logic|Add0~31  = CARRY((\registers|u2|out[1]~14_combout  & ((\logic|Add0~24_combout ) # (!\logic|Add0~29 ))) # (!\registers|u2|out[1]~14_combout  & (\logic|Add0~24_combout  & !\logic|Add0~29 )))

	.dataa(\registers|u2|out[1]~14_combout ),
	.datab(\logic|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~29 ),
	.combout(\logic|Add0~30_combout ),
	.cout(\logic|Add0~31 ));
// synopsys translate_off
defparam \logic|Add0~30 .lut_mask = 16'h698E;
defparam \logic|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
fiftyfivenm_lcell_comb \logic|Mux2~3 (
// Equation(s):
// \logic|Mux2~3_combout  = (\ALUop[1]~input_o ) # (!\ALUop[2]~input_o )

	.dataa(gnd),
	.datab(\ALUop[2]~input_o ),
	.datac(gnd),
	.datad(\ALUop[1]~input_o ),
	.cin(gnd),
	.combout(\logic|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~3 .lut_mask = 16'hFF33;
defparam \logic|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
fiftyfivenm_lcell_comb \op2Mux|out[2]~45 (
// Equation(s):
// \op2Mux|out[2]~45_combout  = \instructions|instructionMemory|out[9]$latch~combout  $ ((((!\immSel[0]~input_o  & !\immSel[1]~input_o )) # (!\ALUsrc~input_o )))

	.dataa(\immSel[0]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\instructions|instructionMemory|out[9]$latch~combout ),
	.datad(\immSel[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[2]~45 .lut_mask = 16'hC387;
defparam \op2Mux|out[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
fiftyfivenm_lcell_comb \registers|r3|read[2]~feeder (
// Equation(s):
// \registers|r3|read[2]~feeder_combout  = \outMux|out[2]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[2]~17_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[2]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N5
dffeas \registers|r3|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[2] .is_wysiwyg = "true";
defparam \registers|r3|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \registers|r1|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[2] .is_wysiwyg = "true";
defparam \registers|r1|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N5
dffeas \registers|r7|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[2] .is_wysiwyg = "true";
defparam \registers|r7|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N31
dffeas \registers|r6|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[2] .is_wysiwyg = "true";
defparam \registers|r6|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
fiftyfivenm_lcell_comb \registers|r5|read[2]~feeder (
// Equation(s):
// \registers|r5|read[2]~feeder_combout  = \outMux|out[2]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[2]~17_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[2]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \registers|r5|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[2] .is_wysiwyg = "true";
defparam \registers|r5|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
fiftyfivenm_lcell_comb \registers|r4|read[2]~feeder (
// Equation(s):
// \registers|r4|read[2]~feeder_combout  = \outMux|out[2]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[2]~17_combout ),
	.cin(gnd),
	.combout(\registers|r4|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[2]~feeder .lut_mask = 16'hFF00;
defparam \registers|r4|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \registers|r4|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[2] .is_wysiwyg = "true";
defparam \registers|r4|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
fiftyfivenm_lcell_comb \registers|u3|Mux29~0 (
// Equation(s):
// \registers|u3|Mux29~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [2]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [2] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|r5|read [2]),
	.datab(\registers|r4|read [2]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux29~0 .lut_mask = 16'hF0AC;
defparam \registers|u3|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
fiftyfivenm_lcell_comb \registers|u3|Mux29~1 (
// Equation(s):
// \registers|u3|Mux29~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux29~0_combout  & (\registers|r7|read [2])) # (!\registers|u3|Mux29~0_combout  & ((\registers|r6|read [2]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux29~0_combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r7|read [2]),
	.datac(\registers|r6|read [2]),
	.datad(\registers|u3|Mux29~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux29~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
fiftyfivenm_lcell_comb \registers|u3|Mux29~2 (
// Equation(s):
// \registers|u3|Mux29~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux29~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [2])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [2]),
	.datad(\registers|u3|Mux29~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux29~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
fiftyfivenm_lcell_comb \registers|u3|Mux29~3 (
// Equation(s):
// \registers|u3|Mux29~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux29~2_combout  & (\registers|r3|read [2])) # (!\registers|u3|Mux29~2_combout  & ((\registers|r2|read [2]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux29~2_combout ))))

	.dataa(\registers|r3|read [2]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [2]),
	.datad(\registers|u3|Mux29~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux29~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
fiftyfivenm_lcell_comb \op2Mux|out[2]~12 (
// Equation(s):
// \op2Mux|out[2]~12_combout  = (\op2Mux|out[0]~10_combout  & (((\op2Mux|out[2]~44_combout ) # (\registers|u3|Mux29~3_combout )))) # (!\op2Mux|out[0]~10_combout  & (\instructions|instructionMemory|out[22]$latch~combout  & (\op2Mux|out[2]~44_combout )))

	.dataa(\instructions|instructionMemory|out[22]$latch~combout ),
	.datab(\op2Mux|out[0]~10_combout ),
	.datac(\op2Mux|out[2]~44_combout ),
	.datad(\registers|u3|Mux29~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[2]~12 .lut_mask = 16'hECE0;
defparam \op2Mux|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
fiftyfivenm_lcell_comb \op2Mux|out[2]~46 (
// Equation(s):
// \op2Mux|out[2]~46_combout  = (\instructions|instructionMemory|out[9]$latch~combout  & (\op2Mux|out[2]~45_combout  $ (\op2Mux|out[2]~12_combout ))) # (!\instructions|instructionMemory|out[9]$latch~combout  & (\op2Mux|out[2]~45_combout  & 
// \op2Mux|out[2]~12_combout ))

	.dataa(\instructions|instructionMemory|out[9]$latch~combout ),
	.datab(\op2Mux|out[2]~45_combout ),
	.datac(\op2Mux|out[2]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\op2Mux|out[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[2]~46 .lut_mask = 16'h6868;
defparam \op2Mux|out[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
fiftyfivenm_lcell_comb \logic|Mux29~4 (
// Equation(s):
// \logic|Mux29~4_combout  = (\logic|Mux2~2_combout ) # ((\logic|Mux2~0_combout ) # (\op2Mux|out[2]~46_combout  $ (\registers|u2|out[2]~13_combout )))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\op2Mux|out[2]~46_combout ),
	.datad(\registers|u2|out[2]~13_combout ),
	.cin(gnd),
	.combout(\logic|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux29~4 .lut_mask = 16'hEFFE;
defparam \logic|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
fiftyfivenm_lcell_comb \logic|Mux29~6 (
// Equation(s):
// \logic|Mux29~6_combout  = (\logic|Mux2~0_combout  & ((\registers|u2|Mux29~3_combout ) # ((\op2Mux|out[2]~46_combout ) # (!\regRW[1]~input_o )))) # (!\logic|Mux2~0_combout  & (\op2Mux|out[2]~46_combout  & ((\registers|u2|Mux29~3_combout ) # 
// (!\regRW[1]~input_o ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\registers|u2|Mux29~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\op2Mux|out[2]~46_combout ),
	.cin(gnd),
	.combout(\logic|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux29~6 .lut_mask = 16'hEF8A;
defparam \logic|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
fiftyfivenm_lcell_comb \logic|Add0~109 (
// Equation(s):
// \logic|Add0~109_combout  = (\ALUsrc~input_o  & ((\immSel[1]~input_o ) # (\immSel[0]~input_o )))

	.dataa(\immSel[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\immSel[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\logic|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~109 .lut_mask = 16'hC8C8;
defparam \logic|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
fiftyfivenm_lcell_comb \logic|Add0~23 (
// Equation(s):
// \logic|Add0~23_combout  = \ALUop[2]~input_o  $ (((\op2Mux|out[2]~12_combout  & ((!\logic|Add0~109_combout ))) # (!\op2Mux|out[2]~12_combout  & (\instructions|instructionMemory|out[9]$latch~combout  & \logic|Add0~109_combout ))))

	.dataa(\instructions|instructionMemory|out[9]$latch~combout ),
	.datab(\ALUop[2]~input_o ),
	.datac(\op2Mux|out[2]~12_combout ),
	.datad(\logic|Add0~109_combout ),
	.cin(gnd),
	.combout(\logic|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~23 .lut_mask = 16'hC63C;
defparam \logic|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
fiftyfivenm_lcell_comb \logic|Add0~32 (
// Equation(s):
// \logic|Add0~32_combout  = (\logic|Add0~23_combout  & ((\registers|u2|out[2]~13_combout  & (\logic|Add0~31  & VCC)) # (!\registers|u2|out[2]~13_combout  & (!\logic|Add0~31 )))) # (!\logic|Add0~23_combout  & ((\registers|u2|out[2]~13_combout  & 
// (!\logic|Add0~31 )) # (!\registers|u2|out[2]~13_combout  & ((\logic|Add0~31 ) # (GND)))))
// \logic|Add0~33  = CARRY((\logic|Add0~23_combout  & (!\registers|u2|out[2]~13_combout  & !\logic|Add0~31 )) # (!\logic|Add0~23_combout  & ((!\logic|Add0~31 ) # (!\registers|u2|out[2]~13_combout ))))

	.dataa(\logic|Add0~23_combout ),
	.datab(\registers|u2|out[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~31 ),
	.combout(\logic|Add0~32_combout ),
	.cout(\logic|Add0~33 ));
// synopsys translate_off
defparam \logic|Add0~32 .lut_mask = 16'h9617;
defparam \logic|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal7~0 (
// Equation(s):
// \instructions|instructionMemory|Equal7~0_combout  = (\instructions|PC|out [3] & \instructions|PC|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructions|PC|out [3]),
	.datad(\instructions|PC|out [4]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal7~0 .lut_mask = 16'hF000;
defparam \instructions|instructionMemory|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
fiftyfivenm_lcell_comb \instructions|instructionMemory|Equal7~1 (
// Equation(s):
// \instructions|instructionMemory|Equal7~1_combout  = (\instructions|PC|out [2] & (\instructions|instructionMemory|Equal0~8_combout  & (\instructions|instructionMemory|Equal7~0_combout  & \instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\instructions|PC|out [2]),
	.datab(\instructions|instructionMemory|Equal0~8_combout ),
	.datac(\instructions|instructionMemory|Equal7~0_combout ),
	.datad(\instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|Equal7~1 .lut_mask = 16'h8000;
defparam \instructions|instructionMemory|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[17]$latch (
// Equation(s):
// \instructions|instructionMemory|out[17]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((\instructions|instructionMemory|Equal7~1_combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[17]$latch~combout ))

	.dataa(gnd),
	.datab(\instructions|instructionMemory|out[17]$latch~combout ),
	.datac(\instructions|instructionMemory|Equal7~1_combout ),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[17]$latch .lut_mask = 16'hF0CC;
defparam \instructions|instructionMemory|out[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideNor0~2 (
// Equation(s):
// \instructions|instructionMemory|WideNor0~2_combout  = ((\instructions|PC|out [4] $ (!\instructions|PC|out [3])) # (!\instructions|instructionMemory|Equal0~8_combout )) # (!\instructions|instructionMemory|Equal0~4_combout )

	.dataa(\instructions|PC|out [4]),
	.datab(\instructions|PC|out [3]),
	.datac(\instructions|instructionMemory|Equal0~4_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideNor0~2 .lut_mask = 16'h9FFF;
defparam \instructions|instructionMemory|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[16]$latch (
// Equation(s):
// \instructions|instructionMemory|out[16]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (!\instructions|instructionMemory|WideNor0~2_combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[16]$latch~combout )))

	.dataa(\instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[16]$latch .lut_mask = 16'h5C5C;
defparam \instructions|instructionMemory|out[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
fiftyfivenm_lcell_comb \registers|u2|Mux26~0 (
// Equation(s):
// \registers|u2|Mux26~0_combout  = (!\instructions|instructionMemory|out[17]$latch~combout  & \instructions|instructionMemory|out[16]$latch~combout )

	.dataa(\instructions|instructionMemory|out[17]$latch~combout ),
	.datab(gnd),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~0 .lut_mask = 16'h5050;
defparam \registers|u2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \registers|r3|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[3] .is_wysiwyg = "true";
defparam \registers|r3|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \registers|r1|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[3] .is_wysiwyg = "true";
defparam \registers|r1|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \registers|r7|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[3] .is_wysiwyg = "true";
defparam \registers|r7|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \registers|r5|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[3] .is_wysiwyg = "true";
defparam \registers|r5|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
fiftyfivenm_lcell_comb \registers|r6|read[3]~feeder (
// Equation(s):
// \registers|r6|read[3]~feeder_combout  = \outMux|out[3]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\registers|r6|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r6|read[3]~feeder .lut_mask = 16'hFF00;
defparam \registers|r6|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \registers|r6|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r6|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[3] .is_wysiwyg = "true";
defparam \registers|r6|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \registers|r4|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[3] .is_wysiwyg = "true";
defparam \registers|r4|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
fiftyfivenm_lcell_comb \registers|u3|Mux28~0 (
// Equation(s):
// \registers|u3|Mux28~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [3])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [3])))))

	.dataa(\registers|r6|read [3]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r4|read [3]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux28~0 .lut_mask = 16'hEE30;
defparam \registers|u3|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
fiftyfivenm_lcell_comb \registers|u3|Mux28~1 (
// Equation(s):
// \registers|u3|Mux28~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux28~0_combout  & (\registers|r7|read [3])) # (!\registers|u3|Mux28~0_combout  & ((\registers|r5|read [3]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux28~0_combout ))))

	.dataa(\registers|r7|read [3]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r5|read [3]),
	.datad(\registers|u3|Mux28~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux28~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|Mux28~2 (
// Equation(s):
// \registers|u3|Mux28~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux28~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [3])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [3]),
	.datad(\registers|u3|Mux28~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux28~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
fiftyfivenm_lcell_comb \registers|u3|Mux28~3 (
// Equation(s):
// \registers|u3|Mux28~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux28~2_combout  & (\registers|r3|read [3])) # (!\registers|u3|Mux28~2_combout  & ((\registers|r2|read [3]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux28~2_combout ))))

	.dataa(\registers|r3|read [3]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [3]),
	.datad(\registers|u3|Mux28~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux28~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
fiftyfivenm_lcell_comb \op2Mux|out[3]~34 (
// Equation(s):
// \op2Mux|out[3]~34_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux28~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\registers|u3|Mux28~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(gnd),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[3]~34 .lut_mask = 16'h2233;
defparam \op2Mux|out[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
fiftyfivenm_lcell_comb \logic|Add0~22 (
// Equation(s):
// \logic|Add0~22_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux28~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux28~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~22 .lut_mask = 16'hCE31;
defparam \logic|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
fiftyfivenm_lcell_comb \logic|Add0~34 (
// Equation(s):
// \logic|Add0~34_combout  = ((\registers|u2|out[3]~12_combout  $ (\logic|Add0~22_combout  $ (!\logic|Add0~33 )))) # (GND)
// \logic|Add0~35  = CARRY((\registers|u2|out[3]~12_combout  & ((\logic|Add0~22_combout ) # (!\logic|Add0~33 ))) # (!\registers|u2|out[3]~12_combout  & (\logic|Add0~22_combout  & !\logic|Add0~33 )))

	.dataa(\registers|u2|out[3]~12_combout ),
	.datab(\logic|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~33 ),
	.combout(\logic|Add0~34_combout ),
	.cout(\logic|Add0~35 ));
// synopsys translate_off
defparam \logic|Add0~34 .lut_mask = 16'h698E;
defparam \logic|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
fiftyfivenm_lcell_comb \logic|out~34 (
// Equation(s):
// \logic|out~34_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux28~3_combout  $ (((\registers|u3|Mux28~3_combout  & !\ALUsrc~input_o ))))) # (!\regRW[1]~input_o  & (((\ALUsrc~input_o ))))

	.dataa(\registers|u3|Mux28~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux28~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~34 .lut_mask = 16'hF348;
defparam \logic|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \registers|r2|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[4] .is_wysiwyg = "true";
defparam \registers|r2|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \registers|r1|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[4] .is_wysiwyg = "true";
defparam \registers|r1|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \registers|r7|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[4] .is_wysiwyg = "true";
defparam \registers|r7|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \registers|r6|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[4] .is_wysiwyg = "true";
defparam \registers|r6|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \registers|r5|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[4] .is_wysiwyg = "true";
defparam \registers|r5|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
fiftyfivenm_lcell_comb \registers|r4|read[4]~feeder (
// Equation(s):
// \registers|r4|read[4]~feeder_combout  = \outMux|out[4]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[4]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r4|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[4]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r4|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \registers|r4|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[4] .is_wysiwyg = "true";
defparam \registers|r4|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
fiftyfivenm_lcell_comb \registers|u3|Mux27~0 (
// Equation(s):
// \registers|u3|Mux27~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [4]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [4] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|r5|read [4]),
	.datab(\registers|r4|read [4]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux27~0 .lut_mask = 16'hF0AC;
defparam \registers|u3|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
fiftyfivenm_lcell_comb \registers|u3|Mux27~1 (
// Equation(s):
// \registers|u3|Mux27~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux27~0_combout  & (\registers|r7|read [4])) # (!\registers|u3|Mux27~0_combout  & ((\registers|r6|read [4]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux27~0_combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r7|read [4]),
	.datac(\registers|r6|read [4]),
	.datad(\registers|u3|Mux27~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux27~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
fiftyfivenm_lcell_comb \registers|u3|Mux27~2 (
// Equation(s):
// \registers|u3|Mux27~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux27~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [4])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [4]),
	.datad(\registers|u3|Mux27~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux27~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
fiftyfivenm_lcell_comb \registers|u3|Mux27~3 (
// Equation(s):
// \registers|u3|Mux27~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux27~2_combout  & (\registers|r3|read [4])) # (!\registers|u3|Mux27~2_combout  & ((\registers|r2|read [4]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux27~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [4]),
	.datac(\registers|r2|read [4]),
	.datad(\registers|u3|Mux27~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux27~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
fiftyfivenm_lcell_comb \logic|out~37 (
// Equation(s):
// \logic|out~37_combout  = ((\registers|u2|Mux27~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux27~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux27~3_combout ),
	.datad(\registers|u3|Mux27~3_combout ),
	.cin(gnd),
	.combout(\logic|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~37 .lut_mask = 16'hF7F5;
defparam \logic|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
fiftyfivenm_lcell_comb \logic|out~36 (
// Equation(s):
// \logic|out~36_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux27~3_combout  & \registers|u3|Mux27~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\registers|u2|Mux27~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux27~3_combout ),
	.cin(gnd),
	.combout(\logic|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~36 .lut_mask = 16'h2303;
defparam \logic|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
fiftyfivenm_lcell_comb \registers|u3|out[2]~36 (
// Equation(s):
// \registers|u3|out[2]~36_combout  = (\registers|u3|Mux29~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux29~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[2]~36 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|out[3]~37 (
// Equation(s):
// \registers|u3|out[3]~37_combout  = (\registers|u3|Mux28~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u3|Mux28~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[3]~37 .lut_mask = 16'hF5F5;
defparam \registers|u3|out[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|out[4]~38 (
// Equation(s):
// \registers|u3|out[4]~38_combout  = (\registers|u3|Mux27~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux27~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[4]~38 .lut_mask = 16'hFF33;
defparam \registers|u3|out[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \registers|r3|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[5] .is_wysiwyg = "true";
defparam \registers|r3|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \registers|r1|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[5] .is_wysiwyg = "true";
defparam \registers|r1|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
fiftyfivenm_lcell_comb \registers|r5|read[5]~feeder (
// Equation(s):
// \registers|r5|read[5]~feeder_combout  = \outMux|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r5|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r5|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \registers|r5|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[5] .is_wysiwyg = "true";
defparam \registers|r5|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \registers|r7|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[5] .is_wysiwyg = "true";
defparam \registers|r7|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
fiftyfivenm_lcell_comb \registers|r4|read[5]~feeder (
// Equation(s):
// \registers|r4|read[5]~feeder_combout  = \outMux|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r4|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r4|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \registers|r4|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[5] .is_wysiwyg = "true";
defparam \registers|r4|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
fiftyfivenm_lcell_comb \registers|r6|read[5]~feeder (
// Equation(s):
// \registers|r6|read[5]~feeder_combout  = \outMux|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r6|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r6|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r6|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \registers|r6|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r6|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[5] .is_wysiwyg = "true";
defparam \registers|r6|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
fiftyfivenm_lcell_comb \registers|u3|Mux26~0 (
// Equation(s):
// \registers|u3|Mux26~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [5]))) # (!\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r4|read [5]))))

	.dataa(\registers|r4|read [5]),
	.datab(\registers|r6|read [5]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux26~0 .lut_mask = 16'hFC0A;
defparam \registers|u3|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
fiftyfivenm_lcell_comb \registers|u3|Mux26~1 (
// Equation(s):
// \registers|u3|Mux26~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux26~0_combout  & ((\registers|r7|read [5]))) # (!\registers|u3|Mux26~0_combout  & (\registers|r5|read [5])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux26~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [5]),
	.datac(\registers|r7|read [5]),
	.datad(\registers|u3|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux26~1 .lut_mask = 16'hF588;
defparam \registers|u3|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
fiftyfivenm_lcell_comb \registers|u3|Mux26~2 (
// Equation(s):
// \registers|u3|Mux26~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux26~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [5])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [5]),
	.datad(\registers|u3|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux26~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|Mux26~3 (
// Equation(s):
// \registers|u3|Mux26~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux26~2_combout  & (\registers|r3|read [5])) # (!\registers|u3|Mux26~2_combout  & ((\registers|r2|read [5]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux26~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [5]),
	.datac(\registers|r2|read [5]),
	.datad(\registers|u3|Mux26~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux26~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
fiftyfivenm_lcell_comb \registers|u3|out[5]~39 (
// Equation(s):
// \registers|u3|out[5]~39_combout  = (\registers|u3|Mux26~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux26~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[5]~39 .lut_mask = 16'hFF55;
defparam \registers|u3|out[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \registers|r3|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[7] .is_wysiwyg = "true";
defparam \registers|r3|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \registers|r1|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[7] .is_wysiwyg = "true";
defparam \registers|r1|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N7
dffeas \registers|r7|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[7]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[7] .is_wysiwyg = "true";
defparam \registers|r7|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \registers|r5|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[7] .is_wysiwyg = "true";
defparam \registers|r5|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \registers|r6|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[7] .is_wysiwyg = "true";
defparam \registers|r6|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
fiftyfivenm_lcell_comb \registers|r4|read[7]~feeder (
// Equation(s):
// \registers|r4|read[7]~feeder_combout  = \outMux|out[7]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[7]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r4|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[7]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r4|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \registers|r4|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[7] .is_wysiwyg = "true";
defparam \registers|r4|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
fiftyfivenm_lcell_comb \registers|u3|Mux24~0 (
// Equation(s):
// \registers|u3|Mux24~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [7])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [7])))))

	.dataa(\registers|r6|read [7]),
	.datab(\registers|r4|read [7]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux24~0 .lut_mask = 16'hFA0C;
defparam \registers|u3|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
fiftyfivenm_lcell_comb \registers|u3|Mux24~1 (
// Equation(s):
// \registers|u3|Mux24~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux24~0_combout  & (\registers|r7|read [7])) # (!\registers|u3|Mux24~0_combout  & ((\registers|r5|read [7]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux24~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r7|read [7]),
	.datac(\registers|r5|read [7]),
	.datad(\registers|u3|Mux24~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux24~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
fiftyfivenm_lcell_comb \registers|u3|Mux24~2 (
// Equation(s):
// \registers|u3|Mux24~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux24~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [7])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [7]),
	.datad(\registers|u3|Mux24~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux24~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
fiftyfivenm_lcell_comb \registers|u3|Mux24~3 (
// Equation(s):
// \registers|u3|Mux24~3_combout  = (\registers|u3|Mux24~2_combout  & ((\registers|r3|read [7]) # ((!\registers|u3|Mux0~0_combout )))) # (!\registers|u3|Mux24~2_combout  & (((\registers|r2|read [7] & \registers|u3|Mux0~0_combout ))))

	.dataa(\registers|r3|read [7]),
	.datab(\registers|u3|Mux24~2_combout ),
	.datac(\registers|r2|read [7]),
	.datad(\registers|u3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux24~3 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
fiftyfivenm_lcell_comb \registers|u3|out[7]~41 (
// Equation(s):
// \registers|u3|out[7]~41_combout  = (\registers|u3|Mux24~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registers|u3|Mux24~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\registers|u3|out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[7]~41 .lut_mask = 16'hF0FF;
defparam \registers|u3|out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \memory|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MRW~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\registers|u3|out[13]~45_combout ,\registers|u3|out[12]~44_combout ,\registers|u3|out[11]~0_combout ,\registers|u3|out[10]~1_combout ,\registers|u3|out[9]~43_combout ,\registers|u3|out[8]~42_combout ,\registers|u3|out[7]~41_combout ,
\registers|u3|out[6]~40_combout ,\registers|u3|out[5]~39_combout ,\registers|u3|out[4]~38_combout ,\registers|u3|out[3]~37_combout ,\registers|u3|out[2]~36_combout ,\registers|u3|out[1]~2_combout ,\registers|u3|out[0]~35_combout }),
	.portaaddr({\logic|Mux27~3_combout ,\logic|Mux28~3_combout ,\logic|Mux29~5_combout ,\logic|Mux30~5_combout ,\logic|Mux31~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated|ALTSYNCRAM";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
fiftyfivenm_lcell_comb \op2Mux|out[13]~42 (
// Equation(s):
// \op2Mux|out[13]~42_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux18~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux18~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[13]~42 .lut_mask = 16'h5511;
defparam \op2Mux|out[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \registers|r2|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[13] .is_wysiwyg = "true";
defparam \registers|r2|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr4~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr4~0_combout  = (((!\instructions|instructionMemory|Equal0~8_combout ) # (!\instructions|instructionMemory|Equal0~4_combout )) # (!\instructions|PC|out [3])) # (!\instructions|PC|out [2])

	.dataa(\instructions|PC|out [2]),
	.datab(\instructions|PC|out [3]),
	.datac(\instructions|instructionMemory|Equal0~4_combout ),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr4~0 .lut_mask = 16'h7FFF;
defparam \instructions|instructionMemory|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[15]$latch (
// Equation(s):
// \instructions|instructionMemory|out[15]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (!\instructions|instructionMemory|WideOr4~0_combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[15]$latch~combout )))

	.dataa(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.datab(\instructions|instructionMemory|WideOr4~0_combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[15]$latch .lut_mask = 16'h7722;
defparam \instructions|instructionMemory|out[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
fiftyfivenm_lcell_comb \registers|u2|Mux26~2 (
// Equation(s):
// \registers|u2|Mux26~2_combout  = (\instructions|instructionMemory|out[17]$latch~combout ) # ((\instructions|instructionMemory|out[16]$latch~combout  & \instructions|instructionMemory|out[15]$latch~combout ))

	.dataa(gnd),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\instructions|instructionMemory|out[17]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~2 .lut_mask = 16'hFCF0;
defparam \registers|u2|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \registers|r1|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[13] .is_wysiwyg = "true";
defparam \registers|r1|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|Mux26~1 (
// Equation(s):
// \registers|u2|Mux26~1_combout  = (\instructions|instructionMemory|out[17]$latch~combout ) # ((\instructions|instructionMemory|out[15]$latch~combout  & !\instructions|instructionMemory|out[16]$latch~combout ))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|out[17]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~1 .lut_mask = 16'hFF22;
defparam \registers|u2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \registers|r6|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[13] .is_wysiwyg = "true";
defparam \registers|r6|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \registers|r4|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[13] .is_wysiwyg = "true";
defparam \registers|r4|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
fiftyfivenm_lcell_comb \registers|u2|Mux18~0 (
// Equation(s):
// \registers|u2|Mux18~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [13])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [13]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [13]),
	.datad(\registers|r4|read [13]),
	.cin(gnd),
	.combout(\registers|u2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux18~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \registers|r5|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[13] .is_wysiwyg = "true";
defparam \registers|r5|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \registers|r7|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[13] .is_wysiwyg = "true";
defparam \registers|r7|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
fiftyfivenm_lcell_comb \registers|u2|Mux18~1 (
// Equation(s):
// \registers|u2|Mux18~1_combout  = (\registers|u2|Mux18~0_combout  & (((\registers|r7|read [13]) # (!\instructions|instructionMemory|out[15]$latch~combout )))) # (!\registers|u2|Mux18~0_combout  & (\registers|r5|read [13] & 
// (\instructions|instructionMemory|out[15]$latch~combout )))

	.dataa(\registers|u2|Mux18~0_combout ),
	.datab(\registers|r5|read [13]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|r7|read [13]),
	.cin(gnd),
	.combout(\registers|u2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux18~1 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
fiftyfivenm_lcell_comb \registers|u2|Mux18~2 (
// Equation(s):
// \registers|u2|Mux18~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux18~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [13] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [13]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux18~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux18~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
fiftyfivenm_lcell_comb \registers|u2|Mux18~3 (
// Equation(s):
// \registers|u2|Mux18~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux18~2_combout  & ((\registers|r3|read [13]))) # (!\registers|u2|Mux18~2_combout  & (\registers|r2|read [13])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux18~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [13]),
	.datac(\registers|r3|read [13]),
	.datad(\registers|u2|Mux18~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux18~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
fiftyfivenm_lcell_comb \registers|u2|out[13]~2 (
// Equation(s):
// \registers|u2|out[13]~2_combout  = (\registers|u2|Mux18~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux18~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[13]~2 .lut_mask = 16'hFF33;
defparam \registers|u2|out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \registers|r2|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[12] .is_wysiwyg = "true";
defparam \registers|r2|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \registers|r4|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[12] .is_wysiwyg = "true";
defparam \registers|r4|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
fiftyfivenm_lcell_comb \registers|r5|read[12]~feeder (
// Equation(s):
// \registers|r5|read[12]~feeder_combout  = \outMux|out[12]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[12]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r5|read[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[12]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r5|read[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \registers|r5|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[12] .is_wysiwyg = "true";
defparam \registers|r5|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
fiftyfivenm_lcell_comb \registers|u2|Mux19~0 (
// Equation(s):
// \registers|u2|Mux19~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|r5|read [12]) # (\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (\registers|r4|read [12] & ((!\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|r4|read [12]),
	.datab(\registers|r5|read [12]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux19~0 .lut_mask = 16'hF0CA;
defparam \registers|u2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \registers|r6|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[12] .is_wysiwyg = "true";
defparam \registers|r6|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \registers|r7|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[12] .is_wysiwyg = "true";
defparam \registers|r7|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
fiftyfivenm_lcell_comb \registers|u2|Mux19~1 (
// Equation(s):
// \registers|u2|Mux19~1_combout  = (\registers|u2|Mux19~0_combout  & (((\registers|r7|read [12]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux19~0_combout  & (\registers|r6|read [12] & 
// ((\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|u2|Mux19~0_combout ),
	.datab(\registers|r6|read [12]),
	.datac(\registers|r7|read [12]),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux19~1 .lut_mask = 16'hE4AA;
defparam \registers|u2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \registers|r1|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[12] .is_wysiwyg = "true";
defparam \registers|r1|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
fiftyfivenm_lcell_comb \registers|u2|Mux19~2 (
// Equation(s):
// \registers|u2|Mux19~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & (\registers|u2|Mux19~1_combout )) # (!\registers|u2|Mux26~2_combout  & ((\registers|r1|read [12]))))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|u2|Mux19~1_combout ),
	.datab(\registers|r1|read [12]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux19~2 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
fiftyfivenm_lcell_comb \registers|u2|Mux19~3 (
// Equation(s):
// \registers|u2|Mux19~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux19~2_combout  & ((\registers|r3|read [12]))) # (!\registers|u2|Mux19~2_combout  & (\registers|r2|read [12])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux19~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [12]),
	.datac(\registers|r3|read [12]),
	.datad(\registers|u2|Mux19~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux19~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
fiftyfivenm_lcell_comb \registers|u2|out[12]~3 (
// Equation(s):
// \registers|u2|out[12]~3_combout  = (\registers|u2|Mux19~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux19~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[12]~3 .lut_mask = 16'hFF33;
defparam \registers|u2|out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
fiftyfivenm_lcell_comb \logic|out~50 (
// Equation(s):
// \logic|out~50_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux18~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux18~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux18~3_combout ),
	.datad(\registers|u2|Mux18~3_combout ),
	.cin(gnd),
	.combout(\logic|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~50 .lut_mask = 16'hAE62;
defparam \logic|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \registers|r1|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[14]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[14] .is_wysiwyg = "true";
defparam \registers|r1|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \registers|r7|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[14]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[14] .is_wysiwyg = "true";
defparam \registers|r7|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \registers|r6|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[14]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[14] .is_wysiwyg = "true";
defparam \registers|r6|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
fiftyfivenm_lcell_comb \registers|r4|read[14]~feeder (
// Equation(s):
// \registers|r4|read[14]~feeder_combout  = \outMux|out[14]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[14]~5_combout ),
	.cin(gnd),
	.combout(\registers|r4|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[14]~feeder .lut_mask = 16'hFF00;
defparam \registers|r4|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \registers|r4|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[14] .is_wysiwyg = "true";
defparam \registers|r4|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \registers|r5|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[14]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[14] .is_wysiwyg = "true";
defparam \registers|r5|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
fiftyfivenm_lcell_comb \registers|u3|Mux17~0 (
// Equation(s):
// \registers|u3|Mux17~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|r5|read [14]) # (\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (\registers|r4|read [14] & ((!\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r4|read [14]),
	.datac(\registers|r5|read [14]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux17~0 .lut_mask = 16'hAAE4;
defparam \registers|u3|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
fiftyfivenm_lcell_comb \registers|u3|Mux17~1 (
// Equation(s):
// \registers|u3|Mux17~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux17~0_combout  & (\registers|r7|read [14])) # (!\registers|u3|Mux17~0_combout  & ((\registers|r6|read [14]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux17~0_combout ))))

	.dataa(\registers|r7|read [14]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r6|read [14]),
	.datad(\registers|u3|Mux17~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux17~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|Mux17~2 (
// Equation(s):
// \registers|u3|Mux17~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux17~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [14])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [14]),
	.datad(\registers|u3|Mux17~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux17~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \registers|r2|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[14]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[14] .is_wysiwyg = "true";
defparam \registers|r2|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
fiftyfivenm_lcell_comb \registers|u3|Mux17~3 (
// Equation(s):
// \registers|u3|Mux17~3_combout  = (\registers|u3|Mux17~2_combout  & ((\registers|r3|read [14]) # ((!\registers|u3|Mux0~0_combout )))) # (!\registers|u3|Mux17~2_combout  & (((\registers|r2|read [14] & \registers|u3|Mux0~0_combout ))))

	.dataa(\registers|u3|Mux17~2_combout ),
	.datab(\registers|r3|read [14]),
	.datac(\registers|r2|read [14]),
	.datad(\registers|u3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux17~3 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
fiftyfivenm_lcell_comb \registers|u3|out[14]~46 (
// Equation(s):
// \registers|u3|out[14]~46_combout  = (\registers|u3|Mux17~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux17~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[14]~46 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
fiftyfivenm_lcell_comb \registers|r2|read[28]~feeder (
// Equation(s):
// \registers|r2|read[28]~feeder_combout  = \outMux|out[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r2|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r2|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r2|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \registers|r2|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r2|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[28] .is_wysiwyg = "true";
defparam \registers|r2|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
fiftyfivenm_lcell_comb \registers|r1|read[28]~feeder (
// Equation(s):
// \registers|r1|read[28]~feeder_combout  = \outMux|out[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r1|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r1|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r1|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \registers|r1|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r1|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[28] .is_wysiwyg = "true";
defparam \registers|r1|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \registers|r6|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[28] .is_wysiwyg = "true";
defparam \registers|r6|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \registers|r7|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[28]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[28] .is_wysiwyg = "true";
defparam \registers|r7|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N21
dffeas \registers|r5|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[28] .is_wysiwyg = "true";
defparam \registers|r5|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \registers|r4|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[28] .is_wysiwyg = "true";
defparam \registers|r4|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
fiftyfivenm_lcell_comb \registers|u2|Mux3~0 (
// Equation(s):
// \registers|u2|Mux3~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\instructions|instructionMemory|out[16]$latch~combout ) # ((\registers|r5|read [28])))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [28]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r5|read [28]),
	.datad(\registers|r4|read [28]),
	.cin(gnd),
	.combout(\registers|u2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux3~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
fiftyfivenm_lcell_comb \registers|u2|Mux3~1 (
// Equation(s):
// \registers|u2|Mux3~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux3~0_combout  & ((\registers|r7|read [28]))) # (!\registers|u2|Mux3~0_combout  & (\registers|r6|read [28])))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux3~0_combout ))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\registers|r6|read [28]),
	.datac(\registers|r7|read [28]),
	.datad(\registers|u2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux3~1 .lut_mask = 16'hF588;
defparam \registers|u2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
fiftyfivenm_lcell_comb \registers|u2|Mux3~2 (
// Equation(s):
// \registers|u2|Mux3~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux3~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [28] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [28]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux3~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
fiftyfivenm_lcell_comb \registers|u2|Mux3~3 (
// Equation(s):
// \registers|u2|Mux3~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux3~2_combout  & (\registers|r3|read [28])) # (!\registers|u2|Mux3~2_combout  & ((\registers|r2|read [28]))))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux3~2_combout ))))

	.dataa(\registers|r3|read [28]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r2|read [28]),
	.datad(\registers|u2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux3~3 .lut_mask = 16'hBBC0;
defparam \registers|u2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
fiftyfivenm_lcell_comb \registers|u2|out[28]~28 (
// Equation(s):
// \registers|u2|out[28]~28_combout  = (\registers|u2|Mux3~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux3~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[28]~28 .lut_mask = 16'hFF55;
defparam \registers|u2|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
fiftyfivenm_lcell_comb \op2Mux|out[28]~29 (
// Equation(s):
// \op2Mux|out[28]~29_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux3~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux3~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[28]~29 .lut_mask = 16'h0F03;
defparam \op2Mux|out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \registers|r3|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[27] .is_wysiwyg = "true";
defparam \registers|r3|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \registers|r1|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[27] .is_wysiwyg = "true";
defparam \registers|r1|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
fiftyfivenm_lcell_comb \registers|r5|read[27]~feeder (
// Equation(s):
// \registers|r5|read[27]~feeder_combout  = \outMux|out[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r5|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[27]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r5|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \registers|r5|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[27] .is_wysiwyg = "true";
defparam \registers|r5|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
fiftyfivenm_lcell_comb \registers|r7|read[27]~feeder (
// Equation(s):
// \registers|r7|read[27]~feeder_combout  = \outMux|out[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[27]~31_combout ),
	.cin(gnd),
	.combout(\registers|r7|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r7|read[27]~feeder .lut_mask = 16'hFF00;
defparam \registers|r7|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \registers|r7|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r7|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[27] .is_wysiwyg = "true";
defparam \registers|r7|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \registers|r6|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[27] .is_wysiwyg = "true";
defparam \registers|r6|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \registers|r4|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[27] .is_wysiwyg = "true";
defparam \registers|r4|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
fiftyfivenm_lcell_comb \registers|u2|Mux4~0 (
// Equation(s):
// \registers|u2|Mux4~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [27])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [27]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [27]),
	.datad(\registers|r4|read [27]),
	.cin(gnd),
	.combout(\registers|u2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux4~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
fiftyfivenm_lcell_comb \registers|u2|Mux4~1 (
// Equation(s):
// \registers|u2|Mux4~1_combout  = (\registers|u2|Mux4~0_combout  & (((\registers|r7|read [27]) # (!\instructions|instructionMemory|out[15]$latch~combout )))) # (!\registers|u2|Mux4~0_combout  & (\registers|r5|read [27] & 
// ((\instructions|instructionMemory|out[15]$latch~combout ))))

	.dataa(\registers|r5|read [27]),
	.datab(\registers|r7|read [27]),
	.datac(\registers|u2|Mux4~0_combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux4~1 .lut_mask = 16'hCAF0;
defparam \registers|u2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
fiftyfivenm_lcell_comb \registers|u2|Mux4~2 (
// Equation(s):
// \registers|u2|Mux4~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux4~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [27])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [27]),
	.datab(\registers|u2|Mux4~1_combout ),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux4~2 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
fiftyfivenm_lcell_comb \registers|u2|Mux4~3 (
// Equation(s):
// \registers|u2|Mux4~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux4~2_combout  & ((\registers|r3|read [27]))) # (!\registers|u2|Mux4~2_combout  & (\registers|r2|read [27])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux4~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [27]),
	.datac(\registers|r3|read [27]),
	.datad(\registers|u2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux4~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
fiftyfivenm_lcell_comb \registers|u2|out[27]~27 (
// Equation(s):
// \registers|u2|out[27]~27_combout  = (\registers|u2|Mux4~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u2|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[27]~27 .lut_mask = 16'hF3F3;
defparam \registers|u2|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
fiftyfivenm_lcell_comb \logic|out~28 (
// Equation(s):
// \logic|out~28_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux3~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux3~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u2|Mux3~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux3~3_combout ),
	.cin(gnd),
	.combout(\logic|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~28 .lut_mask = 16'h9ACA;
defparam \logic|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
fiftyfivenm_lcell_comb \logic|out~29 (
// Equation(s):
// \logic|out~29_combout  = (\registers|u2|Mux3~3_combout ) # (((!\ALUsrc~input_o  & \registers|u3|Mux3~3_combout )) # (!\regRW[1]~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u2|Mux3~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux3~3_combout ),
	.cin(gnd),
	.combout(\logic|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~29 .lut_mask = 16'hDFCF;
defparam \logic|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N1
dffeas \registers|r3|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[29] .is_wysiwyg = "true";
defparam \registers|r3|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \registers|r1|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[29] .is_wysiwyg = "true";
defparam \registers|r1|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \registers|r7|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[29]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[29] .is_wysiwyg = "true";
defparam \registers|r7|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
fiftyfivenm_lcell_comb \registers|r5|read[29]~feeder (
// Equation(s):
// \registers|r5|read[29]~feeder_combout  = \outMux|out[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[29]~33_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[29]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \registers|r5|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[29] .is_wysiwyg = "true";
defparam \registers|r5|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \registers|r6|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[29] .is_wysiwyg = "true";
defparam \registers|r6|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
fiftyfivenm_lcell_comb \registers|r4|read[29]~feeder (
// Equation(s):
// \registers|r4|read[29]~feeder_combout  = \outMux|out[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[29]~33_combout ),
	.cin(gnd),
	.combout(\registers|r4|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[29]~feeder .lut_mask = 16'hFF00;
defparam \registers|r4|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N17
dffeas \registers|r4|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[29] .is_wysiwyg = "true";
defparam \registers|r4|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
fiftyfivenm_lcell_comb \registers|u3|Mux2~0 (
// Equation(s):
// \registers|u3|Mux2~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [29]) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (((\registers|r4|read [29] & !\instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\registers|r6|read [29]),
	.datab(\registers|r4|read [29]),
	.datac(\instructions|instructionMemory|out[21]$latch~combout ),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux2~0 .lut_mask = 16'hF0AC;
defparam \registers|u3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
fiftyfivenm_lcell_comb \registers|u3|Mux2~1 (
// Equation(s):
// \registers|u3|Mux2~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux2~0_combout  & (\registers|r7|read [29])) # (!\registers|u3|Mux2~0_combout  & ((\registers|r5|read [29]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux2~0_combout ))))

	.dataa(\registers|r7|read [29]),
	.datab(\registers|r5|read [29]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\registers|u3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux2~1 .lut_mask = 16'hAFC0;
defparam \registers|u3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
fiftyfivenm_lcell_comb \registers|u3|Mux2~2 (
// Equation(s):
// \registers|u3|Mux2~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux2~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [29])))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|r1|read [29]),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|u3|Mux0~2_combout ),
	.datad(\registers|u3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux2~2 .lut_mask = 16'hF838;
defparam \registers|u3|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
fiftyfivenm_lcell_comb \registers|u3|Mux2~3 (
// Equation(s):
// \registers|u3|Mux2~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux2~2_combout  & (\registers|r3|read [29])) # (!\registers|u3|Mux2~2_combout  & ((\registers|r2|read [29]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux2~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [29]),
	.datac(\registers|r2|read [29]),
	.datad(\registers|u3|Mux2~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux2~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
fiftyfivenm_lcell_comb \registers|u3|out[29]~61 (
// Equation(s):
// \registers|u3|out[29]~61_combout  = (\registers|u3|Mux2~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[29]~61 .lut_mask = 16'hFF55;
defparam \registers|u3|out[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \registers|r6|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[30]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[30] .is_wysiwyg = "true";
defparam \registers|r6|read[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \registers|r7|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[30]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[30] .is_wysiwyg = "true";
defparam \registers|r7|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
fiftyfivenm_lcell_comb \registers|r4|read[30]~feeder (
// Equation(s):
// \registers|r4|read[30]~feeder_combout  = \outMux|out[30]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[30]~35_combout ),
	.cin(gnd),
	.combout(\registers|r4|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[30]~feeder .lut_mask = 16'hFF00;
defparam \registers|r4|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \registers|r4|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[30] .is_wysiwyg = "true";
defparam \registers|r4|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
fiftyfivenm_lcell_comb \registers|r5|read[30]~feeder (
// Equation(s):
// \registers|r5|read[30]~feeder_combout  = \outMux|out[30]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[30]~35_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[30]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \registers|r5|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[30] .is_wysiwyg = "true";
defparam \registers|r5|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
fiftyfivenm_lcell_comb \registers|u2|Mux1~0 (
// Equation(s):
// \registers|u2|Mux1~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|r5|read [30]) # (\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (\registers|r4|read [30] & ((!\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|r4|read [30]),
	.datab(\registers|r5|read [30]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux1~0 .lut_mask = 16'hF0CA;
defparam \registers|u2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
fiftyfivenm_lcell_comb \registers|u2|Mux1~1 (
// Equation(s):
// \registers|u2|Mux1~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux1~0_combout  & ((\registers|r7|read [30]))) # (!\registers|u2|Mux1~0_combout  & (\registers|r6|read [30])))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux1~0_combout ))))

	.dataa(\registers|r6|read [30]),
	.datab(\registers|r7|read [30]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|u2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux1~1 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
fiftyfivenm_lcell_comb \registers|r1|read[30]~feeder (
// Equation(s):
// \registers|r1|read[30]~feeder_combout  = \outMux|out[30]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[30]~35_combout ),
	.cin(gnd),
	.combout(\registers|r1|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r1|read[30]~feeder .lut_mask = 16'hFF00;
defparam \registers|r1|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \registers|r1|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r1|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[30] .is_wysiwyg = "true";
defparam \registers|r1|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
fiftyfivenm_lcell_comb \registers|u2|Mux1~2 (
// Equation(s):
// \registers|u2|Mux1~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & (\registers|u2|Mux1~1_combout )) # (!\registers|u2|Mux26~2_combout  & ((\registers|r1|read [30]))))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|u2|Mux1~1_combout ),
	.datab(\registers|r1|read [30]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux1~2 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \registers|r3|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[30]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[30] .is_wysiwyg = "true";
defparam \registers|r3|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
fiftyfivenm_lcell_comb \registers|u2|Mux1~3 (
// Equation(s):
// \registers|u2|Mux1~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux1~2_combout  & ((\registers|r3|read [30]))) # (!\registers|u2|Mux1~2_combout  & (\registers|r2|read [30])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux1~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [30]),
	.datac(\registers|u2|Mux1~2_combout ),
	.datad(\registers|r3|read [30]),
	.cin(gnd),
	.combout(\registers|u2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux1~3 .lut_mask = 16'hF858;
defparam \registers|u2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
fiftyfivenm_lcell_comb \registers|u2|out[30]~30 (
// Equation(s):
// \registers|u2|out[30]~30_combout  = (\registers|u2|Mux1~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[30]~30 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \memory|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MRW~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registers|u3|out[31]~63_combout ,\registers|u3|out[30]~62_combout ,\registers|u3|out[29]~61_combout ,\registers|u3|out[28]~60_combout ,\registers|u3|out[27]~59_combout ,\registers|u3|out[26]~58_combout ,\registers|u3|out[25]~57_combout ,
\registers|u3|out[24]~56_combout ,\registers|u3|out[23]~55_combout ,\registers|u3|out[22]~54_combout ,\registers|u3|out[21]~53_combout ,\registers|u3|out[20]~52_combout ,\registers|u3|out[19]~51_combout ,\registers|u3|out[18]~50_combout ,
\registers|u3|out[17]~49_combout ,\registers|u3|out[16]~48_combout ,\registers|u3|out[15]~47_combout ,\registers|u3|out[14]~46_combout }),
	.portaaddr({\logic|Mux27~3_combout ,\logic|Mux28~3_combout ,\logic|Mux29~5_combout ,\logic|Mux30~5_combout ,\logic|Mux31~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated|ALTSYNCRAM";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \memory|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
fiftyfivenm_lcell_comb \outMux|out[31]~36 (
// Equation(s):
// \outMux|out[31]~36_combout  = (\WB~input_o  & ((\memory|memory_rtl_0|auto_generated|ram_block1a31 ))) # (!\WB~input_o  & (!\ALUop[2]~input_o ))

	.dataa(\WB~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(gnd),
	.datad(\memory|memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\outMux|out[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[31]~36 .lut_mask = 16'hBB11;
defparam \outMux|out[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
fiftyfivenm_lcell_comb \registers|r1|read[31]~feeder (
// Equation(s):
// \registers|r1|read[31]~feeder_combout  = \outMux|out[31]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[31]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r1|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r1|read[31]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r1|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \registers|r1|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r1|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[31] .is_wysiwyg = "true";
defparam \registers|r1|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
fiftyfivenm_lcell_comb \registers|r5|read[31]~feeder (
// Equation(s):
// \registers|r5|read[31]~feeder_combout  = \outMux|out[31]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[31]~37_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[31]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N29
dffeas \registers|r5|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[31] .is_wysiwyg = "true";
defparam \registers|r5|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \registers|r7|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[31]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[31] .is_wysiwyg = "true";
defparam \registers|r7|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \registers|r4|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[31]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[31] .is_wysiwyg = "true";
defparam \registers|r4|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \registers|r6|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[31]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[31] .is_wysiwyg = "true";
defparam \registers|r6|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
fiftyfivenm_lcell_comb \registers|u2|Mux0~0 (
// Equation(s):
// \registers|u2|Mux0~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|r6|read [31]) # (\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (\registers|r4|read [31] & ((!\instructions|instructionMemory|out[15]$latch~combout ))))

	.dataa(\registers|r4|read [31]),
	.datab(\registers|r6|read [31]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux0~0 .lut_mask = 16'hF0CA;
defparam \registers|u2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
fiftyfivenm_lcell_comb \registers|u2|Mux0~1 (
// Equation(s):
// \registers|u2|Mux0~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux0~0_combout  & ((\registers|r7|read [31]))) # (!\registers|u2|Mux0~0_combout  & (\registers|r5|read [31])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux0~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [31]),
	.datac(\registers|r7|read [31]),
	.datad(\registers|u2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux0~1 .lut_mask = 16'hF588;
defparam \registers|u2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
fiftyfivenm_lcell_comb \registers|u2|Mux0~2 (
// Equation(s):
// \registers|u2|Mux0~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux0~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [31])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [31]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux0~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \registers|r2|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[31]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[31] .is_wysiwyg = "true";
defparam \registers|r2|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
fiftyfivenm_lcell_comb \registers|u2|Mux0~3 (
// Equation(s):
// \registers|u2|Mux0~3_combout  = (\registers|u2|Mux0~2_combout  & (((\registers|r3|read [31]) # (!\registers|u2|Mux26~0_combout )))) # (!\registers|u2|Mux0~2_combout  & (\registers|r2|read [31] & ((\registers|u2|Mux26~0_combout ))))

	.dataa(\registers|u2|Mux0~2_combout ),
	.datab(\registers|r2|read [31]),
	.datac(\registers|r3|read [31]),
	.datad(\registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux0~3 .lut_mask = 16'hE4AA;
defparam \registers|u2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
fiftyfivenm_lcell_comb \registers|u2|out[31]~31 (
// Equation(s):
// \registers|u2|out[31]~31_combout  = (\registers|u2|Mux0~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[31]~31 .lut_mask = 16'hFF55;
defparam \registers|u2|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
fiftyfivenm_lcell_comb \logic|Add0~105 (
// Equation(s):
// \logic|Add0~105_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux0~6_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(\registers|u3|Mux0~6_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~105 .lut_mask = 16'h9C99;
defparam \logic|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
fiftyfivenm_lcell_comb \logic|Add0~102 (
// Equation(s):
// \logic|Add0~102_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux1~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux1~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~102 .lut_mask = 16'hAE51;
defparam \logic|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
fiftyfivenm_lcell_comb \logic|Add0~99 (
// Equation(s):
// \logic|Add0~99_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux2~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~99 .lut_mask = 16'hC3C9;
defparam \logic|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
fiftyfivenm_lcell_comb \logic|Add0~96 (
// Equation(s):
// \logic|Add0~96_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux3~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u3|Mux3~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~96 .lut_mask = 16'hBA45;
defparam \logic|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
fiftyfivenm_lcell_comb \logic|Add0~93 (
// Equation(s):
// \logic|Add0~93_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux4~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~93 .lut_mask = 16'h99A9;
defparam \logic|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \registers|r1|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[26] .is_wysiwyg = "true";
defparam \registers|r1|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \registers|r7|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[26]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[26] .is_wysiwyg = "true";
defparam \registers|r7|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \registers|r6|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[26] .is_wysiwyg = "true";
defparam \registers|r6|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \registers|r4|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[26] .is_wysiwyg = "true";
defparam \registers|r4|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
fiftyfivenm_lcell_comb \registers|r5|read[26]~feeder (
// Equation(s):
// \registers|r5|read[26]~feeder_combout  = \outMux|out[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[26]~30_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[26]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \registers|r5|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[26] .is_wysiwyg = "true";
defparam \registers|r5|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
fiftyfivenm_lcell_comb \registers|u2|Mux5~0 (
// Equation(s):
// \registers|u2|Mux5~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// ((\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r5|read [26]))) # (!\instructions|instructionMemory|out[15]$latch~combout  & (\registers|r4|read [26]))))

	.dataa(\registers|r4|read [26]),
	.datab(\registers|r5|read [26]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux5~0 .lut_mask = 16'hFC0A;
defparam \registers|u2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
fiftyfivenm_lcell_comb \registers|u2|Mux5~1 (
// Equation(s):
// \registers|u2|Mux5~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux5~0_combout  & (\registers|r7|read [26])) # (!\registers|u2|Mux5~0_combout  & ((\registers|r6|read [26]))))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux5~0_combout ))))

	.dataa(\registers|r7|read [26]),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r6|read [26]),
	.datad(\registers|u2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux5~1 .lut_mask = 16'hBBC0;
defparam \registers|u2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
fiftyfivenm_lcell_comb \registers|u2|Mux5~2 (
// Equation(s):
// \registers|u2|Mux5~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux5~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [26] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [26]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux5~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux5~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \registers|r2|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[26] .is_wysiwyg = "true";
defparam \registers|r2|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
fiftyfivenm_lcell_comb \registers|u2|Mux5~3 (
// Equation(s):
// \registers|u2|Mux5~3_combout  = (\registers|u2|Mux5~2_combout  & (((\registers|r3|read [26]) # (!\registers|u2|Mux26~0_combout )))) # (!\registers|u2|Mux5~2_combout  & (\registers|r2|read [26] & ((\registers|u2|Mux26~0_combout ))))

	.dataa(\registers|u2|Mux5~2_combout ),
	.datab(\registers|r2|read [26]),
	.datac(\registers|r3|read [26]),
	.datad(\registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux5~3 .lut_mask = 16'hE4AA;
defparam \registers|u2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
fiftyfivenm_lcell_comb \registers|u2|out[26]~26 (
// Equation(s):
// \registers|u2|out[26]~26_combout  = (\registers|u2|Mux5~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[26]~26 .lut_mask = 16'hFF55;
defparam \registers|u2|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
fiftyfivenm_lcell_comb \logic|Add0~90 (
// Equation(s):
// \logic|Add0~90_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux5~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux5~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~90 .lut_mask = 16'hC3C9;
defparam \logic|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
fiftyfivenm_lcell_comb \logic|Add0~87 (
// Equation(s):
// \logic|Add0~87_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux6~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux6~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~87 .lut_mask = 16'hC3E1;
defparam \logic|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \registers|r2|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[25] .is_wysiwyg = "true";
defparam \registers|r2|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \registers|r1|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[25] .is_wysiwyg = "true";
defparam \registers|r1|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \registers|r7|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[25]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[25] .is_wysiwyg = "true";
defparam \registers|r7|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N15
dffeas \registers|r6|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[25] .is_wysiwyg = "true";
defparam \registers|r6|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \registers|r4|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[25] .is_wysiwyg = "true";
defparam \registers|r4|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
fiftyfivenm_lcell_comb \registers|u2|Mux6~0 (
// Equation(s):
// \registers|u2|Mux6~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [25])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [25]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [25]),
	.datad(\registers|r4|read [25]),
	.cin(gnd),
	.combout(\registers|u2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux6~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
fiftyfivenm_lcell_comb \registers|r5|read[25]~feeder (
// Equation(s):
// \registers|r5|read[25]~feeder_combout  = \outMux|out[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r5|read[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[25]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r5|read[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \registers|r5|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[25] .is_wysiwyg = "true";
defparam \registers|r5|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
fiftyfivenm_lcell_comb \registers|u2|Mux6~1 (
// Equation(s):
// \registers|u2|Mux6~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux6~0_combout  & (\registers|r7|read [25])) # (!\registers|u2|Mux6~0_combout  & ((\registers|r5|read [25]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux6~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r7|read [25]),
	.datac(\registers|u2|Mux6~0_combout ),
	.datad(\registers|r5|read [25]),
	.cin(gnd),
	.combout(\registers|u2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux6~1 .lut_mask = 16'hDAD0;
defparam \registers|u2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
fiftyfivenm_lcell_comb \registers|u2|Mux6~2 (
// Equation(s):
// \registers|u2|Mux6~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux6~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [25])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [25]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux6~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux6~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
fiftyfivenm_lcell_comb \registers|u2|Mux6~3 (
// Equation(s):
// \registers|u2|Mux6~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux6~2_combout  & ((\registers|r3|read [25]))) # (!\registers|u2|Mux6~2_combout  & (\registers|r2|read [25])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux6~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [25]),
	.datac(\registers|r3|read [25]),
	.datad(\registers|u2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux6~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
fiftyfivenm_lcell_comb \registers|u2|out[25]~25 (
// Equation(s):
// \registers|u2|out[25]~25_combout  = (\registers|u2|Mux6~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux6~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u2|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[25]~25 .lut_mask = 16'hF3F3;
defparam \registers|u2|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
fiftyfivenm_lcell_comb \logic|Add0~84 (
// Equation(s):
// \logic|Add0~84_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux7~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux7~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~84 .lut_mask = 16'hA5A9;
defparam \logic|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \registers|r2|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[24] .is_wysiwyg = "true";
defparam \registers|r2|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \registers|r6|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[24] .is_wysiwyg = "true";
defparam \registers|r6|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \registers|r5|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[24] .is_wysiwyg = "true";
defparam \registers|r5|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N3
dffeas \registers|r4|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[24] .is_wysiwyg = "true";
defparam \registers|r4|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
fiftyfivenm_lcell_comb \registers|u2|Mux7~0 (
// Equation(s):
// \registers|u2|Mux7~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\instructions|instructionMemory|out[16]$latch~combout ) # ((\registers|r5|read [24])))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [24]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r5|read [24]),
	.datad(\registers|r4|read [24]),
	.cin(gnd),
	.combout(\registers|u2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux7~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \registers|r7|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[24]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[24] .is_wysiwyg = "true";
defparam \registers|r7|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
fiftyfivenm_lcell_comb \registers|u2|Mux7~1 (
// Equation(s):
// \registers|u2|Mux7~1_combout  = (\registers|u2|Mux7~0_combout  & (((\registers|r7|read [24]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux7~0_combout  & (\registers|r6|read [24] & 
// (\instructions|instructionMemory|out[16]$latch~combout )))

	.dataa(\registers|r6|read [24]),
	.datab(\registers|u2|Mux7~0_combout ),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r7|read [24]),
	.cin(gnd),
	.combout(\registers|u2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux7~1 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N3
dffeas \registers|r1|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[24] .is_wysiwyg = "true";
defparam \registers|r1|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
fiftyfivenm_lcell_comb \registers|u2|Mux7~2 (
// Equation(s):
// \registers|u2|Mux7~2_combout  = (\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux7~1_combout ) # ((!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (((\registers|r1|read [24] & \registers|u2|Mux26~1_combout ))))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|u2|Mux7~1_combout ),
	.datac(\registers|r1|read [24]),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux7~2 .lut_mask = 16'hD8AA;
defparam \registers|u2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
fiftyfivenm_lcell_comb \registers|u2|Mux7~3 (
// Equation(s):
// \registers|u2|Mux7~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux7~2_combout  & ((\registers|r3|read [24]))) # (!\registers|u2|Mux7~2_combout  & (\registers|r2|read [24])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux7~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [24]),
	.datac(\registers|r3|read [24]),
	.datad(\registers|u2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux7~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
fiftyfivenm_lcell_comb \registers|u2|out[24]~24 (
// Equation(s):
// \registers|u2|out[24]~24_combout  = (\registers|u2|Mux7~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[24]~24 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
fiftyfivenm_lcell_comb \logic|Add0~81 (
// Equation(s):
// \logic|Add0~81_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux8~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux8~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~81 .lut_mask = 16'hCE31;
defparam \logic|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \registers|r2|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[23] .is_wysiwyg = "true";
defparam \registers|r2|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \registers|r1|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[23] .is_wysiwyg = "true";
defparam \registers|r1|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \registers|r5|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[23] .is_wysiwyg = "true";
defparam \registers|r5|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \registers|r7|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[23]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[23] .is_wysiwyg = "true";
defparam \registers|r7|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \registers|r6|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[23] .is_wysiwyg = "true";
defparam \registers|r6|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \registers|r4|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[23] .is_wysiwyg = "true";
defparam \registers|r4|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
fiftyfivenm_lcell_comb \registers|u2|Mux8~0 (
// Equation(s):
// \registers|u2|Mux8~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [23])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [23]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [23]),
	.datad(\registers|r4|read [23]),
	.cin(gnd),
	.combout(\registers|u2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux8~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
fiftyfivenm_lcell_comb \registers|u2|Mux8~1 (
// Equation(s):
// \registers|u2|Mux8~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux8~0_combout  & ((\registers|r7|read [23]))) # (!\registers|u2|Mux8~0_combout  & (\registers|r5|read [23])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux8~0_combout ))))

	.dataa(\registers|r5|read [23]),
	.datab(\registers|r7|read [23]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|u2|Mux8~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux8~1 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
fiftyfivenm_lcell_comb \registers|u2|Mux8~2 (
// Equation(s):
// \registers|u2|Mux8~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux8~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [23])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [23]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux8~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
fiftyfivenm_lcell_comb \registers|u2|Mux8~3 (
// Equation(s):
// \registers|u2|Mux8~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux8~2_combout  & ((\registers|r3|read [23]))) # (!\registers|u2|Mux8~2_combout  & (\registers|r2|read [23])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux8~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [23]),
	.datac(\registers|r3|read [23]),
	.datad(\registers|u2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux8~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
fiftyfivenm_lcell_comb \registers|u2|out[23]~23 (
// Equation(s):
// \registers|u2|out[23]~23_combout  = (\registers|u2|Mux8~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux8~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[23]~23 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \registers|r2|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[22] .is_wysiwyg = "true";
defparam \registers|r2|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
fiftyfivenm_lcell_comb \registers|r7|read[22]~feeder (
// Equation(s):
// \registers|r7|read[22]~feeder_combout  = \outMux|out[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[22]~26_combout ),
	.cin(gnd),
	.combout(\registers|r7|read[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r7|read[22]~feeder .lut_mask = 16'hFF00;
defparam \registers|r7|read[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \registers|r7|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r7|read[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[22] .is_wysiwyg = "true";
defparam \registers|r7|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \registers|r6|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[22] .is_wysiwyg = "true";
defparam \registers|r6|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
fiftyfivenm_lcell_comb \registers|r5|read[22]~feeder (
// Equation(s):
// \registers|r5|read[22]~feeder_combout  = \outMux|out[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[22]~26_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[22]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N25
dffeas \registers|r5|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[22] .is_wysiwyg = "true";
defparam \registers|r5|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \registers|r4|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[22] .is_wysiwyg = "true";
defparam \registers|r4|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
fiftyfivenm_lcell_comb \registers|u2|Mux9~0 (
// Equation(s):
// \registers|u2|Mux9~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r5|read [22]) # ((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (((!\instructions|instructionMemory|out[16]$latch~combout  & \registers|r4|read [22]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [22]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r4|read [22]),
	.cin(gnd),
	.combout(\registers|u2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux9~0 .lut_mask = 16'hADA8;
defparam \registers|u2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
fiftyfivenm_lcell_comb \registers|u2|Mux9~1 (
// Equation(s):
// \registers|u2|Mux9~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux9~0_combout  & (\registers|r7|read [22])) # (!\registers|u2|Mux9~0_combout  & ((\registers|r6|read [22]))))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux9~0_combout ))))

	.dataa(\registers|r7|read [22]),
	.datab(\registers|r6|read [22]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|u2|Mux9~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux9~1 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \registers|r1|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[22] .is_wysiwyg = "true";
defparam \registers|r1|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
fiftyfivenm_lcell_comb \registers|u2|Mux9~2 (
// Equation(s):
// \registers|u2|Mux9~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & (\registers|u2|Mux9~1_combout )) # (!\registers|u2|Mux26~2_combout  & ((\registers|r1|read [22]))))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|u2|Mux26~1_combout ),
	.datab(\registers|u2|Mux9~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|r1|read [22]),
	.cin(gnd),
	.combout(\registers|u2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux9~2 .lut_mask = 16'hDAD0;
defparam \registers|u2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
fiftyfivenm_lcell_comb \registers|u2|Mux9~3 (
// Equation(s):
// \registers|u2|Mux9~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux9~2_combout  & ((\registers|r3|read [22]))) # (!\registers|u2|Mux9~2_combout  & (\registers|r2|read [22])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux9~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [22]),
	.datac(\registers|r3|read [22]),
	.datad(\registers|u2|Mux9~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux9~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
fiftyfivenm_lcell_comb \registers|u2|out[22]~22 (
// Equation(s):
// \registers|u2|out[22]~22_combout  = (\registers|u2|Mux9~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux9~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[22]~22 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
fiftyfivenm_lcell_comb \logic|Add0~78 (
// Equation(s):
// \logic|Add0~78_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux9~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux9~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~78 .lut_mask = 16'h99A9;
defparam \logic|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
fiftyfivenm_lcell_comb \logic|Add0~75 (
// Equation(s):
// \logic|Add0~75_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux10~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(\registers|u3|Mux10~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~75 .lut_mask = 16'hCC39;
defparam \logic|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \registers|r2|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[21] .is_wysiwyg = "true";
defparam \registers|r2|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N15
dffeas \registers|r1|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[21] .is_wysiwyg = "true";
defparam \registers|r1|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \registers|r5|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[21] .is_wysiwyg = "true";
defparam \registers|r5|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
fiftyfivenm_lcell_comb \registers|r6|read[21]~feeder (
// Equation(s):
// \registers|r6|read[21]~feeder_combout  = \outMux|out[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[21]~25_combout ),
	.cin(gnd),
	.combout(\registers|r6|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r6|read[21]~feeder .lut_mask = 16'hFF00;
defparam \registers|r6|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \registers|r6|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r6|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[21] .is_wysiwyg = "true";
defparam \registers|r6|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \registers|r4|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[21] .is_wysiwyg = "true";
defparam \registers|r4|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
fiftyfivenm_lcell_comb \registers|u2|Mux10~0 (
// Equation(s):
// \registers|u2|Mux10~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// ((\instructions|instructionMemory|out[16]$latch~combout  & (\registers|r6|read [21])) # (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [21])))))

	.dataa(\registers|r6|read [21]),
	.datab(\registers|r4|read [21]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux10~0 .lut_mask = 16'hFA0C;
defparam \registers|u2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \registers|r7|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[21]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[21] .is_wysiwyg = "true";
defparam \registers|r7|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
fiftyfivenm_lcell_comb \registers|u2|Mux10~1 (
// Equation(s):
// \registers|u2|Mux10~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux10~0_combout  & ((\registers|r7|read [21]))) # (!\registers|u2|Mux10~0_combout  & (\registers|r5|read [21])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux10~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [21]),
	.datac(\registers|u2|Mux10~0_combout ),
	.datad(\registers|r7|read [21]),
	.cin(gnd),
	.combout(\registers|u2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux10~1 .lut_mask = 16'hF858;
defparam \registers|u2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|Mux10~2 (
// Equation(s):
// \registers|u2|Mux10~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux10~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [21] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [21]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux10~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux10~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
fiftyfivenm_lcell_comb \registers|u2|Mux10~3 (
// Equation(s):
// \registers|u2|Mux10~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux10~2_combout  & ((\registers|r3|read [21]))) # (!\registers|u2|Mux10~2_combout  & (\registers|r2|read [21])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux10~2_combout ))))

	.dataa(\registers|r2|read [21]),
	.datab(\registers|r3|read [21]),
	.datac(\registers|u2|Mux26~0_combout ),
	.datad(\registers|u2|Mux10~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux10~3 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
fiftyfivenm_lcell_comb \registers|u2|out[21]~21 (
// Equation(s):
// \registers|u2|out[21]~21_combout  = (\registers|u2|Mux10~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux10~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[21]~21 .lut_mask = 16'hFF33;
defparam \registers|u2|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \registers|r2|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[20] .is_wysiwyg = "true";
defparam \registers|r2|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \registers|r1|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[20] .is_wysiwyg = "true";
defparam \registers|r1|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \registers|r6|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[20] .is_wysiwyg = "true";
defparam \registers|r6|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \registers|r5|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[20] .is_wysiwyg = "true";
defparam \registers|r5|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \registers|r4|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[20] .is_wysiwyg = "true";
defparam \registers|r4|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
fiftyfivenm_lcell_comb \registers|u2|Mux11~0 (
// Equation(s):
// \registers|u2|Mux11~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\instructions|instructionMemory|out[16]$latch~combout ) # ((\registers|r5|read [20])))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [20]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r5|read [20]),
	.datad(\registers|r4|read [20]),
	.cin(gnd),
	.combout(\registers|u2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux11~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \registers|r7|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[20]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[20] .is_wysiwyg = "true";
defparam \registers|r7|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
fiftyfivenm_lcell_comb \registers|u2|Mux11~1 (
// Equation(s):
// \registers|u2|Mux11~1_combout  = (\registers|u2|Mux11~0_combout  & (((\registers|r7|read [20]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux11~0_combout  & (\registers|r6|read [20] & 
// (\instructions|instructionMemory|out[16]$latch~combout )))

	.dataa(\registers|r6|read [20]),
	.datab(\registers|u2|Mux11~0_combout ),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r7|read [20]),
	.cin(gnd),
	.combout(\registers|u2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux11~1 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
fiftyfivenm_lcell_comb \registers|u2|Mux11~2 (
// Equation(s):
// \registers|u2|Mux11~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux11~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [20] & ((\registers|u2|Mux26~1_combout ))))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [20]),
	.datac(\registers|u2|Mux11~1_combout ),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux11~2 .lut_mask = 16'hE4AA;
defparam \registers|u2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
fiftyfivenm_lcell_comb \registers|u2|Mux11~3 (
// Equation(s):
// \registers|u2|Mux11~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux11~2_combout  & (\registers|r3|read [20])) # (!\registers|u2|Mux11~2_combout  & ((\registers|r2|read [20]))))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux11~2_combout ))))

	.dataa(\registers|r3|read [20]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r2|read [20]),
	.datad(\registers|u2|Mux11~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux11~3 .lut_mask = 16'hBBC0;
defparam \registers|u2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
fiftyfivenm_lcell_comb \registers|u2|out[20]~20 (
// Equation(s):
// \registers|u2|out[20]~20_combout  = (\registers|u2|Mux11~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux11~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[20]~20 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
fiftyfivenm_lcell_comb \logic|Add0~72 (
// Equation(s):
// \logic|Add0~72_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux11~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUop[2]~input_o ),
	.datac(\registers|u3|Mux11~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~72 .lut_mask = 16'hCC39;
defparam \logic|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \registers|r2|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[19] .is_wysiwyg = "true";
defparam \registers|r2|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \registers|r1|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[19] .is_wysiwyg = "true";
defparam \registers|r1|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \registers|r5|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[19] .is_wysiwyg = "true";
defparam \registers|r5|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \registers|r7|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[19]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[19] .is_wysiwyg = "true";
defparam \registers|r7|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \registers|r4|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[19] .is_wysiwyg = "true";
defparam \registers|r4|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \registers|r6|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[19] .is_wysiwyg = "true";
defparam \registers|r6|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
fiftyfivenm_lcell_comb \registers|u2|Mux12~0 (
// Equation(s):
// \registers|u2|Mux12~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (\instructions|instructionMemory|out[16]$latch~combout )) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// ((\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r6|read [19]))) # (!\instructions|instructionMemory|out[16]$latch~combout  & (\registers|r4|read [19]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r4|read [19]),
	.datad(\registers|r6|read [19]),
	.cin(gnd),
	.combout(\registers|u2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux12~0 .lut_mask = 16'hDC98;
defparam \registers|u2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
fiftyfivenm_lcell_comb \registers|u2|Mux12~1 (
// Equation(s):
// \registers|u2|Mux12~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux12~0_combout  & ((\registers|r7|read [19]))) # (!\registers|u2|Mux12~0_combout  & (\registers|r5|read [19])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux12~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [19]),
	.datac(\registers|r7|read [19]),
	.datad(\registers|u2|Mux12~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux12~1 .lut_mask = 16'hF588;
defparam \registers|u2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
fiftyfivenm_lcell_comb \registers|u2|Mux12~2 (
// Equation(s):
// \registers|u2|Mux12~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux12~1_combout )) # (!\registers|u2|Mux26~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|u2|Mux26~1_combout  & (\registers|r1|read [19])))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|r1|read [19]),
	.datad(\registers|u2|Mux12~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux12~2 .lut_mask = 16'hEA62;
defparam \registers|u2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
fiftyfivenm_lcell_comb \registers|u2|Mux12~3 (
// Equation(s):
// \registers|u2|Mux12~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux12~2_combout  & (\registers|r3|read [19])) # (!\registers|u2|Mux12~2_combout  & ((\registers|r2|read [19]))))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux12~2_combout ))))

	.dataa(\registers|r3|read [19]),
	.datab(\registers|r2|read [19]),
	.datac(\registers|u2|Mux26~0_combout ),
	.datad(\registers|u2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux12~3 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
fiftyfivenm_lcell_comb \registers|u2|out[19]~19 (
// Equation(s):
// \registers|u2|out[19]~19_combout  = (\registers|u2|Mux12~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux12~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[19]~19 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
fiftyfivenm_lcell_comb \logic|Add0~69 (
// Equation(s):
// \logic|Add0~69_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux12~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux12~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~69 .lut_mask = 16'h99A9;
defparam \logic|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \registers|r2|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[18] .is_wysiwyg = "true";
defparam \registers|r2|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \registers|r1|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[18] .is_wysiwyg = "true";
defparam \registers|r1|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \registers|r6|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[18] .is_wysiwyg = "true";
defparam \registers|r6|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \registers|r4|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[18] .is_wysiwyg = "true";
defparam \registers|r4|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N27
dffeas \registers|r5|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[18] .is_wysiwyg = "true";
defparam \registers|r5|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
fiftyfivenm_lcell_comb \registers|u2|Mux13~0 (
// Equation(s):
// \registers|u2|Mux13~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|r5|read [18]) # (\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (\registers|r4|read [18] & ((!\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r4|read [18]),
	.datac(\registers|r5|read [18]),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux13~0 .lut_mask = 16'hAAE4;
defparam \registers|u2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \registers|r7|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[18]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[18] .is_wysiwyg = "true";
defparam \registers|r7|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
fiftyfivenm_lcell_comb \registers|u2|Mux13~1 (
// Equation(s):
// \registers|u2|Mux13~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux13~0_combout  & ((\registers|r7|read [18]))) # (!\registers|u2|Mux13~0_combout  & (\registers|r6|read [18])))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux13~0_combout ))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\registers|r6|read [18]),
	.datac(\registers|u2|Mux13~0_combout ),
	.datad(\registers|r7|read [18]),
	.cin(gnd),
	.combout(\registers|u2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux13~1 .lut_mask = 16'hF858;
defparam \registers|u2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
fiftyfivenm_lcell_comb \registers|u2|Mux13~2 (
// Equation(s):
// \registers|u2|Mux13~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux13~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [18])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [18]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux13~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
fiftyfivenm_lcell_comb \registers|u2|Mux13~3 (
// Equation(s):
// \registers|u2|Mux13~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux13~2_combout  & ((\registers|r3|read [18]))) # (!\registers|u2|Mux13~2_combout  & (\registers|r2|read [18])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux13~2_combout ))))

	.dataa(\registers|r2|read [18]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [18]),
	.datad(\registers|u2|Mux13~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux13~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
fiftyfivenm_lcell_comb \registers|u2|out[18]~18 (
// Equation(s):
// \registers|u2|out[18]~18_combout  = (\registers|u2|Mux13~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u2|Mux13~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u2|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[18]~18 .lut_mask = 16'hF5F5;
defparam \registers|u2|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
fiftyfivenm_lcell_comb \logic|Add0~66 (
// Equation(s):
// \logic|Add0~66_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux13~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux13~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~66 .lut_mask = 16'h99A9;
defparam \logic|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
fiftyfivenm_lcell_comb \registers|r3|read[17]~feeder (
// Equation(s):
// \registers|r3|read[17]~feeder_combout  = \outMux|out[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[17]~21_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[17]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \registers|r3|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[17] .is_wysiwyg = "true";
defparam \registers|r3|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \registers|r2|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[17] .is_wysiwyg = "true";
defparam \registers|r2|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \registers|r1|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[17] .is_wysiwyg = "true";
defparam \registers|r1|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \registers|r7|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[17] .is_wysiwyg = "true";
defparam \registers|r7|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \registers|r4|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[17] .is_wysiwyg = "true";
defparam \registers|r4|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
fiftyfivenm_lcell_comb \registers|u2|Mux14~0 (
// Equation(s):
// \registers|u2|Mux14~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (\instructions|instructionMemory|out[16]$latch~combout )) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// ((\instructions|instructionMemory|out[16]$latch~combout  & (\registers|r6|read [17])) # (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [17])))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r6|read [17]),
	.datad(\registers|r4|read [17]),
	.cin(gnd),
	.combout(\registers|u2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux14~0 .lut_mask = 16'hD9C8;
defparam \registers|u2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \registers|r5|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[17] .is_wysiwyg = "true";
defparam \registers|r5|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
fiftyfivenm_lcell_comb \registers|u2|Mux14~1 (
// Equation(s):
// \registers|u2|Mux14~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux14~0_combout  & (\registers|r7|read [17])) # (!\registers|u2|Mux14~0_combout  & ((\registers|r5|read [17]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux14~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r7|read [17]),
	.datac(\registers|u2|Mux14~0_combout ),
	.datad(\registers|r5|read [17]),
	.cin(gnd),
	.combout(\registers|u2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux14~1 .lut_mask = 16'hDAD0;
defparam \registers|u2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
fiftyfivenm_lcell_comb \registers|u2|Mux14~2 (
// Equation(s):
// \registers|u2|Mux14~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux14~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [17])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [17]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux14~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
fiftyfivenm_lcell_comb \registers|u2|Mux14~3 (
// Equation(s):
// \registers|u2|Mux14~3_combout  = (\registers|u2|Mux14~2_combout  & ((\registers|r3|read [17]) # ((!\registers|u2|Mux26~0_combout )))) # (!\registers|u2|Mux14~2_combout  & (((\registers|r2|read [17] & \registers|u2|Mux26~0_combout ))))

	.dataa(\registers|r3|read [17]),
	.datab(\registers|r2|read [17]),
	.datac(\registers|u2|Mux14~2_combout ),
	.datad(\registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux14~3 .lut_mask = 16'hACF0;
defparam \registers|u2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
fiftyfivenm_lcell_comb \registers|u2|out[17]~17 (
// Equation(s):
// \registers|u2|out[17]~17_combout  = (\registers|u2|Mux14~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux14~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[17]~17 .lut_mask = 16'hFF33;
defparam \registers|u2|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
fiftyfivenm_lcell_comb \logic|Add0~63 (
// Equation(s):
// \logic|Add0~63_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux14~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux14~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~63 .lut_mask = 16'hC3E1;
defparam \logic|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \registers|r6|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[16] .is_wysiwyg = "true";
defparam \registers|r6|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \registers|r7|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[16] .is_wysiwyg = "true";
defparam \registers|r7|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
fiftyfivenm_lcell_comb \registers|r5|read[16]~feeder (
// Equation(s):
// \registers|r5|read[16]~feeder_combout  = \outMux|out[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r5|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[16]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r5|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \registers|r5|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[16] .is_wysiwyg = "true";
defparam \registers|r5|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \registers|r4|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[16] .is_wysiwyg = "true";
defparam \registers|r4|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
fiftyfivenm_lcell_comb \registers|u2|Mux15~0 (
// Equation(s):
// \registers|u2|Mux15~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r5|read [16]) # ((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (((!\instructions|instructionMemory|out[16]$latch~combout  & \registers|r4|read [16]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [16]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r4|read [16]),
	.cin(gnd),
	.combout(\registers|u2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux15~0 .lut_mask = 16'hADA8;
defparam \registers|u2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
fiftyfivenm_lcell_comb \registers|u2|Mux15~1 (
// Equation(s):
// \registers|u2|Mux15~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux15~0_combout  & ((\registers|r7|read [16]))) # (!\registers|u2|Mux15~0_combout  & (\registers|r6|read [16])))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux15~0_combout ))))

	.dataa(\registers|r6|read [16]),
	.datab(\registers|r7|read [16]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|u2|Mux15~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux15~1 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \registers|r1|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[16] .is_wysiwyg = "true";
defparam \registers|r1|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
fiftyfivenm_lcell_comb \registers|u2|Mux15~2 (
// Equation(s):
// \registers|u2|Mux15~2_combout  = (\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux15~1_combout ) # ((!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (((\registers|r1|read [16] & \registers|u2|Mux26~1_combout ))))

	.dataa(\registers|u2|Mux15~1_combout ),
	.datab(\registers|r1|read [16]),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux15~2 .lut_mask = 16'hACF0;
defparam \registers|u2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \registers|r2|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[16] .is_wysiwyg = "true";
defparam \registers|r2|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
fiftyfivenm_lcell_comb \registers|u2|Mux15~3 (
// Equation(s):
// \registers|u2|Mux15~3_combout  = (\registers|u2|Mux15~2_combout  & (((\registers|r3|read [16]) # (!\registers|u2|Mux26~0_combout )))) # (!\registers|u2|Mux15~2_combout  & (\registers|r2|read [16] & ((\registers|u2|Mux26~0_combout ))))

	.dataa(\registers|u2|Mux15~2_combout ),
	.datab(\registers|r2|read [16]),
	.datac(\registers|r3|read [16]),
	.datad(\registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux15~3 .lut_mask = 16'hE4AA;
defparam \registers|u2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
fiftyfivenm_lcell_comb \registers|u2|out[16]~16 (
// Equation(s):
// \registers|u2|out[16]~16_combout  = (\registers|u2|Mux15~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[16]~16 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
fiftyfivenm_lcell_comb \logic|Add0~60 (
// Equation(s):
// \logic|Add0~60_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux15~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux15~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~60 .lut_mask = 16'hA5E1;
defparam \logic|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
fiftyfivenm_lcell_comb \logic|Add0~10 (
// Equation(s):
// \logic|Add0~10_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux16~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux16~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~10 .lut_mask = 16'hAE51;
defparam \logic|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \registers|r3|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[15] .is_wysiwyg = "true";
defparam \registers|r3|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
fiftyfivenm_lcell_comb \registers|r5|read[15]~feeder (
// Equation(s):
// \registers|r5|read[15]~feeder_combout  = \outMux|out[15]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[15]~4_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[15]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \registers|r5|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[15] .is_wysiwyg = "true";
defparam \registers|r5|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \registers|r6|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[15] .is_wysiwyg = "true";
defparam \registers|r6|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \registers|r4|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[15] .is_wysiwyg = "true";
defparam \registers|r4|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
fiftyfivenm_lcell_comb \registers|u2|Mux16~0 (
// Equation(s):
// \registers|u2|Mux16~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [15])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [15]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [15]),
	.datad(\registers|r4|read [15]),
	.cin(gnd),
	.combout(\registers|u2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux16~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \registers|r7|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[15] .is_wysiwyg = "true";
defparam \registers|r7|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
fiftyfivenm_lcell_comb \registers|u2|Mux16~1 (
// Equation(s):
// \registers|u2|Mux16~1_combout  = (\registers|u2|Mux16~0_combout  & (((\registers|r7|read [15]) # (!\instructions|instructionMemory|out[15]$latch~combout )))) # (!\registers|u2|Mux16~0_combout  & (\registers|r5|read [15] & 
// (\instructions|instructionMemory|out[15]$latch~combout )))

	.dataa(\registers|r5|read [15]),
	.datab(\registers|u2|Mux16~0_combout ),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|r7|read [15]),
	.cin(gnd),
	.combout(\registers|u2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux16~1 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \registers|r1|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[15] .is_wysiwyg = "true";
defparam \registers|r1|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
fiftyfivenm_lcell_comb \registers|u2|Mux16~2 (
// Equation(s):
// \registers|u2|Mux16~2_combout  = (\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux16~1_combout ) # ((!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux26~1_combout  & \registers|r1|read [15]))))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|u2|Mux16~1_combout ),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|r1|read [15]),
	.cin(gnd),
	.combout(\registers|u2|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux16~2 .lut_mask = 16'hDA8A;
defparam \registers|u2|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
fiftyfivenm_lcell_comb \registers|u2|Mux16~3 (
// Equation(s):
// \registers|u2|Mux16~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux16~2_combout  & ((\registers|r3|read [15]))) # (!\registers|u2|Mux16~2_combout  & (\registers|r2|read [15])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux16~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [15]),
	.datac(\registers|r3|read [15]),
	.datad(\registers|u2|Mux16~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux16~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
fiftyfivenm_lcell_comb \registers|u2|out[15]~0 (
// Equation(s):
// \registers|u2|out[15]~0_combout  = (\registers|u2|Mux16~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux16~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[15]~0 .lut_mask = 16'hFF33;
defparam \registers|u2|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
fiftyfivenm_lcell_comb \logic|Add0~11 (
// Equation(s):
// \logic|Add0~11_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux17~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux17~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~11 .lut_mask = 16'hC3E1;
defparam \logic|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
fiftyfivenm_lcell_comb \logic|Add0~12 (
// Equation(s):
// \logic|Add0~12_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux18~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux18~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~12 .lut_mask = 16'hC3E1;
defparam \logic|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
fiftyfivenm_lcell_comb \logic|Add0~13 (
// Equation(s):
// \logic|Add0~13_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux19~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux19~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~13 .lut_mask = 16'h9A99;
defparam \logic|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \registers|r2|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[11] .is_wysiwyg = "true";
defparam \registers|r2|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \registers|r1|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[11] .is_wysiwyg = "true";
defparam \registers|r1|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \registers|r7|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[11] .is_wysiwyg = "true";
defparam \registers|r7|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
fiftyfivenm_lcell_comb \registers|r5|read[11]~feeder (
// Equation(s):
// \registers|r5|read[11]~feeder_combout  = \outMux|out[11]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[11]~8_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[11]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \registers|r5|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[11] .is_wysiwyg = "true";
defparam \registers|r5|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \registers|r6|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[11] .is_wysiwyg = "true";
defparam \registers|r6|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \registers|r4|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[11] .is_wysiwyg = "true";
defparam \registers|r4|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
fiftyfivenm_lcell_comb \registers|u2|Mux20~0 (
// Equation(s):
// \registers|u2|Mux20~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (\instructions|instructionMemory|out[16]$latch~combout )) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// ((\instructions|instructionMemory|out[16]$latch~combout  & (\registers|r6|read [11])) # (!\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r4|read [11])))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r6|read [11]),
	.datad(\registers|r4|read [11]),
	.cin(gnd),
	.combout(\registers|u2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux20~0 .lut_mask = 16'hD9C8;
defparam \registers|u2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
fiftyfivenm_lcell_comb \registers|u2|Mux20~1 (
// Equation(s):
// \registers|u2|Mux20~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux20~0_combout  & (\registers|r7|read [11])) # (!\registers|u2|Mux20~0_combout  & ((\registers|r5|read [11]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux20~0_combout ))))

	.dataa(\registers|r7|read [11]),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r5|read [11]),
	.datad(\registers|u2|Mux20~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux20~1 .lut_mask = 16'hBBC0;
defparam \registers|u2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
fiftyfivenm_lcell_comb \registers|u2|Mux20~2 (
// Equation(s):
// \registers|u2|Mux20~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux20~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [11])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|u2|Mux26~1_combout ),
	.datab(\registers|r1|read [11]),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux20~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux20~2 .lut_mask = 16'hF858;
defparam \registers|u2|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
fiftyfivenm_lcell_comb \registers|u2|Mux20~3 (
// Equation(s):
// \registers|u2|Mux20~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux20~2_combout  & ((\registers|r3|read [11]))) # (!\registers|u2|Mux20~2_combout  & (\registers|r2|read [11])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux20~2_combout ))))

	.dataa(\registers|r2|read [11]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [11]),
	.datad(\registers|u2|Mux20~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux20~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
fiftyfivenm_lcell_comb \registers|u2|out[11]~4 (
// Equation(s):
// \registers|u2|out[11]~4_combout  = (\registers|u2|Mux20~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u2|Mux20~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[11]~4 .lut_mask = 16'hFF33;
defparam \registers|u2|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
fiftyfivenm_lcell_comb \op2Mux|out[11]~8 (
// Equation(s):
// \op2Mux|out[11]~8_combout  = (\ALUsrc~input_o  & (\immSel[0]~input_o  & (\immSel[1]~input_o ))) # (!\ALUsrc~input_o  & (((\registers|u3|out[11]~0_combout ))))

	.dataa(\ALUsrc~input_o ),
	.datab(\immSel[0]~input_o ),
	.datac(\immSel[1]~input_o ),
	.datad(\registers|u3|out[11]~0_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[11]~8 .lut_mask = 16'hD580;
defparam \op2Mux|out[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
fiftyfivenm_lcell_comb \logic|Add0~14 (
// Equation(s):
// \logic|Add0~14_combout  = \ALUop[2]~input_o  $ (\op2Mux|out[11]~8_combout )

	.dataa(\ALUop[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\op2Mux|out[11]~8_combout ),
	.cin(gnd),
	.combout(\logic|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~14 .lut_mask = 16'h55AA;
defparam \logic|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \registers|r2|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[10] .is_wysiwyg = "true";
defparam \registers|r2|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \registers|r1|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[10] .is_wysiwyg = "true";
defparam \registers|r1|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \registers|r7|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[10] .is_wysiwyg = "true";
defparam \registers|r7|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \registers|r6|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[10] .is_wysiwyg = "true";
defparam \registers|r6|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \registers|r5|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[10] .is_wysiwyg = "true";
defparam \registers|r5|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
fiftyfivenm_lcell_comb \registers|r4|read[10]~feeder (
// Equation(s):
// \registers|r4|read[10]~feeder_combout  = \outMux|out[10]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[10]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r4|read[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[10]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r4|read[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \registers|r4|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[10] .is_wysiwyg = "true";
defparam \registers|r4|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
fiftyfivenm_lcell_comb \registers|u2|Mux21~0 (
// Equation(s):
// \registers|u2|Mux21~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// ((\instructions|instructionMemory|out[15]$latch~combout  & (\registers|r5|read [10])) # (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [10])))))

	.dataa(\registers|r5|read [10]),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|r4|read [10]),
	.cin(gnd),
	.combout(\registers|u2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux21~0 .lut_mask = 16'hE3E0;
defparam \registers|u2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
fiftyfivenm_lcell_comb \registers|u2|Mux21~1 (
// Equation(s):
// \registers|u2|Mux21~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux21~0_combout  & (\registers|r7|read [10])) # (!\registers|u2|Mux21~0_combout  & ((\registers|r6|read [10]))))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux21~0_combout ))))

	.dataa(\registers|r7|read [10]),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r6|read [10]),
	.datad(\registers|u2|Mux21~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux21~1 .lut_mask = 16'hBBC0;
defparam \registers|u2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
fiftyfivenm_lcell_comb \registers|u2|Mux21~2 (
// Equation(s):
// \registers|u2|Mux21~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux21~1_combout )) # (!\registers|u2|Mux26~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|u2|Mux26~1_combout  & (\registers|r1|read [10])))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|r1|read [10]),
	.datad(\registers|u2|Mux21~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux21~2 .lut_mask = 16'hEA62;
defparam \registers|u2|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
fiftyfivenm_lcell_comb \registers|u2|Mux21~3 (
// Equation(s):
// \registers|u2|Mux21~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux21~2_combout  & ((\registers|r3|read [10]))) # (!\registers|u2|Mux21~2_combout  & (\registers|r2|read [10])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux21~2_combout ))))

	.dataa(\registers|r2|read [10]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [10]),
	.datad(\registers|u2|Mux21~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux21~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
fiftyfivenm_lcell_comb \registers|u2|out[10]~5 (
// Equation(s):
// \registers|u2|out[10]~5_combout  = (\registers|u2|Mux21~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[10]~5 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
fiftyfivenm_lcell_comb \op2Mux|out[10]~9 (
// Equation(s):
// \op2Mux|out[10]~9_combout  = (\ALUsrc~input_o  & (\instructions|instructionMemory|out[7]$latch~combout  & (\immSel[1]~input_o ))) # (!\ALUsrc~input_o  & (((\registers|u3|out[10]~1_combout ))))

	.dataa(\instructions|instructionMemory|out[7]$latch~combout ),
	.datab(\immSel[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|out[10]~1_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[10]~9 .lut_mask = 16'h8F80;
defparam \op2Mux|out[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
fiftyfivenm_lcell_comb \logic|Add0~15 (
// Equation(s):
// \logic|Add0~15_combout  = \ALUop[2]~input_o  $ (\op2Mux|out[10]~9_combout )

	.dataa(\ALUop[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\op2Mux|out[10]~9_combout ),
	.cin(gnd),
	.combout(\logic|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~15 .lut_mask = 16'h55AA;
defparam \logic|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
fiftyfivenm_lcell_comb \logic|Add0~16 (
// Equation(s):
// \logic|Add0~16_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux22~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux22~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~16 .lut_mask = 16'hAE51;
defparam \logic|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \registers|r2|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[9] .is_wysiwyg = "true";
defparam \registers|r2|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \registers|r1|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[9] .is_wysiwyg = "true";
defparam \registers|r1|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
fiftyfivenm_lcell_comb \registers|r5|read[9]~feeder (
// Equation(s):
// \registers|r5|read[9]~feeder_combout  = \outMux|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[9]~10_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[9]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \registers|r5|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[9] .is_wysiwyg = "true";
defparam \registers|r5|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \registers|r7|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[9] .is_wysiwyg = "true";
defparam \registers|r7|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \registers|r6|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[9] .is_wysiwyg = "true";
defparam \registers|r6|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \registers|r4|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[9] .is_wysiwyg = "true";
defparam \registers|r4|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
fiftyfivenm_lcell_comb \registers|u2|Mux22~0 (
// Equation(s):
// \registers|u2|Mux22~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\instructions|instructionMemory|out[15]$latch~combout ) # ((\registers|r6|read [9])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [9]))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\instructions|instructionMemory|out[15]$latch~combout ),
	.datac(\registers|r6|read [9]),
	.datad(\registers|r4|read [9]),
	.cin(gnd),
	.combout(\registers|u2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux22~0 .lut_mask = 16'hB9A8;
defparam \registers|u2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
fiftyfivenm_lcell_comb \registers|u2|Mux22~1 (
// Equation(s):
// \registers|u2|Mux22~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux22~0_combout  & ((\registers|r7|read [9]))) # (!\registers|u2|Mux22~0_combout  & (\registers|r5|read [9])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux22~0_combout ))))

	.dataa(\registers|r5|read [9]),
	.datab(\registers|r7|read [9]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|u2|Mux22~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux22~1 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
fiftyfivenm_lcell_comb \registers|u2|Mux22~2 (
// Equation(s):
// \registers|u2|Mux22~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux22~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [9] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [9]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux22~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux22~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
fiftyfivenm_lcell_comb \registers|u2|Mux22~3 (
// Equation(s):
// \registers|u2|Mux22~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux22~2_combout  & ((\registers|r3|read [9]))) # (!\registers|u2|Mux22~2_combout  & (\registers|r2|read [9])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux22~2_combout ))))

	.dataa(\registers|r2|read [9]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [9]),
	.datad(\registers|u2|Mux22~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux22~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
fiftyfivenm_lcell_comb \registers|u2|out[9]~6 (
// Equation(s):
// \registers|u2|out[9]~6_combout  = (\registers|u2|Mux22~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux22~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[9]~6 .lut_mask = 16'hFF55;
defparam \registers|u2|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \registers|r2|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[8] .is_wysiwyg = "true";
defparam \registers|r2|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \registers|r1|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[8] .is_wysiwyg = "true";
defparam \registers|r1|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \registers|r7|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[8] .is_wysiwyg = "true";
defparam \registers|r7|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \registers|r6|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[8] .is_wysiwyg = "true";
defparam \registers|r6|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
fiftyfivenm_lcell_comb \registers|r5|read[8]~feeder (
// Equation(s):
// \registers|r5|read[8]~feeder_combout  = \outMux|out[8]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[8]~11_combout ),
	.cin(gnd),
	.combout(\registers|r5|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r5|read[8]~feeder .lut_mask = 16'hFF00;
defparam \registers|r5|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \registers|r5|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r5|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[8] .is_wysiwyg = "true";
defparam \registers|r5|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
fiftyfivenm_lcell_comb \registers|r4|read[8]~feeder (
// Equation(s):
// \registers|r4|read[8]~feeder_combout  = \outMux|out[8]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[8]~11_combout ),
	.cin(gnd),
	.combout(\registers|r4|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[8]~feeder .lut_mask = 16'hFF00;
defparam \registers|r4|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \registers|r4|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[8] .is_wysiwyg = "true";
defparam \registers|r4|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|Mux23~0 (
// Equation(s):
// \registers|u2|Mux23~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// ((\instructions|instructionMemory|out[15]$latch~combout  & (\registers|r5|read [8])) # (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [8])))))

	.dataa(\registers|r5|read [8]),
	.datab(\registers|r4|read [8]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux23~0 .lut_mask = 16'hFA0C;
defparam \registers|u2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
fiftyfivenm_lcell_comb \registers|u2|Mux23~1 (
// Equation(s):
// \registers|u2|Mux23~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux23~0_combout  & (\registers|r7|read [8])) # (!\registers|u2|Mux23~0_combout  & ((\registers|r6|read [8]))))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux23~0_combout ))))

	.dataa(\registers|r7|read [8]),
	.datab(\registers|r6|read [8]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|u2|Mux23~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux23~1 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
fiftyfivenm_lcell_comb \registers|u2|Mux23~2 (
// Equation(s):
// \registers|u2|Mux23~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux23~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [8] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [8]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux23~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux23~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
fiftyfivenm_lcell_comb \registers|u2|Mux23~3 (
// Equation(s):
// \registers|u2|Mux23~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux23~2_combout  & ((\registers|r3|read [8]))) # (!\registers|u2|Mux23~2_combout  & (\registers|r2|read [8])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux23~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [8]),
	.datac(\registers|r3|read [8]),
	.datad(\registers|u2|Mux23~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux23~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
fiftyfivenm_lcell_comb \registers|u2|out[8]~7 (
// Equation(s):
// \registers|u2|out[8]~7_combout  = (\registers|u2|Mux23~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux23~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[8]~7 .lut_mask = 16'hFF55;
defparam \registers|u2|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
fiftyfivenm_lcell_comb \logic|Add0~17 (
// Equation(s):
// \logic|Add0~17_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux23~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux23~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~17 .lut_mask = 16'hC3E1;
defparam \logic|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
fiftyfivenm_lcell_comb \logic|Add0~18 (
// Equation(s):
// \logic|Add0~18_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux24~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux24~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~18 .lut_mask = 16'h99A9;
defparam \logic|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
fiftyfivenm_lcell_comb \logic|Add0~19 (
// Equation(s):
// \logic|Add0~19_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux25~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux25~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~19 .lut_mask = 16'h99A9;
defparam \logic|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \registers|r2|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[6] .is_wysiwyg = "true";
defparam \registers|r2|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \registers|r1|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r1|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r1|read[6] .is_wysiwyg = "true";
defparam \registers|r1|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \registers|r6|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[6] .is_wysiwyg = "true";
defparam \registers|r6|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \registers|r5|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r5|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r5|read[6] .is_wysiwyg = "true";
defparam \registers|r5|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
fiftyfivenm_lcell_comb \registers|r4|read[6]~feeder (
// Equation(s):
// \registers|r4|read[6]~feeder_combout  = \outMux|out[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r4|read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r4|read[6]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r4|read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \registers|r4|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r4|read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r4|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r4|read[6] .is_wysiwyg = "true";
defparam \registers|r4|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
fiftyfivenm_lcell_comb \registers|u2|Mux25~0 (
// Equation(s):
// \registers|u2|Mux25~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// ((\instructions|instructionMemory|out[15]$latch~combout  & (\registers|r5|read [6])) # (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [6])))))

	.dataa(\registers|r5|read [6]),
	.datab(\registers|r4|read [6]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux25~0 .lut_mask = 16'hFA0C;
defparam \registers|u2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N11
dffeas \registers|r7|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\outMux|out[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r7|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r7|read[6] .is_wysiwyg = "true";
defparam \registers|r7|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
fiftyfivenm_lcell_comb \registers|u2|Mux25~1 (
// Equation(s):
// \registers|u2|Mux25~1_combout  = (\registers|u2|Mux25~0_combout  & (((\registers|r7|read [6]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux25~0_combout  & (\registers|r6|read [6] & 
// ((\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|r6|read [6]),
	.datab(\registers|u2|Mux25~0_combout ),
	.datac(\registers|r7|read [6]),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux25~1 .lut_mask = 16'hE2CC;
defparam \registers|u2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
fiftyfivenm_lcell_comb \registers|u2|Mux25~2 (
// Equation(s):
// \registers|u2|Mux25~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux25~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [6] & ((\registers|u2|Mux26~1_combout ))))

	.dataa(\registers|r1|read [6]),
	.datab(\registers|u2|Mux25~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux25~2 .lut_mask = 16'hCAF0;
defparam \registers|u2|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
fiftyfivenm_lcell_comb \registers|u2|Mux25~3 (
// Equation(s):
// \registers|u2|Mux25~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux25~2_combout  & ((\registers|r3|read [6]))) # (!\registers|u2|Mux25~2_combout  & (\registers|r2|read [6])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux25~2_combout ))))

	.dataa(\registers|r2|read [6]),
	.datab(\registers|r3|read [6]),
	.datac(\registers|u2|Mux26~0_combout ),
	.datad(\registers|u2|Mux25~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux25~3 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
fiftyfivenm_lcell_comb \registers|u2|out[6]~9 (
// Equation(s):
// \registers|u2|out[6]~9_combout  = (\registers|u2|Mux25~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[6]~9 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
fiftyfivenm_lcell_comb \logic|Add0~20 (
// Equation(s):
// \logic|Add0~20_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux26~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\ALUop[2]~input_o ),
	.datad(\registers|u3|Mux26~3_combout ),
	.cin(gnd),
	.combout(\logic|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~20 .lut_mask = 16'hC3E1;
defparam \logic|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
fiftyfivenm_lcell_comb \logic|Add0~21 (
// Equation(s):
// \logic|Add0~21_combout  = \ALUop[2]~input_o  $ (((!\ALUsrc~input_o  & ((\registers|u3|Mux27~3_combout ) # (!\regRW[1]~input_o )))))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux27~3_combout ),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~21 .lut_mask = 16'hCE31;
defparam \logic|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
fiftyfivenm_lcell_comb \logic|Add0~36 (
// Equation(s):
// \logic|Add0~36_combout  = (\logic|Add0~21_combout  & ((\registers|u2|out[4]~11_combout  & (\logic|Add0~35  & VCC)) # (!\registers|u2|out[4]~11_combout  & (!\logic|Add0~35 )))) # (!\logic|Add0~21_combout  & ((\registers|u2|out[4]~11_combout  & 
// (!\logic|Add0~35 )) # (!\registers|u2|out[4]~11_combout  & ((\logic|Add0~35 ) # (GND)))))
// \logic|Add0~37  = CARRY((\logic|Add0~21_combout  & (!\registers|u2|out[4]~11_combout  & !\logic|Add0~35 )) # (!\logic|Add0~21_combout  & ((!\logic|Add0~35 ) # (!\registers|u2|out[4]~11_combout ))))

	.dataa(\logic|Add0~21_combout ),
	.datab(\registers|u2|out[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~35 ),
	.combout(\logic|Add0~36_combout ),
	.cout(\logic|Add0~37 ));
// synopsys translate_off
defparam \logic|Add0~36 .lut_mask = 16'h9617;
defparam \logic|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
fiftyfivenm_lcell_comb \logic|Add0~38 (
// Equation(s):
// \logic|Add0~38_combout  = ((\logic|Add0~20_combout  $ (\registers|u2|out[5]~10_combout  $ (!\logic|Add0~37 )))) # (GND)
// \logic|Add0~39  = CARRY((\logic|Add0~20_combout  & ((\registers|u2|out[5]~10_combout ) # (!\logic|Add0~37 ))) # (!\logic|Add0~20_combout  & (\registers|u2|out[5]~10_combout  & !\logic|Add0~37 )))

	.dataa(\logic|Add0~20_combout ),
	.datab(\registers|u2|out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~37 ),
	.combout(\logic|Add0~38_combout ),
	.cout(\logic|Add0~39 ));
// synopsys translate_off
defparam \logic|Add0~38 .lut_mask = 16'h698E;
defparam \logic|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
fiftyfivenm_lcell_comb \logic|Add0~40 (
// Equation(s):
// \logic|Add0~40_combout  = (\logic|Add0~19_combout  & ((\registers|u2|out[6]~9_combout  & (\logic|Add0~39  & VCC)) # (!\registers|u2|out[6]~9_combout  & (!\logic|Add0~39 )))) # (!\logic|Add0~19_combout  & ((\registers|u2|out[6]~9_combout  & 
// (!\logic|Add0~39 )) # (!\registers|u2|out[6]~9_combout  & ((\logic|Add0~39 ) # (GND)))))
// \logic|Add0~41  = CARRY((\logic|Add0~19_combout  & (!\registers|u2|out[6]~9_combout  & !\logic|Add0~39 )) # (!\logic|Add0~19_combout  & ((!\logic|Add0~39 ) # (!\registers|u2|out[6]~9_combout ))))

	.dataa(\logic|Add0~19_combout ),
	.datab(\registers|u2|out[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~39 ),
	.combout(\logic|Add0~40_combout ),
	.cout(\logic|Add0~41 ));
// synopsys translate_off
defparam \logic|Add0~40 .lut_mask = 16'h9617;
defparam \logic|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
fiftyfivenm_lcell_comb \logic|Add0~42 (
// Equation(s):
// \logic|Add0~42_combout  = ((\registers|u2|out[7]~8_combout  $ (\logic|Add0~18_combout  $ (!\logic|Add0~41 )))) # (GND)
// \logic|Add0~43  = CARRY((\registers|u2|out[7]~8_combout  & ((\logic|Add0~18_combout ) # (!\logic|Add0~41 ))) # (!\registers|u2|out[7]~8_combout  & (\logic|Add0~18_combout  & !\logic|Add0~41 )))

	.dataa(\registers|u2|out[7]~8_combout ),
	.datab(\logic|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~41 ),
	.combout(\logic|Add0~42_combout ),
	.cout(\logic|Add0~43 ));
// synopsys translate_off
defparam \logic|Add0~42 .lut_mask = 16'h698E;
defparam \logic|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
fiftyfivenm_lcell_comb \logic|Add0~44 (
// Equation(s):
// \logic|Add0~44_combout  = (\registers|u2|out[8]~7_combout  & ((\logic|Add0~17_combout  & (\logic|Add0~43  & VCC)) # (!\logic|Add0~17_combout  & (!\logic|Add0~43 )))) # (!\registers|u2|out[8]~7_combout  & ((\logic|Add0~17_combout  & (!\logic|Add0~43 )) # 
// (!\logic|Add0~17_combout  & ((\logic|Add0~43 ) # (GND)))))
// \logic|Add0~45  = CARRY((\registers|u2|out[8]~7_combout  & (!\logic|Add0~17_combout  & !\logic|Add0~43 )) # (!\registers|u2|out[8]~7_combout  & ((!\logic|Add0~43 ) # (!\logic|Add0~17_combout ))))

	.dataa(\registers|u2|out[8]~7_combout ),
	.datab(\logic|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~43 ),
	.combout(\logic|Add0~44_combout ),
	.cout(\logic|Add0~45 ));
// synopsys translate_off
defparam \logic|Add0~44 .lut_mask = 16'h9617;
defparam \logic|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
fiftyfivenm_lcell_comb \logic|Add0~46 (
// Equation(s):
// \logic|Add0~46_combout  = ((\logic|Add0~16_combout  $ (\registers|u2|out[9]~6_combout  $ (!\logic|Add0~45 )))) # (GND)
// \logic|Add0~47  = CARRY((\logic|Add0~16_combout  & ((\registers|u2|out[9]~6_combout ) # (!\logic|Add0~45 ))) # (!\logic|Add0~16_combout  & (\registers|u2|out[9]~6_combout  & !\logic|Add0~45 )))

	.dataa(\logic|Add0~16_combout ),
	.datab(\registers|u2|out[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~45 ),
	.combout(\logic|Add0~46_combout ),
	.cout(\logic|Add0~47 ));
// synopsys translate_off
defparam \logic|Add0~46 .lut_mask = 16'h698E;
defparam \logic|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
fiftyfivenm_lcell_comb \logic|Add0~48 (
// Equation(s):
// \logic|Add0~48_combout  = (\registers|u2|out[10]~5_combout  & ((\logic|Add0~15_combout  & (\logic|Add0~47  & VCC)) # (!\logic|Add0~15_combout  & (!\logic|Add0~47 )))) # (!\registers|u2|out[10]~5_combout  & ((\logic|Add0~15_combout  & (!\logic|Add0~47 )) # 
// (!\logic|Add0~15_combout  & ((\logic|Add0~47 ) # (GND)))))
// \logic|Add0~49  = CARRY((\registers|u2|out[10]~5_combout  & (!\logic|Add0~15_combout  & !\logic|Add0~47 )) # (!\registers|u2|out[10]~5_combout  & ((!\logic|Add0~47 ) # (!\logic|Add0~15_combout ))))

	.dataa(\registers|u2|out[10]~5_combout ),
	.datab(\logic|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~47 ),
	.combout(\logic|Add0~48_combout ),
	.cout(\logic|Add0~49 ));
// synopsys translate_off
defparam \logic|Add0~48 .lut_mask = 16'h9617;
defparam \logic|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
fiftyfivenm_lcell_comb \logic|Add0~50 (
// Equation(s):
// \logic|Add0~50_combout  = ((\registers|u2|out[11]~4_combout  $ (\logic|Add0~14_combout  $ (!\logic|Add0~49 )))) # (GND)
// \logic|Add0~51  = CARRY((\registers|u2|out[11]~4_combout  & ((\logic|Add0~14_combout ) # (!\logic|Add0~49 ))) # (!\registers|u2|out[11]~4_combout  & (\logic|Add0~14_combout  & !\logic|Add0~49 )))

	.dataa(\registers|u2|out[11]~4_combout ),
	.datab(\logic|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~49 ),
	.combout(\logic|Add0~50_combout ),
	.cout(\logic|Add0~51 ));
// synopsys translate_off
defparam \logic|Add0~50 .lut_mask = 16'h698E;
defparam \logic|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
fiftyfivenm_lcell_comb \logic|Add0~52 (
// Equation(s):
// \logic|Add0~52_combout  = (\registers|u2|out[12]~3_combout  & ((\logic|Add0~13_combout  & (\logic|Add0~51  & VCC)) # (!\logic|Add0~13_combout  & (!\logic|Add0~51 )))) # (!\registers|u2|out[12]~3_combout  & ((\logic|Add0~13_combout  & (!\logic|Add0~51 )) # 
// (!\logic|Add0~13_combout  & ((\logic|Add0~51 ) # (GND)))))
// \logic|Add0~53  = CARRY((\registers|u2|out[12]~3_combout  & (!\logic|Add0~13_combout  & !\logic|Add0~51 )) # (!\registers|u2|out[12]~3_combout  & ((!\logic|Add0~51 ) # (!\logic|Add0~13_combout ))))

	.dataa(\registers|u2|out[12]~3_combout ),
	.datab(\logic|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~51 ),
	.combout(\logic|Add0~52_combout ),
	.cout(\logic|Add0~53 ));
// synopsys translate_off
defparam \logic|Add0~52 .lut_mask = 16'h9617;
defparam \logic|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
fiftyfivenm_lcell_comb \logic|Add0~54 (
// Equation(s):
// \logic|Add0~54_combout  = ((\logic|Add0~12_combout  $ (\registers|u2|out[13]~2_combout  $ (!\logic|Add0~53 )))) # (GND)
// \logic|Add0~55  = CARRY((\logic|Add0~12_combout  & ((\registers|u2|out[13]~2_combout ) # (!\logic|Add0~53 ))) # (!\logic|Add0~12_combout  & (\registers|u2|out[13]~2_combout  & !\logic|Add0~53 )))

	.dataa(\logic|Add0~12_combout ),
	.datab(\registers|u2|out[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~53 ),
	.combout(\logic|Add0~54_combout ),
	.cout(\logic|Add0~55 ));
// synopsys translate_off
defparam \logic|Add0~54 .lut_mask = 16'h698E;
defparam \logic|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
fiftyfivenm_lcell_comb \logic|Add0~56 (
// Equation(s):
// \logic|Add0~56_combout  = (\registers|u2|out[14]~1_combout  & ((\logic|Add0~11_combout  & (\logic|Add0~55  & VCC)) # (!\logic|Add0~11_combout  & (!\logic|Add0~55 )))) # (!\registers|u2|out[14]~1_combout  & ((\logic|Add0~11_combout  & (!\logic|Add0~55 )) # 
// (!\logic|Add0~11_combout  & ((\logic|Add0~55 ) # (GND)))))
// \logic|Add0~57  = CARRY((\registers|u2|out[14]~1_combout  & (!\logic|Add0~11_combout  & !\logic|Add0~55 )) # (!\registers|u2|out[14]~1_combout  & ((!\logic|Add0~55 ) # (!\logic|Add0~11_combout ))))

	.dataa(\registers|u2|out[14]~1_combout ),
	.datab(\logic|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~55 ),
	.combout(\logic|Add0~56_combout ),
	.cout(\logic|Add0~57 ));
// synopsys translate_off
defparam \logic|Add0~56 .lut_mask = 16'h9617;
defparam \logic|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
fiftyfivenm_lcell_comb \logic|Add0~58 (
// Equation(s):
// \logic|Add0~58_combout  = ((\logic|Add0~10_combout  $ (\registers|u2|out[15]~0_combout  $ (!\logic|Add0~57 )))) # (GND)
// \logic|Add0~59  = CARRY((\logic|Add0~10_combout  & ((\registers|u2|out[15]~0_combout ) # (!\logic|Add0~57 ))) # (!\logic|Add0~10_combout  & (\registers|u2|out[15]~0_combout  & !\logic|Add0~57 )))

	.dataa(\logic|Add0~10_combout ),
	.datab(\registers|u2|out[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~57 ),
	.combout(\logic|Add0~58_combout ),
	.cout(\logic|Add0~59 ));
// synopsys translate_off
defparam \logic|Add0~58 .lut_mask = 16'h698E;
defparam \logic|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
fiftyfivenm_lcell_comb \logic|Add0~61 (
// Equation(s):
// \logic|Add0~61_combout  = (\registers|u2|out[16]~16_combout  & ((\logic|Add0~60_combout  & (\logic|Add0~59  & VCC)) # (!\logic|Add0~60_combout  & (!\logic|Add0~59 )))) # (!\registers|u2|out[16]~16_combout  & ((\logic|Add0~60_combout  & (!\logic|Add0~59 )) 
// # (!\logic|Add0~60_combout  & ((\logic|Add0~59 ) # (GND)))))
// \logic|Add0~62  = CARRY((\registers|u2|out[16]~16_combout  & (!\logic|Add0~60_combout  & !\logic|Add0~59 )) # (!\registers|u2|out[16]~16_combout  & ((!\logic|Add0~59 ) # (!\logic|Add0~60_combout ))))

	.dataa(\registers|u2|out[16]~16_combout ),
	.datab(\logic|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~59 ),
	.combout(\logic|Add0~61_combout ),
	.cout(\logic|Add0~62 ));
// synopsys translate_off
defparam \logic|Add0~61 .lut_mask = 16'h9617;
defparam \logic|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
fiftyfivenm_lcell_comb \logic|Add0~64 (
// Equation(s):
// \logic|Add0~64_combout  = ((\registers|u2|out[17]~17_combout  $ (\logic|Add0~63_combout  $ (!\logic|Add0~62 )))) # (GND)
// \logic|Add0~65  = CARRY((\registers|u2|out[17]~17_combout  & ((\logic|Add0~63_combout ) # (!\logic|Add0~62 ))) # (!\registers|u2|out[17]~17_combout  & (\logic|Add0~63_combout  & !\logic|Add0~62 )))

	.dataa(\registers|u2|out[17]~17_combout ),
	.datab(\logic|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~62 ),
	.combout(\logic|Add0~64_combout ),
	.cout(\logic|Add0~65 ));
// synopsys translate_off
defparam \logic|Add0~64 .lut_mask = 16'h698E;
defparam \logic|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
fiftyfivenm_lcell_comb \logic|Add0~67 (
// Equation(s):
// \logic|Add0~67_combout  = (\registers|u2|out[18]~18_combout  & ((\logic|Add0~66_combout  & (\logic|Add0~65  & VCC)) # (!\logic|Add0~66_combout  & (!\logic|Add0~65 )))) # (!\registers|u2|out[18]~18_combout  & ((\logic|Add0~66_combout  & (!\logic|Add0~65 )) 
// # (!\logic|Add0~66_combout  & ((\logic|Add0~65 ) # (GND)))))
// \logic|Add0~68  = CARRY((\registers|u2|out[18]~18_combout  & (!\logic|Add0~66_combout  & !\logic|Add0~65 )) # (!\registers|u2|out[18]~18_combout  & ((!\logic|Add0~65 ) # (!\logic|Add0~66_combout ))))

	.dataa(\registers|u2|out[18]~18_combout ),
	.datab(\logic|Add0~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~65 ),
	.combout(\logic|Add0~67_combout ),
	.cout(\logic|Add0~68 ));
// synopsys translate_off
defparam \logic|Add0~67 .lut_mask = 16'h9617;
defparam \logic|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
fiftyfivenm_lcell_comb \logic|Add0~70 (
// Equation(s):
// \logic|Add0~70_combout  = ((\registers|u2|out[19]~19_combout  $ (\logic|Add0~69_combout  $ (!\logic|Add0~68 )))) # (GND)
// \logic|Add0~71  = CARRY((\registers|u2|out[19]~19_combout  & ((\logic|Add0~69_combout ) # (!\logic|Add0~68 ))) # (!\registers|u2|out[19]~19_combout  & (\logic|Add0~69_combout  & !\logic|Add0~68 )))

	.dataa(\registers|u2|out[19]~19_combout ),
	.datab(\logic|Add0~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~68 ),
	.combout(\logic|Add0~70_combout ),
	.cout(\logic|Add0~71 ));
// synopsys translate_off
defparam \logic|Add0~70 .lut_mask = 16'h698E;
defparam \logic|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
fiftyfivenm_lcell_comb \logic|Add0~73 (
// Equation(s):
// \logic|Add0~73_combout  = (\registers|u2|out[20]~20_combout  & ((\logic|Add0~72_combout  & (\logic|Add0~71  & VCC)) # (!\logic|Add0~72_combout  & (!\logic|Add0~71 )))) # (!\registers|u2|out[20]~20_combout  & ((\logic|Add0~72_combout  & (!\logic|Add0~71 )) 
// # (!\logic|Add0~72_combout  & ((\logic|Add0~71 ) # (GND)))))
// \logic|Add0~74  = CARRY((\registers|u2|out[20]~20_combout  & (!\logic|Add0~72_combout  & !\logic|Add0~71 )) # (!\registers|u2|out[20]~20_combout  & ((!\logic|Add0~71 ) # (!\logic|Add0~72_combout ))))

	.dataa(\registers|u2|out[20]~20_combout ),
	.datab(\logic|Add0~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~71 ),
	.combout(\logic|Add0~73_combout ),
	.cout(\logic|Add0~74 ));
// synopsys translate_off
defparam \logic|Add0~73 .lut_mask = 16'h9617;
defparam \logic|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
fiftyfivenm_lcell_comb \logic|Add0~76 (
// Equation(s):
// \logic|Add0~76_combout  = ((\logic|Add0~75_combout  $ (\registers|u2|out[21]~21_combout  $ (!\logic|Add0~74 )))) # (GND)
// \logic|Add0~77  = CARRY((\logic|Add0~75_combout  & ((\registers|u2|out[21]~21_combout ) # (!\logic|Add0~74 ))) # (!\logic|Add0~75_combout  & (\registers|u2|out[21]~21_combout  & !\logic|Add0~74 )))

	.dataa(\logic|Add0~75_combout ),
	.datab(\registers|u2|out[21]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~74 ),
	.combout(\logic|Add0~76_combout ),
	.cout(\logic|Add0~77 ));
// synopsys translate_off
defparam \logic|Add0~76 .lut_mask = 16'h698E;
defparam \logic|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
fiftyfivenm_lcell_comb \logic|Add0~79 (
// Equation(s):
// \logic|Add0~79_combout  = (\registers|u2|out[22]~22_combout  & ((\logic|Add0~78_combout  & (\logic|Add0~77  & VCC)) # (!\logic|Add0~78_combout  & (!\logic|Add0~77 )))) # (!\registers|u2|out[22]~22_combout  & ((\logic|Add0~78_combout  & (!\logic|Add0~77 )) 
// # (!\logic|Add0~78_combout  & ((\logic|Add0~77 ) # (GND)))))
// \logic|Add0~80  = CARRY((\registers|u2|out[22]~22_combout  & (!\logic|Add0~78_combout  & !\logic|Add0~77 )) # (!\registers|u2|out[22]~22_combout  & ((!\logic|Add0~77 ) # (!\logic|Add0~78_combout ))))

	.dataa(\registers|u2|out[22]~22_combout ),
	.datab(\logic|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~77 ),
	.combout(\logic|Add0~79_combout ),
	.cout(\logic|Add0~80 ));
// synopsys translate_off
defparam \logic|Add0~79 .lut_mask = 16'h9617;
defparam \logic|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
fiftyfivenm_lcell_comb \logic|Add0~82 (
// Equation(s):
// \logic|Add0~82_combout  = ((\logic|Add0~81_combout  $ (\registers|u2|out[23]~23_combout  $ (!\logic|Add0~80 )))) # (GND)
// \logic|Add0~83  = CARRY((\logic|Add0~81_combout  & ((\registers|u2|out[23]~23_combout ) # (!\logic|Add0~80 ))) # (!\logic|Add0~81_combout  & (\registers|u2|out[23]~23_combout  & !\logic|Add0~80 )))

	.dataa(\logic|Add0~81_combout ),
	.datab(\registers|u2|out[23]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~80 ),
	.combout(\logic|Add0~82_combout ),
	.cout(\logic|Add0~83 ));
// synopsys translate_off
defparam \logic|Add0~82 .lut_mask = 16'h698E;
defparam \logic|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
fiftyfivenm_lcell_comb \logic|Add0~85 (
// Equation(s):
// \logic|Add0~85_combout  = (\logic|Add0~84_combout  & ((\registers|u2|out[24]~24_combout  & (\logic|Add0~83  & VCC)) # (!\registers|u2|out[24]~24_combout  & (!\logic|Add0~83 )))) # (!\logic|Add0~84_combout  & ((\registers|u2|out[24]~24_combout  & 
// (!\logic|Add0~83 )) # (!\registers|u2|out[24]~24_combout  & ((\logic|Add0~83 ) # (GND)))))
// \logic|Add0~86  = CARRY((\logic|Add0~84_combout  & (!\registers|u2|out[24]~24_combout  & !\logic|Add0~83 )) # (!\logic|Add0~84_combout  & ((!\logic|Add0~83 ) # (!\registers|u2|out[24]~24_combout ))))

	.dataa(\logic|Add0~84_combout ),
	.datab(\registers|u2|out[24]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~83 ),
	.combout(\logic|Add0~85_combout ),
	.cout(\logic|Add0~86 ));
// synopsys translate_off
defparam \logic|Add0~85 .lut_mask = 16'h9617;
defparam \logic|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
fiftyfivenm_lcell_comb \logic|Add0~88 (
// Equation(s):
// \logic|Add0~88_combout  = ((\logic|Add0~87_combout  $ (\registers|u2|out[25]~25_combout  $ (!\logic|Add0~86 )))) # (GND)
// \logic|Add0~89  = CARRY((\logic|Add0~87_combout  & ((\registers|u2|out[25]~25_combout ) # (!\logic|Add0~86 ))) # (!\logic|Add0~87_combout  & (\registers|u2|out[25]~25_combout  & !\logic|Add0~86 )))

	.dataa(\logic|Add0~87_combout ),
	.datab(\registers|u2|out[25]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~86 ),
	.combout(\logic|Add0~88_combout ),
	.cout(\logic|Add0~89 ));
// synopsys translate_off
defparam \logic|Add0~88 .lut_mask = 16'h698E;
defparam \logic|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
fiftyfivenm_lcell_comb \logic|Add0~91 (
// Equation(s):
// \logic|Add0~91_combout  = (\registers|u2|out[26]~26_combout  & ((\logic|Add0~90_combout  & (\logic|Add0~89  & VCC)) # (!\logic|Add0~90_combout  & (!\logic|Add0~89 )))) # (!\registers|u2|out[26]~26_combout  & ((\logic|Add0~90_combout  & (!\logic|Add0~89 )) 
// # (!\logic|Add0~90_combout  & ((\logic|Add0~89 ) # (GND)))))
// \logic|Add0~92  = CARRY((\registers|u2|out[26]~26_combout  & (!\logic|Add0~90_combout  & !\logic|Add0~89 )) # (!\registers|u2|out[26]~26_combout  & ((!\logic|Add0~89 ) # (!\logic|Add0~90_combout ))))

	.dataa(\registers|u2|out[26]~26_combout ),
	.datab(\logic|Add0~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~89 ),
	.combout(\logic|Add0~91_combout ),
	.cout(\logic|Add0~92 ));
// synopsys translate_off
defparam \logic|Add0~91 .lut_mask = 16'h9617;
defparam \logic|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
fiftyfivenm_lcell_comb \logic|Add0~94 (
// Equation(s):
// \logic|Add0~94_combout  = ((\logic|Add0~93_combout  $ (\registers|u2|out[27]~27_combout  $ (!\logic|Add0~92 )))) # (GND)
// \logic|Add0~95  = CARRY((\logic|Add0~93_combout  & ((\registers|u2|out[27]~27_combout ) # (!\logic|Add0~92 ))) # (!\logic|Add0~93_combout  & (\registers|u2|out[27]~27_combout  & !\logic|Add0~92 )))

	.dataa(\logic|Add0~93_combout ),
	.datab(\registers|u2|out[27]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~92 ),
	.combout(\logic|Add0~94_combout ),
	.cout(\logic|Add0~95 ));
// synopsys translate_off
defparam \logic|Add0~94 .lut_mask = 16'h698E;
defparam \logic|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
fiftyfivenm_lcell_comb \logic|Add0~97 (
// Equation(s):
// \logic|Add0~97_combout  = (\logic|Add0~96_combout  & ((\registers|u2|out[28]~28_combout  & (\logic|Add0~95  & VCC)) # (!\registers|u2|out[28]~28_combout  & (!\logic|Add0~95 )))) # (!\logic|Add0~96_combout  & ((\registers|u2|out[28]~28_combout  & 
// (!\logic|Add0~95 )) # (!\registers|u2|out[28]~28_combout  & ((\logic|Add0~95 ) # (GND)))))
// \logic|Add0~98  = CARRY((\logic|Add0~96_combout  & (!\registers|u2|out[28]~28_combout  & !\logic|Add0~95 )) # (!\logic|Add0~96_combout  & ((!\logic|Add0~95 ) # (!\registers|u2|out[28]~28_combout ))))

	.dataa(\logic|Add0~96_combout ),
	.datab(\registers|u2|out[28]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~95 ),
	.combout(\logic|Add0~97_combout ),
	.cout(\logic|Add0~98 ));
// synopsys translate_off
defparam \logic|Add0~97 .lut_mask = 16'h9617;
defparam \logic|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
fiftyfivenm_lcell_comb \logic|Add0~100 (
// Equation(s):
// \logic|Add0~100_combout  = ((\registers|u2|out[29]~29_combout  $ (\logic|Add0~99_combout  $ (!\logic|Add0~98 )))) # (GND)
// \logic|Add0~101  = CARRY((\registers|u2|out[29]~29_combout  & ((\logic|Add0~99_combout ) # (!\logic|Add0~98 ))) # (!\registers|u2|out[29]~29_combout  & (\logic|Add0~99_combout  & !\logic|Add0~98 )))

	.dataa(\registers|u2|out[29]~29_combout ),
	.datab(\logic|Add0~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~98 ),
	.combout(\logic|Add0~100_combout ),
	.cout(\logic|Add0~101 ));
// synopsys translate_off
defparam \logic|Add0~100 .lut_mask = 16'h698E;
defparam \logic|Add0~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
fiftyfivenm_lcell_comb \logic|Add0~103 (
// Equation(s):
// \logic|Add0~103_combout  = (\logic|Add0~102_combout  & ((\registers|u2|out[30]~30_combout  & (\logic|Add0~101  & VCC)) # (!\registers|u2|out[30]~30_combout  & (!\logic|Add0~101 )))) # (!\logic|Add0~102_combout  & ((\registers|u2|out[30]~30_combout  & 
// (!\logic|Add0~101 )) # (!\registers|u2|out[30]~30_combout  & ((\logic|Add0~101 ) # (GND)))))
// \logic|Add0~104  = CARRY((\logic|Add0~102_combout  & (!\registers|u2|out[30]~30_combout  & !\logic|Add0~101 )) # (!\logic|Add0~102_combout  & ((!\logic|Add0~101 ) # (!\registers|u2|out[30]~30_combout ))))

	.dataa(\logic|Add0~102_combout ),
	.datab(\registers|u2|out[30]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\logic|Add0~101 ),
	.combout(\logic|Add0~103_combout ),
	.cout(\logic|Add0~104 ));
// synopsys translate_off
defparam \logic|Add0~103 .lut_mask = 16'h9617;
defparam \logic|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
fiftyfivenm_lcell_comb \logic|Add0~106 (
// Equation(s):
// \logic|Add0~106_combout  = \registers|u2|out[31]~31_combout  $ (\logic|Add0~104  $ (!\logic|Add0~105_combout ))

	.dataa(gnd),
	.datab(\registers|u2|out[31]~31_combout ),
	.datac(gnd),
	.datad(\logic|Add0~105_combout ),
	.cin(\logic|Add0~104 ),
	.combout(\logic|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Add0~106 .lut_mask = 16'h3CC3;
defparam \logic|Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
fiftyfivenm_lcell_comb \op2Mux|out[31]~43 (
// Equation(s):
// \op2Mux|out[31]~43_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux0~6_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(gnd),
	.datac(\registers|u3|Mux0~6_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[31]~43_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[31]~43 .lut_mask = 16'h5055;
defparam \op2Mux|out[31]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
fiftyfivenm_lcell_comb \logic|Mux0~0 (
// Equation(s):
// \logic|Mux0~0_combout  = (\ALUop[1]~input_o  & (((\registers|u2|out[30]~30_combout )))) # (!\ALUop[1]~input_o  & (!\op2Mux|out[31]~43_combout  & (!\registers|u2|out[31]~31_combout )))

	.dataa(\ALUop[1]~input_o ),
	.datab(\op2Mux|out[31]~43_combout ),
	.datac(\registers|u2|out[31]~31_combout ),
	.datad(\registers|u2|out[30]~30_combout ),
	.cin(gnd),
	.combout(\logic|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux0~0 .lut_mask = 16'hAB01;
defparam \logic|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
fiftyfivenm_lcell_comb \logic|Mux0~1 (
// Equation(s):
// \logic|Mux0~1_combout  = (\ALUop[0]~input_o  & (\ALUop[1]~input_o  & (\logic|Add0~106_combout ))) # (!\ALUop[0]~input_o  & (((\logic|Mux0~0_combout ))))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[0]~input_o ),
	.datac(\logic|Add0~106_combout ),
	.datad(\logic|Mux0~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux0~1 .lut_mask = 16'hB380;
defparam \logic|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
fiftyfivenm_lcell_comb \logic|out~52 (
// Equation(s):
// \logic|out~52_combout  = (!\ALUsrc~input_o  & (((\registers|u3|Mux0~6_combout  & \registers|u2|Mux0~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux0~6_combout ),
	.datad(\registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\logic|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~52 .lut_mask = 16'h3111;
defparam \logic|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
fiftyfivenm_lcell_comb \logic|Mux0~2 (
// Equation(s):
// \logic|Mux0~2_combout  = (\ALUop[1]~input_o  & ((\ALUop[0]~input_o ) # ((\logic|out~52_combout )))) # (!\ALUop[1]~input_o  & (!\ALUop[0]~input_o  & (\logic|Add0~106_combout )))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[0]~input_o ),
	.datac(\logic|Add0~106_combout ),
	.datad(\logic|out~52_combout ),
	.cin(gnd),
	.combout(\logic|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux0~2 .lut_mask = 16'hBA98;
defparam \logic|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
fiftyfivenm_lcell_comb \logic|Mux0~3 (
// Equation(s):
// \logic|Mux0~3_combout  = (\ALUop[0]~input_o  & ((\op2Mux|out[31]~43_combout  & ((\logic|Mux0~2_combout ) # (!\registers|u2|out[31]~31_combout ))) # (!\op2Mux|out[31]~43_combout  & (\registers|u2|out[31]~31_combout )))) # (!\ALUop[0]~input_o  & 
// (((\logic|Mux0~2_combout ))))

	.dataa(\ALUop[0]~input_o ),
	.datab(\op2Mux|out[31]~43_combout ),
	.datac(\registers|u2|out[31]~31_combout ),
	.datad(\logic|Mux0~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux0~3 .lut_mask = 16'hFD28;
defparam \logic|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
fiftyfivenm_lcell_comb \outMux|out[31]~37 (
// Equation(s):
// \outMux|out[31]~37_combout  = (\outMux|out[31]~36_combout  & ((\WB~input_o ) # ((\logic|Mux0~3_combout )))) # (!\outMux|out[31]~36_combout  & (!\WB~input_o  & (\logic|Mux0~1_combout )))

	.dataa(\outMux|out[31]~36_combout ),
	.datab(\WB~input_o ),
	.datac(\logic|Mux0~1_combout ),
	.datad(\logic|Mux0~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[31]~37 .lut_mask = 16'hBA98;
defparam \outMux|out[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N7
dffeas \registers|r3|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[31]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[31] .is_wysiwyg = "true";
defparam \registers|r3|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
fiftyfivenm_lcell_comb \registers|u3|Mux0~3 (
// Equation(s):
// \registers|u3|Mux0~3_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [31])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [31])))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r6|read [31]),
	.datac(\registers|r4|read [31]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~3 .lut_mask = 16'hEE50;
defparam \registers|u3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
fiftyfivenm_lcell_comb \registers|u3|Mux0~4 (
// Equation(s):
// \registers|u3|Mux0~4_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux0~3_combout  & ((\registers|r7|read [31]))) # (!\registers|u3|Mux0~3_combout  & (\registers|r5|read [31])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux0~3_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [31]),
	.datac(\registers|r7|read [31]),
	.datad(\registers|u3|Mux0~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~4 .lut_mask = 16'hF588;
defparam \registers|u3|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
fiftyfivenm_lcell_comb \registers|u3|Mux0~5 (
// Equation(s):
// \registers|u3|Mux0~5_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux0~4_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [31])))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|r1|read [31]),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|u3|Mux0~2_combout ),
	.datad(\registers|u3|Mux0~4_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~5 .lut_mask = 16'hF838;
defparam \registers|u3|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
fiftyfivenm_lcell_comb \registers|u3|Mux0~6 (
// Equation(s):
// \registers|u3|Mux0~6_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux0~5_combout  & (\registers|r3|read [31])) # (!\registers|u3|Mux0~5_combout  & ((\registers|r2|read [31]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux0~5_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [31]),
	.datac(\registers|r2|read [31]),
	.datad(\registers|u3|Mux0~5_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux0~6 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
fiftyfivenm_lcell_comb \registers|u3|out[31]~63 (
// Equation(s):
// \registers|u3|out[31]~63_combout  = (\registers|u3|Mux0~6_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[31]~63 .lut_mask = 16'hF3F3;
defparam \registers|u3|out[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
fiftyfivenm_lcell_comb \outMux|out[30]~34 (
// Equation(s):
// \outMux|out[30]~34_combout  = (\WB~input_o  & (((\memory|memory_rtl_0|auto_generated|ram_block1a30 )))) # (!\WB~input_o  & (\logic|Mux2~1_combout  & (\registers|u2|out[30]~30_combout )))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\WB~input_o ),
	.datac(\registers|u2|out[30]~30_combout ),
	.datad(\memory|memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\outMux|out[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[30]~34 .lut_mask = 16'hEC20;
defparam \outMux|out[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
fiftyfivenm_lcell_comb \outMux|out[30]~38 (
// Equation(s):
// \outMux|out[30]~38_combout  = ((!\ALUsrc~input_o  & ((\registers|u3|Mux1~3_combout ) # (!\regRW[1]~input_o )))) # (!\logic|Mux2~1_combout )

	.dataa(\logic|Mux2~1_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux1~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[30]~38 .lut_mask = 16'h5F57;
defparam \outMux|out[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
fiftyfivenm_lcell_comb \logic|out~53 (
// Equation(s):
// \logic|out~53_combout  = ((\registers|u2|Mux1~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux1~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux1~3_combout ),
	.datad(\registers|u2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\logic|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~53 .lut_mask = 16'hFF75;
defparam \logic|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
fiftyfivenm_lcell_comb \logic|Mux1~6 (
// Equation(s):
// \logic|Mux1~6_combout  = (\logic|Mux2~3_combout  & (((\logic|Mux2~2_combout )))) # (!\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout  & (\registers|u2|out[31]~31_combout )) # (!\logic|Mux2~2_combout  & ((!\logic|out~53_combout )))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\registers|u2|out[31]~31_combout ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\logic|out~53_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~6 .lut_mask = 16'hE0E5;
defparam \logic|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
fiftyfivenm_lcell_comb \logic|Mux1~0 (
// Equation(s):
// \logic|Mux1~0_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux1~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux1~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux1~3_combout ),
	.datad(\registers|u2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~0 .lut_mask = 16'hCE64;
defparam \logic|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
fiftyfivenm_lcell_comb \logic|Mux1~7 (
// Equation(s):
// \logic|Mux1~7_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux1~6_combout  & (\registers|u2|out[29]~29_combout )) # (!\logic|Mux1~6_combout  & ((\logic|Mux1~0_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux1~6_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\registers|u2|out[29]~29_combout ),
	.datac(\logic|Mux1~6_combout ),
	.datad(\logic|Mux1~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~7 .lut_mask = 16'hDAD0;
defparam \logic|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
fiftyfivenm_lcell_comb \logic|Mux1~8 (
// Equation(s):
// \logic|Mux1~8_combout  = (\logic|Mux2~1_combout  & (\logic|Mux2~0_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~103_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux1~7_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux1~7_combout ),
	.datad(\logic|Add0~103_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~8 .lut_mask = 16'hDC98;
defparam \logic|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
fiftyfivenm_lcell_comb \outMux|out[30]~35 (
// Equation(s):
// \outMux|out[30]~35_combout  = (\WB~input_o  & (\outMux|out[30]~34_combout )) # (!\WB~input_o  & ((\outMux|out[30]~34_combout  & ((\outMux|out[30]~38_combout ) # (\logic|Mux1~8_combout ))) # (!\outMux|out[30]~34_combout  & (\outMux|out[30]~38_combout  & 
// \logic|Mux1~8_combout ))))

	.dataa(\WB~input_o ),
	.datab(\outMux|out[30]~34_combout ),
	.datac(\outMux|out[30]~38_combout ),
	.datad(\logic|Mux1~8_combout ),
	.cin(gnd),
	.combout(\outMux|out[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[30]~35 .lut_mask = 16'hDCC8;
defparam \outMux|out[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
fiftyfivenm_lcell_comb \registers|r2|read[30]~feeder (
// Equation(s):
// \registers|r2|read[30]~feeder_combout  = \outMux|out[30]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[30]~35_combout ),
	.cin(gnd),
	.combout(\registers|r2|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r2|read[30]~feeder .lut_mask = 16'hFF00;
defparam \registers|r2|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N9
dffeas \registers|r2|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r2|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[30] .is_wysiwyg = "true";
defparam \registers|r2|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|Mux1~0 (
// Equation(s):
// \registers|u3|Mux1~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [30]))) # (!\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r4|read [30]))))

	.dataa(\registers|r4|read [30]),
	.datab(\registers|r5|read [30]),
	.datac(\instructions|instructionMemory|out[21]$latch~combout ),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux1~0 .lut_mask = 16'hFC0A;
defparam \registers|u3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
fiftyfivenm_lcell_comb \registers|u3|Mux1~1 (
// Equation(s):
// \registers|u3|Mux1~1_combout  = (\registers|u3|Mux1~0_combout  & ((\registers|r7|read [30]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux1~0_combout  & (((\registers|r6|read [30] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|u3|Mux1~0_combout ),
	.datab(\registers|r7|read [30]),
	.datac(\registers|r6|read [30]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux1~1 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
fiftyfivenm_lcell_comb \registers|u3|Mux1~2 (
// Equation(s):
// \registers|u3|Mux1~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux1~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [30])))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|r1|read [30]),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|u3|Mux0~2_combout ),
	.datad(\registers|u3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux1~2 .lut_mask = 16'hF838;
defparam \registers|u3|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
fiftyfivenm_lcell_comb \registers|u3|Mux1~3 (
// Equation(s):
// \registers|u3|Mux1~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux1~2_combout  & ((\registers|r3|read [30]))) # (!\registers|u3|Mux1~2_combout  & (\registers|r2|read [30])))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux1~2_combout ))))

	.dataa(\registers|r2|read [30]),
	.datab(\registers|r3|read [30]),
	.datac(\registers|u3|Mux0~0_combout ),
	.datad(\registers|u3|Mux1~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux1~3 .lut_mask = 16'hCFA0;
defparam \registers|u3|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|out[30]~62 (
// Equation(s):
// \registers|u3|out[30]~62_combout  = (\registers|u3|Mux1~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux1~3_combout ),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[30]~62 .lut_mask = 16'hAFAF;
defparam \registers|u3|out[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
fiftyfivenm_lcell_comb \logic|out~31 (
// Equation(s):
// \logic|out~31_combout  = (\registers|u2|Mux2~3_combout ) # (((!\ALUsrc~input_o  & \registers|u3|Mux2~3_combout )) # (!\regRW[1]~input_o ))

	.dataa(\registers|u2|Mux2~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\logic|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~31 .lut_mask = 16'hBFBB;
defparam \logic|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
fiftyfivenm_lcell_comb \op2Mux|out[29]~30 (
// Equation(s):
// \op2Mux|out[29]~30_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux2~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[29]~30 .lut_mask = 16'h0F05;
defparam \op2Mux|out[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
fiftyfivenm_lcell_comb \logic|Mux2~4 (
// Equation(s):
// \logic|Mux2~4_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\op2Mux|out[29]~30_combout  $ (\registers|u2|out[29]~29_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\op2Mux|out[29]~30_combout  & !\registers|u2|out[29]~29_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\op2Mux|out[29]~30_combout ),
	.datad(\registers|u2|out[29]~29_combout ),
	.cin(gnd),
	.combout(\logic|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~4 .lut_mask = 16'h8CC9;
defparam \logic|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
fiftyfivenm_lcell_comb \logic|Mux2~5 (
// Equation(s):
// \logic|Mux2~5_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~4_combout  & ((\registers|u2|out[28]~28_combout ))) # (!\logic|Mux2~4_combout  & (\registers|u2|out[30]~30_combout )))) # (!\logic|Mux2~2_combout  & (((\logic|Mux2~4_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[30]~30_combout ),
	.datac(\logic|Mux2~4_combout ),
	.datad(\registers|u2|out[28]~28_combout ),
	.cin(gnd),
	.combout(\logic|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~5 .lut_mask = 16'hF858;
defparam \logic|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
fiftyfivenm_lcell_comb \logic|out~30 (
// Equation(s):
// \logic|out~30_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux2~3_combout  & \registers|u3|Mux2~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\registers|u2|Mux2~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\logic|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~30 .lut_mask = 16'h0B03;
defparam \logic|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
fiftyfivenm_lcell_comb \logic|Mux2~6 (
// Equation(s):
// \logic|Mux2~6_combout  = (\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout ) # ((\logic|out~30_combout )))) # (!\logic|Mux2~1_combout  & (!\logic|Mux2~0_combout  & (\logic|Mux2~5_combout )))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux2~5_combout ),
	.datad(\logic|out~30_combout ),
	.cin(gnd),
	.combout(\logic|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~6 .lut_mask = 16'hBA98;
defparam \logic|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
fiftyfivenm_lcell_comb \logic|Mux2~7 (
// Equation(s):
// \logic|Mux2~7_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~6_combout  & (\logic|out~31_combout )) # (!\logic|Mux2~6_combout  & ((\logic|Add0~100_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux2~6_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~31_combout ),
	.datac(\logic|Mux2~6_combout ),
	.datad(\logic|Add0~100_combout ),
	.cin(gnd),
	.combout(\logic|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux2~7 .lut_mask = 16'hDAD0;
defparam \logic|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
fiftyfivenm_lcell_comb \outMux|out[29]~33 (
// Equation(s):
// \outMux|out[29]~33_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a29 )) # (!\WB~input_o  & ((\logic|Mux2~7_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\logic|Mux2~7_combout ),
	.cin(gnd),
	.combout(\outMux|out[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[29]~33 .lut_mask = 16'hF3C0;
defparam \outMux|out[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N19
dffeas \registers|r2|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[29] .is_wysiwyg = "true";
defparam \registers|r2|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
fiftyfivenm_lcell_comb \registers|u2|Mux2~0 (
// Equation(s):
// \registers|u2|Mux2~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|r6|read [29]) # (\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (\registers|r4|read [29] & ((!\instructions|instructionMemory|out[15]$latch~combout ))))

	.dataa(\registers|r4|read [29]),
	.datab(\registers|r6|read [29]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux2~0 .lut_mask = 16'hF0CA;
defparam \registers|u2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
fiftyfivenm_lcell_comb \registers|u2|Mux2~1 (
// Equation(s):
// \registers|u2|Mux2~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux2~0_combout  & (\registers|r7|read [29])) # (!\registers|u2|Mux2~0_combout  & ((\registers|r5|read [29]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux2~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r7|read [29]),
	.datac(\registers|u2|Mux2~0_combout ),
	.datad(\registers|r5|read [29]),
	.cin(gnd),
	.combout(\registers|u2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux2~1 .lut_mask = 16'hDAD0;
defparam \registers|u2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
fiftyfivenm_lcell_comb \registers|u2|Mux2~2 (
// Equation(s):
// \registers|u2|Mux2~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux2~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [29] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [29]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux2~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
fiftyfivenm_lcell_comb \registers|u2|Mux2~3 (
// Equation(s):
// \registers|u2|Mux2~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux2~2_combout  & ((\registers|r3|read [29]))) # (!\registers|u2|Mux2~2_combout  & (\registers|r2|read [29])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux2~2_combout ))))

	.dataa(\registers|r2|read [29]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [29]),
	.datad(\registers|u2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux2~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
fiftyfivenm_lcell_comb \registers|u2|out[29]~29 (
// Equation(s):
// \registers|u2|out[29]~29_combout  = (\registers|u2|Mux2~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[29]~29 .lut_mask = 16'hFF55;
defparam \registers|u2|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
fiftyfivenm_lcell_comb \logic|Mux3~0 (
// Equation(s):
// \logic|Mux3~0_combout  = (\logic|Mux2~2_combout  & (((\logic|Mux2~3_combout ) # (\registers|u2|out[29]~29_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|out~29_combout  & (!\logic|Mux2~3_combout )))

	.dataa(\logic|out~29_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\registers|u2|out[29]~29_combout ),
	.cin(gnd),
	.combout(\logic|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux3~0 .lut_mask = 16'hCDC1;
defparam \logic|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
fiftyfivenm_lcell_comb \logic|Mux3~1 (
// Equation(s):
// \logic|Mux3~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux3~0_combout  & (\registers|u2|out[27]~27_combout )) # (!\logic|Mux3~0_combout  & ((\logic|out~28_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux3~0_combout ))))

	.dataa(\registers|u2|out[27]~27_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|out~28_combout ),
	.datad(\logic|Mux3~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux3~1 .lut_mask = 16'hBBC0;
defparam \logic|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
fiftyfivenm_lcell_comb \logic|Mux3~2 (
// Equation(s):
// \logic|Mux3~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~97_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux3~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux3~1_combout ),
	.datad(\logic|Add0~97_combout ),
	.cin(gnd),
	.combout(\logic|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux3~2 .lut_mask = 16'hBA98;
defparam \logic|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
fiftyfivenm_lcell_comb \logic|Mux3~3 (
// Equation(s):
// \logic|Mux3~3_combout  = (\logic|Mux2~1_combout  & ((\registers|u2|out[28]~28_combout  & ((\op2Mux|out[28]~29_combout ) # (\logic|Mux3~2_combout ))) # (!\registers|u2|out[28]~28_combout  & (\op2Mux|out[28]~29_combout  & \logic|Mux3~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux3~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\registers|u2|out[28]~28_combout ),
	.datac(\op2Mux|out[28]~29_combout ),
	.datad(\logic|Mux3~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux3~3 .lut_mask = 16'hFD80;
defparam \logic|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
fiftyfivenm_lcell_comb \outMux|out[28]~32 (
// Equation(s):
// \outMux|out[28]~32_combout  = (\WB~input_o  & ((\memory|memory_rtl_0|auto_generated|ram_block1a28 ))) # (!\WB~input_o  & (\logic|Mux3~3_combout ))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\logic|Mux3~3_combout ),
	.datad(\memory|memory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\outMux|out[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[28]~32 .lut_mask = 16'hFA50;
defparam \outMux|out[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
fiftyfivenm_lcell_comb \registers|r3|read[28]~feeder (
// Equation(s):
// \registers|r3|read[28]~feeder_combout  = \outMux|out[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[28]~32_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[28]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \registers|r3|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[28] .is_wysiwyg = "true";
defparam \registers|r3|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
fiftyfivenm_lcell_comb \registers|u3|Mux3~0 (
// Equation(s):
// \registers|u3|Mux3~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [28]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [28] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|r5|read [28]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r4|read [28]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux3~0 .lut_mask = 16'hCCB8;
defparam \registers|u3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
fiftyfivenm_lcell_comb \registers|u3|Mux3~1 (
// Equation(s):
// \registers|u3|Mux3~1_combout  = (\registers|u3|Mux3~0_combout  & ((\registers|r7|read [28]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux3~0_combout  & (((\registers|r6|read [28] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|u3|Mux3~0_combout ),
	.datab(\registers|r7|read [28]),
	.datac(\registers|r6|read [28]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux3~1 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
fiftyfivenm_lcell_comb \registers|u3|Mux3~2 (
// Equation(s):
// \registers|u3|Mux3~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux3~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [28])))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|r1|read [28]),
	.datac(\registers|u3|Mux3~1_combout ),
	.datad(\registers|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux3~2 .lut_mask = 16'hF588;
defparam \registers|u3|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
fiftyfivenm_lcell_comb \registers|u3|Mux3~3 (
// Equation(s):
// \registers|u3|Mux3~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux3~2_combout  & (\registers|r3|read [28])) # (!\registers|u3|Mux3~2_combout  & ((\registers|r2|read [28]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux3~2_combout ))))

	.dataa(\registers|r3|read [28]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [28]),
	.datad(\registers|u3|Mux3~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux3~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
fiftyfivenm_lcell_comb \registers|u3|out[28]~60 (
// Equation(s):
// \registers|u3|out[28]~60_combout  = (\registers|u3|Mux3~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux3~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[28]~60 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
fiftyfivenm_lcell_comb \logic|out~27 (
// Equation(s):
// \logic|out~27_combout  = ((\registers|u2|Mux4~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux4~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux4~3_combout ),
	.datad(\registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\logic|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~27 .lut_mask = 16'hF7F5;
defparam \logic|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
fiftyfivenm_lcell_comb \logic|out~26 (
// Equation(s):
// \logic|out~26_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux4~3_combout  & \registers|u3|Mux4~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux4~3_combout ),
	.datad(\registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\logic|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~26 .lut_mask = 16'h3111;
defparam \logic|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
fiftyfivenm_lcell_comb \op2Mux|out[27]~28 (
// Equation(s):
// \op2Mux|out[27]~28_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux4~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[27]~28 .lut_mask = 16'h3303;
defparam \op2Mux|out[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
fiftyfivenm_lcell_comb \logic|Mux4~0 (
// Equation(s):
// \logic|Mux4~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\registers|u2|out[27]~27_combout  $ (\op2Mux|out[27]~28_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\registers|u2|out[27]~27_combout  & 
// !\op2Mux|out[27]~28_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[27]~27_combout ),
	.datad(\op2Mux|out[27]~28_combout ),
	.cin(gnd),
	.combout(\logic|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux4~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
fiftyfivenm_lcell_comb \logic|Mux4~1 (
// Equation(s):
// \logic|Mux4~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux4~0_combout  & (\registers|u2|out[26]~26_combout )) # (!\logic|Mux4~0_combout  & ((\registers|u2|out[28]~28_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux4~0_combout ))))

	.dataa(\registers|u2|out[26]~26_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\logic|Mux4~0_combout ),
	.datad(\registers|u2|out[28]~28_combout ),
	.cin(gnd),
	.combout(\logic|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux4~1 .lut_mask = 16'hBCB0;
defparam \logic|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
fiftyfivenm_lcell_comb \logic|Mux4~2 (
// Equation(s):
// \logic|Mux4~2_combout  = (\logic|Mux2~0_combout  & (((\logic|Mux2~1_combout )))) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & (\logic|out~26_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux4~1_combout )))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~26_combout ),
	.datac(\logic|Mux2~1_combout ),
	.datad(\logic|Mux4~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux4~2 .lut_mask = 16'hE5E0;
defparam \logic|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
fiftyfivenm_lcell_comb \logic|Mux4~3 (
// Equation(s):
// \logic|Mux4~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux4~2_combout  & (\logic|out~27_combout )) # (!\logic|Mux4~2_combout  & ((\logic|Add0~94_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux4~2_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~27_combout ),
	.datac(\logic|Mux4~2_combout ),
	.datad(\logic|Add0~94_combout ),
	.cin(gnd),
	.combout(\logic|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux4~3 .lut_mask = 16'hDAD0;
defparam \logic|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
fiftyfivenm_lcell_comb \outMux|out[27]~31 (
// Equation(s):
// \outMux|out[27]~31_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a27 )) # (!\WB~input_o  & ((\logic|Mux4~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(\WB~input_o ),
	.datad(\logic|Mux4~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[27]~31 .lut_mask = 16'hAFA0;
defparam \outMux|out[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
fiftyfivenm_lcell_comb \registers|r2|read[27]~feeder (
// Equation(s):
// \registers|r2|read[27]~feeder_combout  = \outMux|out[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[27]~31_combout ),
	.cin(gnd),
	.combout(\registers|r2|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r2|read[27]~feeder .lut_mask = 16'hFF00;
defparam \registers|r2|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \registers|r2|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r2|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[27] .is_wysiwyg = "true";
defparam \registers|r2|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
fiftyfivenm_lcell_comb \registers|u3|Mux4~0 (
// Equation(s):
// \registers|u3|Mux4~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\instructions|instructionMemory|out[20]$latch~combout ) # ((\registers|r6|read [27])))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r4|read [27])))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r4|read [27]),
	.datad(\registers|r6|read [27]),
	.cin(gnd),
	.combout(\registers|u3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux4~0 .lut_mask = 16'hBA98;
defparam \registers|u3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
fiftyfivenm_lcell_comb \registers|u3|Mux4~1 (
// Equation(s):
// \registers|u3|Mux4~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux4~0_combout  & ((\registers|r7|read [27]))) # (!\registers|u3|Mux4~0_combout  & (\registers|r5|read [27])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux4~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [27]),
	.datac(\registers|u3|Mux4~0_combout ),
	.datad(\registers|r7|read [27]),
	.cin(gnd),
	.combout(\registers|u3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux4~1 .lut_mask = 16'hF858;
defparam \registers|u3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|Mux4~2 (
// Equation(s):
// \registers|u3|Mux4~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & (\registers|u3|Mux4~1_combout )) # (!\registers|u3|Mux0~2_combout  & ((\registers|r1|read [27]))))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|u3|Mux4~1_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [27]),
	.datad(\registers|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux4~2 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
fiftyfivenm_lcell_comb \registers|u3|Mux4~3 (
// Equation(s):
// \registers|u3|Mux4~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux4~2_combout  & ((\registers|r3|read [27]))) # (!\registers|u3|Mux4~2_combout  & (\registers|r2|read [27])))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux4~2_combout ))))

	.dataa(\registers|r2|read [27]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|u3|Mux4~2_combout ),
	.datad(\registers|r3|read [27]),
	.cin(gnd),
	.combout(\registers|u3|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux4~3 .lut_mask = 16'hF838;
defparam \registers|u3|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
fiftyfivenm_lcell_comb \registers|u3|out[27]~59 (
// Equation(s):
// \registers|u3|out[27]~59_combout  = (\registers|u3|Mux4~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[27]~59 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
fiftyfivenm_lcell_comb \op2Mux|out[26]~27 (
// Equation(s):
// \op2Mux|out[26]~27_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux5~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux5~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[26]~27 .lut_mask = 16'h0F05;
defparam \op2Mux|out[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
fiftyfivenm_lcell_comb \logic|out~24 (
// Equation(s):
// \logic|out~24_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux5~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux5~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux5~3_combout ),
	.datad(\registers|u2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\logic|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~24 .lut_mask = 16'hCE64;
defparam \logic|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
fiftyfivenm_lcell_comb \logic|out~25 (
// Equation(s):
// \logic|out~25_combout  = ((\registers|u2|Mux5~3_combout ) # ((\registers|u3|Mux5~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux5~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\logic|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~25 .lut_mask = 16'hFF2F;
defparam \logic|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
fiftyfivenm_lcell_comb \logic|Mux5~0 (
// Equation(s):
// \logic|Mux5~0_combout  = (\logic|Mux2~3_combout  & (\logic|Mux2~2_combout )) # (!\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout  & (\registers|u2|out[27]~27_combout )) # (!\logic|Mux2~2_combout  & ((!\logic|out~25_combout )))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[27]~27_combout ),
	.datad(\logic|out~25_combout ),
	.cin(gnd),
	.combout(\logic|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux5~0 .lut_mask = 16'hC8D9;
defparam \logic|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
fiftyfivenm_lcell_comb \logic|Mux5~1 (
// Equation(s):
// \logic|Mux5~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux5~0_combout  & ((\registers|u2|out[25]~25_combout ))) # (!\logic|Mux5~0_combout  & (\logic|out~24_combout )))) # (!\logic|Mux2~3_combout  & (((\logic|Mux5~0_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|out~24_combout ),
	.datac(\logic|Mux5~0_combout ),
	.datad(\registers|u2|out[25]~25_combout ),
	.cin(gnd),
	.combout(\logic|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux5~1 .lut_mask = 16'hF858;
defparam \logic|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
fiftyfivenm_lcell_comb \logic|Mux5~2 (
// Equation(s):
// \logic|Mux5~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~91_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux5~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux5~1_combout ),
	.datad(\logic|Add0~91_combout ),
	.cin(gnd),
	.combout(\logic|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux5~2 .lut_mask = 16'hBA98;
defparam \logic|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
fiftyfivenm_lcell_comb \logic|Mux5~3 (
// Equation(s):
// \logic|Mux5~3_combout  = (\registers|u2|out[26]~26_combout  & ((\logic|Mux5~2_combout ) # ((\op2Mux|out[26]~27_combout  & \logic|Mux2~1_combout )))) # (!\registers|u2|out[26]~26_combout  & (\logic|Mux5~2_combout  & ((\op2Mux|out[26]~27_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\registers|u2|out[26]~26_combout ),
	.datab(\op2Mux|out[26]~27_combout ),
	.datac(\logic|Mux2~1_combout ),
	.datad(\logic|Mux5~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux5~3 .lut_mask = 16'hEF80;
defparam \logic|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
fiftyfivenm_lcell_comb \outMux|out[26]~30 (
// Equation(s):
// \outMux|out[26]~30_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a26 )) # (!\WB~input_o  & ((\logic|Mux5~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\logic|Mux5~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[26]~30 .lut_mask = 16'hF5A0;
defparam \outMux|out[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \registers|r3|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[26] .is_wysiwyg = "true";
defparam \registers|r3|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
fiftyfivenm_lcell_comb \registers|u3|Mux5~0 (
// Equation(s):
// \registers|u3|Mux5~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [26]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [26] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [26]),
	.datac(\registers|r4|read [26]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux5~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
fiftyfivenm_lcell_comb \registers|u3|Mux5~1 (
// Equation(s):
// \registers|u3|Mux5~1_combout  = (\registers|u3|Mux5~0_combout  & ((\registers|r7|read [26]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux5~0_combout  & (((\registers|r6|read [26] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|r7|read [26]),
	.datab(\registers|u3|Mux5~0_combout ),
	.datac(\registers|r6|read [26]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux5~1 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
fiftyfivenm_lcell_comb \registers|u3|Mux5~2 (
// Equation(s):
// \registers|u3|Mux5~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & (\registers|u3|Mux5~1_combout )) # (!\registers|u3|Mux0~2_combout  & ((\registers|r1|read [26]))))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|u3|Mux5~1_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [26]),
	.datad(\registers|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux5~2 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
fiftyfivenm_lcell_comb \registers|u3|Mux5~3 (
// Equation(s):
// \registers|u3|Mux5~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux5~2_combout  & (\registers|r3|read [26])) # (!\registers|u3|Mux5~2_combout  & ((\registers|r2|read [26]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux5~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [26]),
	.datac(\registers|r2|read [26]),
	.datad(\registers|u3|Mux5~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux5~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|out[26]~58 (
// Equation(s):
// \registers|u3|out[26]~58_combout  = (\registers|u3|Mux5~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux5~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[26]~58 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
fiftyfivenm_lcell_comb \logic|out~23 (
// Equation(s):
// \logic|out~23_combout  = ((\registers|u2|Mux6~3_combout ) # ((\registers|u3|Mux6~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u3|Mux6~3_combout ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux6~3_combout ),
	.cin(gnd),
	.combout(\logic|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~23 .lut_mask = 16'hFF5D;
defparam \logic|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
fiftyfivenm_lcell_comb \logic|out~22 (
// Equation(s):
// \logic|out~22_combout  = (!\ALUsrc~input_o  & (((\registers|u3|Mux6~3_combout  & \registers|u2|Mux6~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u3|Mux6~3_combout ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux6~3_combout ),
	.cin(gnd),
	.combout(\logic|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~22 .lut_mask = 16'h0D05;
defparam \logic|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
fiftyfivenm_lcell_comb \op2Mux|out[25]~26 (
// Equation(s):
// \op2Mux|out[25]~26_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux6~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux6~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[25]~26 .lut_mask = 16'h0F05;
defparam \op2Mux|out[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
fiftyfivenm_lcell_comb \logic|Mux6~0 (
// Equation(s):
// \logic|Mux6~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\op2Mux|out[25]~26_combout  $ (\registers|u2|out[25]~25_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\op2Mux|out[25]~26_combout  & 
// !\registers|u2|out[25]~25_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\op2Mux|out[25]~26_combout ),
	.datad(\registers|u2|out[25]~25_combout ),
	.cin(gnd),
	.combout(\logic|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux6~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
fiftyfivenm_lcell_comb \logic|Mux6~1 (
// Equation(s):
// \logic|Mux6~1_combout  = (\logic|Mux6~0_combout  & (((\registers|u2|out[24]~24_combout )) # (!\logic|Mux2~2_combout ))) # (!\logic|Mux6~0_combout  & (\logic|Mux2~2_combout  & ((\registers|u2|out[26]~26_combout ))))

	.dataa(\logic|Mux6~0_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[24]~24_combout ),
	.datad(\registers|u2|out[26]~26_combout ),
	.cin(gnd),
	.combout(\logic|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux6~1 .lut_mask = 16'hE6A2;
defparam \logic|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
fiftyfivenm_lcell_comb \logic|Mux6~2 (
// Equation(s):
// \logic|Mux6~2_combout  = (\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout ) # ((\logic|out~22_combout )))) # (!\logic|Mux2~1_combout  & (!\logic|Mux2~0_combout  & ((\logic|Mux6~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|out~22_combout ),
	.datad(\logic|Mux6~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux6~2 .lut_mask = 16'hB9A8;
defparam \logic|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
fiftyfivenm_lcell_comb \logic|Mux6~3 (
// Equation(s):
// \logic|Mux6~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux6~2_combout  & (\logic|out~23_combout )) # (!\logic|Mux6~2_combout  & ((\logic|Add0~88_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux6~2_combout ))))

	.dataa(\logic|out~23_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux6~2_combout ),
	.datad(\logic|Add0~88_combout ),
	.cin(gnd),
	.combout(\logic|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux6~3 .lut_mask = 16'hBCB0;
defparam \logic|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
fiftyfivenm_lcell_comb \outMux|out[25]~29 (
// Equation(s):
// \outMux|out[25]~29_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a25 )) # (!\WB~input_o  & ((\logic|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\logic|Mux6~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[25]~29 .lut_mask = 16'hF3C0;
defparam \outMux|out[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \registers|r3|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[25] .is_wysiwyg = "true";
defparam \registers|r3|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
fiftyfivenm_lcell_comb \registers|u3|Mux6~0 (
// Equation(s):
// \registers|u3|Mux6~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [25]) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (((\registers|r4|read [25] & !\instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r6|read [25]),
	.datac(\registers|r4|read [25]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux6~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
fiftyfivenm_lcell_comb \registers|u3|Mux6~1 (
// Equation(s):
// \registers|u3|Mux6~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux6~0_combout  & (\registers|r7|read [25])) # (!\registers|u3|Mux6~0_combout  & ((\registers|r5|read [25]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux6~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r7|read [25]),
	.datac(\registers|r5|read [25]),
	.datad(\registers|u3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux6~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|Mux6~2 (
// Equation(s):
// \registers|u3|Mux6~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & (\registers|u3|Mux6~1_combout )) # (!\registers|u3|Mux0~2_combout  & ((\registers|r1|read [25]))))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|u3|Mux6~1_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [25]),
	.datad(\registers|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux6~2 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
fiftyfivenm_lcell_comb \registers|u3|Mux6~3 (
// Equation(s):
// \registers|u3|Mux6~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux6~2_combout  & (\registers|r3|read [25])) # (!\registers|u3|Mux6~2_combout  & ((\registers|r2|read [25]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux6~2_combout ))))

	.dataa(\registers|r3|read [25]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [25]),
	.datad(\registers|u3|Mux6~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux6~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
fiftyfivenm_lcell_comb \registers|u3|out[25]~57 (
// Equation(s):
// \registers|u3|out[25]~57_combout  = (\registers|u3|Mux6~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registers|u3|Mux6~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\registers|u3|out[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[25]~57 .lut_mask = 16'hF0FF;
defparam \registers|u3|out[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
fiftyfivenm_lcell_comb \op2Mux|out[24]~25 (
// Equation(s):
// \op2Mux|out[24]~25_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux7~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux7~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\op2Mux|out[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[24]~25 .lut_mask = 16'h5151;
defparam \op2Mux|out[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
fiftyfivenm_lcell_comb \logic|out~21 (
// Equation(s):
// \logic|out~21_combout  = ((\registers|u2|Mux7~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux7~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux7~3_combout ),
	.datad(\registers|u2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\logic|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~21 .lut_mask = 16'hFF73;
defparam \logic|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
fiftyfivenm_lcell_comb \logic|Mux7~0 (
// Equation(s):
// \logic|Mux7~0_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout ) # ((\registers|u2|out[25]~25_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|Mux2~3_combout  & ((!\logic|out~21_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[25]~25_combout ),
	.datad(\logic|out~21_combout ),
	.cin(gnd),
	.combout(\logic|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux7~0 .lut_mask = 16'hA8B9;
defparam \logic|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
fiftyfivenm_lcell_comb \logic|out~20 (
// Equation(s):
// \logic|out~20_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux7~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux7~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux7~3_combout ),
	.datad(\registers|u2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\logic|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~20 .lut_mask = 16'hAE62;
defparam \logic|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
fiftyfivenm_lcell_comb \logic|Mux7~1 (
// Equation(s):
// \logic|Mux7~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux7~0_combout  & (\registers|u2|out[23]~23_combout )) # (!\logic|Mux7~0_combout  & ((\logic|out~20_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux7~0_combout ))))

	.dataa(\registers|u2|out[23]~23_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|Mux7~0_combout ),
	.datad(\logic|out~20_combout ),
	.cin(gnd),
	.combout(\logic|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux7~1 .lut_mask = 16'hBCB0;
defparam \logic|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
fiftyfivenm_lcell_comb \logic|Mux7~2 (
// Equation(s):
// \logic|Mux7~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~85_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux7~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux7~1_combout ),
	.datad(\logic|Add0~85_combout ),
	.cin(gnd),
	.combout(\logic|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux7~2 .lut_mask = 16'hBA98;
defparam \logic|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
fiftyfivenm_lcell_comb \logic|Mux7~3 (
// Equation(s):
// \logic|Mux7~3_combout  = (\registers|u2|out[24]~24_combout  & ((\logic|Mux7~2_combout ) # ((\logic|Mux2~1_combout  & \op2Mux|out[24]~25_combout )))) # (!\registers|u2|out[24]~24_combout  & (\logic|Mux7~2_combout  & ((\op2Mux|out[24]~25_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\registers|u2|out[24]~24_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\op2Mux|out[24]~25_combout ),
	.datad(\logic|Mux7~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux7~3 .lut_mask = 16'hFB80;
defparam \logic|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
fiftyfivenm_lcell_comb \outMux|out[24]~28 (
// Equation(s):
// \outMux|out[24]~28_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a24 )) # (!\WB~input_o  & ((\logic|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\WB~input_o ),
	.datad(\logic|Mux7~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[24]~28 .lut_mask = 16'hCFC0;
defparam \outMux|out[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \registers|r3|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[24] .is_wysiwyg = "true";
defparam \registers|r3|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
fiftyfivenm_lcell_comb \registers|u3|Mux7~0 (
// Equation(s):
// \registers|u3|Mux7~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [24]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [24] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [24]),
	.datac(\registers|r4|read [24]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux7~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
fiftyfivenm_lcell_comb \registers|u3|Mux7~1 (
// Equation(s):
// \registers|u3|Mux7~1_combout  = (\registers|u3|Mux7~0_combout  & ((\registers|r7|read [24]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux7~0_combout  & (((\registers|r6|read [24] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|u3|Mux7~0_combout ),
	.datab(\registers|r7|read [24]),
	.datac(\registers|r6|read [24]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux7~1 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
fiftyfivenm_lcell_comb \registers|u3|Mux7~2 (
// Equation(s):
// \registers|u3|Mux7~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux7~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [24])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [24]),
	.datad(\registers|u3|Mux7~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux7~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
fiftyfivenm_lcell_comb \registers|u3|Mux7~3 (
// Equation(s):
// \registers|u3|Mux7~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux7~2_combout  & (\registers|r3|read [24])) # (!\registers|u3|Mux7~2_combout  & ((\registers|r2|read [24]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux7~2_combout ))))

	.dataa(\registers|r3|read [24]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [24]),
	.datad(\registers|u3|Mux7~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux7~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
fiftyfivenm_lcell_comb \registers|u3|out[24]~56 (
// Equation(s):
// \registers|u3|out[24]~56_combout  = (\registers|u3|Mux7~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux7~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[24]~56 .lut_mask = 16'hFF55;
defparam \registers|u3|out[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
fiftyfivenm_lcell_comb \logic|out~18 (
// Equation(s):
// \logic|out~18_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux8~3_combout  & \registers|u3|Mux8~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux8~3_combout ),
	.datad(\registers|u3|Mux8~3_combout ),
	.cin(gnd),
	.combout(\logic|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~18 .lut_mask = 16'h5111;
defparam \logic|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
fiftyfivenm_lcell_comb \op2Mux|out[23]~24 (
// Equation(s):
// \op2Mux|out[23]~24_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux8~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux8~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[23]~24 .lut_mask = 16'h3033;
defparam \op2Mux|out[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
fiftyfivenm_lcell_comb \logic|Mux8~0 (
// Equation(s):
// \logic|Mux8~0_combout  = (\op2Mux|out[23]~24_combout  & (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (!\registers|u2|out[23]~23_combout )))) # (!\op2Mux|out[23]~24_combout  & (\logic|Mux2~3_combout  $ (((!\logic|Mux2~2_combout  & 
// !\registers|u2|out[23]~23_combout )))))

	.dataa(\op2Mux|out[23]~24_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[23]~23_combout ),
	.datad(\logic|Mux2~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux8~0 .lut_mask = 16'hDE01;
defparam \logic|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
fiftyfivenm_lcell_comb \logic|Mux8~1 (
// Equation(s):
// \logic|Mux8~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux8~0_combout  & (\registers|u2|out[22]~22_combout )) # (!\logic|Mux8~0_combout  & ((\registers|u2|out[24]~24_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux8~0_combout ))))

	.dataa(\registers|u2|out[22]~22_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\logic|Mux8~0_combout ),
	.datad(\registers|u2|out[24]~24_combout ),
	.cin(gnd),
	.combout(\logic|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux8~1 .lut_mask = 16'hBCB0;
defparam \logic|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
fiftyfivenm_lcell_comb \logic|Mux8~2 (
// Equation(s):
// \logic|Mux8~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & (\logic|out~18_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux8~1_combout )))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|out~18_combout ),
	.datad(\logic|Mux8~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux8~2 .lut_mask = 16'hD9C8;
defparam \logic|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
fiftyfivenm_lcell_comb \logic|out~19 (
// Equation(s):
// \logic|out~19_combout  = ((\registers|u2|Mux8~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux8~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux8~3_combout ),
	.datad(\registers|u3|Mux8~3_combout ),
	.cin(gnd),
	.combout(\logic|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~19 .lut_mask = 16'hF7F3;
defparam \logic|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
fiftyfivenm_lcell_comb \logic|Mux8~3 (
// Equation(s):
// \logic|Mux8~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux8~2_combout  & (\logic|out~19_combout )) # (!\logic|Mux8~2_combout  & ((\logic|Add0~82_combout ))))) # (!\logic|Mux2~0_combout  & (\logic|Mux8~2_combout ))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux8~2_combout ),
	.datac(\logic|out~19_combout ),
	.datad(\logic|Add0~82_combout ),
	.cin(gnd),
	.combout(\logic|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux8~3 .lut_mask = 16'hE6C4;
defparam \logic|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
fiftyfivenm_lcell_comb \outMux|out[23]~27 (
// Equation(s):
// \outMux|out[23]~27_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a23 )) # (!\WB~input_o  & ((\logic|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\WB~input_o ),
	.datad(\logic|Mux8~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[23]~27 .lut_mask = 16'hCFC0;
defparam \outMux|out[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \registers|r3|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[23] .is_wysiwyg = "true";
defparam \registers|r3|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|Mux8~0 (
// Equation(s):
// \registers|u3|Mux8~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [23]) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (((\registers|r4|read [23] & !\instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r6|read [23]),
	.datac(\registers|r4|read [23]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux8~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
fiftyfivenm_lcell_comb \registers|u3|Mux8~1 (
// Equation(s):
// \registers|u3|Mux8~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux8~0_combout  & (\registers|r7|read [23])) # (!\registers|u3|Mux8~0_combout  & ((\registers|r5|read [23]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux8~0_combout ))))

	.dataa(\registers|r7|read [23]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r5|read [23]),
	.datad(\registers|u3|Mux8~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux8~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
fiftyfivenm_lcell_comb \registers|u3|Mux8~2 (
// Equation(s):
// \registers|u3|Mux8~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux8~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [23])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [23]),
	.datad(\registers|u3|Mux8~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux8~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
fiftyfivenm_lcell_comb \registers|u3|Mux8~3 (
// Equation(s):
// \registers|u3|Mux8~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux8~2_combout  & (\registers|r3|read [23])) # (!\registers|u3|Mux8~2_combout  & ((\registers|r2|read [23]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux8~2_combout ))))

	.dataa(\registers|r3|read [23]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [23]),
	.datad(\registers|u3|Mux8~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux8~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
fiftyfivenm_lcell_comb \registers|u3|out[23]~55 (
// Equation(s):
// \registers|u3|out[23]~55_combout  = (\registers|u3|Mux8~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[23]~55 .lut_mask = 16'hF3F3;
defparam \registers|u3|out[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
fiftyfivenm_lcell_comb \op2Mux|out[22]~23 (
// Equation(s):
// \op2Mux|out[22]~23_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux9~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux9~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[22]~23 .lut_mask = 16'h5511;
defparam \op2Mux|out[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
fiftyfivenm_lcell_comb \logic|out~16 (
// Equation(s):
// \logic|out~16_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux9~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux9~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux9~3_combout ),
	.datad(\registers|u2|Mux9~3_combout ),
	.cin(gnd),
	.combout(\logic|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~16 .lut_mask = 16'hCE64;
defparam \logic|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
fiftyfivenm_lcell_comb \logic|out~17 (
// Equation(s):
// \logic|out~17_combout  = (\registers|u2|Mux9~3_combout ) # (((\registers|u3|Mux9~3_combout  & !\ALUsrc~input_o )) # (!\regRW[1]~input_o ))

	.dataa(\registers|u2|Mux9~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux9~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~17 .lut_mask = 16'hBBFB;
defparam \logic|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
fiftyfivenm_lcell_comb \logic|Mux9~0 (
// Equation(s):
// \logic|Mux9~0_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout ) # ((\registers|u2|out[23]~23_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|Mux2~3_combout  & ((!\logic|out~17_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[23]~23_combout ),
	.datad(\logic|out~17_combout ),
	.cin(gnd),
	.combout(\logic|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux9~0 .lut_mask = 16'hA8B9;
defparam \logic|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
fiftyfivenm_lcell_comb \logic|Mux9~1 (
// Equation(s):
// \logic|Mux9~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux9~0_combout  & (\registers|u2|out[21]~21_combout )) # (!\logic|Mux9~0_combout  & ((\logic|out~16_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux9~0_combout ))))

	.dataa(\registers|u2|out[21]~21_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|out~16_combout ),
	.datad(\logic|Mux9~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux9~1 .lut_mask = 16'hBBC0;
defparam \logic|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
fiftyfivenm_lcell_comb \logic|Mux9~2 (
// Equation(s):
// \logic|Mux9~2_combout  = (\logic|Mux2~1_combout  & (\logic|Mux2~0_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~79_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux9~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux9~1_combout ),
	.datad(\logic|Add0~79_combout ),
	.cin(gnd),
	.combout(\logic|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux9~2 .lut_mask = 16'hDC98;
defparam \logic|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
fiftyfivenm_lcell_comb \logic|Mux9~3 (
// Equation(s):
// \logic|Mux9~3_combout  = (\logic|Mux2~1_combout  & ((\registers|u2|out[22]~22_combout  & ((\op2Mux|out[22]~23_combout ) # (\logic|Mux9~2_combout ))) # (!\registers|u2|out[22]~22_combout  & (\op2Mux|out[22]~23_combout  & \logic|Mux9~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux9~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\registers|u2|out[22]~22_combout ),
	.datac(\op2Mux|out[22]~23_combout ),
	.datad(\logic|Mux9~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux9~3 .lut_mask = 16'hFD80;
defparam \logic|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
fiftyfivenm_lcell_comb \outMux|out[22]~26 (
// Equation(s):
// \outMux|out[22]~26_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a22 )) # (!\WB~input_o  & ((\logic|Mux9~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\logic|Mux9~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[22]~26 .lut_mask = 16'hF5A0;
defparam \outMux|out[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \registers|r3|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[22] .is_wysiwyg = "true";
defparam \registers|r3|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
fiftyfivenm_lcell_comb \registers|u3|Mux9~0 (
// Equation(s):
// \registers|u3|Mux9~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r5|read [22])) # (!\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r4|read [22])))))

	.dataa(\registers|r5|read [22]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r4|read [22]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux9~0 .lut_mask = 16'hEE30;
defparam \registers|u3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
fiftyfivenm_lcell_comb \registers|u3|Mux9~1 (
// Equation(s):
// \registers|u3|Mux9~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux9~0_combout  & (\registers|r7|read [22])) # (!\registers|u3|Mux9~0_combout  & ((\registers|r6|read [22]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux9~0_combout ))))

	.dataa(\registers|r7|read [22]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r6|read [22]),
	.datad(\registers|u3|Mux9~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux9~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
fiftyfivenm_lcell_comb \registers|u3|Mux9~2 (
// Equation(s):
// \registers|u3|Mux9~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux9~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [22])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [22]),
	.datad(\registers|u3|Mux9~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux9~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|Mux9~3 (
// Equation(s):
// \registers|u3|Mux9~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux9~2_combout  & (\registers|r3|read [22])) # (!\registers|u3|Mux9~2_combout  & ((\registers|r2|read [22]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux9~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [22]),
	.datac(\registers|r2|read [22]),
	.datad(\registers|u3|Mux9~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux9~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
fiftyfivenm_lcell_comb \registers|u3|out[22]~54 (
// Equation(s):
// \registers|u3|out[22]~54_combout  = (\registers|u3|Mux9~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[22]~54 .lut_mask = 16'hF3F3;
defparam \registers|u3|out[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
fiftyfivenm_lcell_comb \logic|out~15 (
// Equation(s):
// \logic|out~15_combout  = ((\registers|u2|Mux10~3_combout ) # ((\registers|u3|Mux10~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u3|Mux10~3_combout ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux10~3_combout ),
	.cin(gnd),
	.combout(\logic|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~15 .lut_mask = 16'hFF5D;
defparam \logic|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
fiftyfivenm_lcell_comb \logic|out~14 (
// Equation(s):
// \logic|out~14_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux10~3_combout  & \registers|u3|Mux10~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\registers|u2|Mux10~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux10~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~14 .lut_mask = 16'h00B3;
defparam \logic|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
fiftyfivenm_lcell_comb \op2Mux|out[21]~22 (
// Equation(s):
// \op2Mux|out[21]~22_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux10~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux10~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\op2Mux|out[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[21]~22 .lut_mask = 16'h3131;
defparam \op2Mux|out[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
fiftyfivenm_lcell_comb \logic|Mux10~0 (
// Equation(s):
// \logic|Mux10~0_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\op2Mux|out[21]~22_combout  $ (\registers|u2|out[21]~21_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\op2Mux|out[21]~22_combout  & !\registers|u2|out[21]~21_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\op2Mux|out[21]~22_combout ),
	.datad(\registers|u2|out[21]~21_combout ),
	.cin(gnd),
	.combout(\logic|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux10~0 .lut_mask = 16'h8CC9;
defparam \logic|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
fiftyfivenm_lcell_comb \logic|Mux10~1 (
// Equation(s):
// \logic|Mux10~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux10~0_combout  & ((\registers|u2|out[20]~20_combout ))) # (!\logic|Mux10~0_combout  & (\registers|u2|out[22]~22_combout )))) # (!\logic|Mux2~2_combout  & (((\logic|Mux10~0_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[22]~22_combout ),
	.datac(\registers|u2|out[20]~20_combout ),
	.datad(\logic|Mux10~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux10~1 .lut_mask = 16'hF588;
defparam \logic|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
fiftyfivenm_lcell_comb \logic|Mux10~2 (
// Equation(s):
// \logic|Mux10~2_combout  = (\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout ) # ((\logic|out~14_combout )))) # (!\logic|Mux2~1_combout  & (!\logic|Mux2~0_combout  & ((\logic|Mux10~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|out~14_combout ),
	.datad(\logic|Mux10~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux10~2 .lut_mask = 16'hB9A8;
defparam \logic|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
fiftyfivenm_lcell_comb \logic|Mux10~3 (
// Equation(s):
// \logic|Mux10~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux10~2_combout  & (\logic|out~15_combout )) # (!\logic|Mux10~2_combout  & ((\logic|Add0~76_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux10~2_combout ))))

	.dataa(\logic|out~15_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux10~2_combout ),
	.datad(\logic|Add0~76_combout ),
	.cin(gnd),
	.combout(\logic|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux10~3 .lut_mask = 16'hBCB0;
defparam \logic|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
fiftyfivenm_lcell_comb \outMux|out[21]~25 (
// Equation(s):
// \outMux|out[21]~25_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a21 )) # (!\WB~input_o  & ((\logic|Mux10~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\WB~input_o ),
	.datad(\logic|Mux10~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[21]~25 .lut_mask = 16'hAFA0;
defparam \outMux|out[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
fiftyfivenm_lcell_comb \registers|r3|read[21]~feeder (
// Equation(s):
// \registers|r3|read[21]~feeder_combout  = \outMux|out[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[21]~25_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[21]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \registers|r3|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[21] .is_wysiwyg = "true";
defparam \registers|r3|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
fiftyfivenm_lcell_comb \registers|u3|Mux10~0 (
// Equation(s):
// \registers|u3|Mux10~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [21]) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (((\registers|r4|read [21] & !\instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r6|read [21]),
	.datac(\registers|r4|read [21]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux10~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|Mux10~1 (
// Equation(s):
// \registers|u3|Mux10~1_combout  = (\registers|u3|Mux10~0_combout  & ((\registers|r7|read [21]) # ((!\instructions|instructionMemory|out[20]$latch~combout )))) # (!\registers|u3|Mux10~0_combout  & (((\registers|r5|read [21] & 
// \instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\registers|r7|read [21]),
	.datab(\registers|u3|Mux10~0_combout ),
	.datac(\registers|r5|read [21]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux10~1 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
fiftyfivenm_lcell_comb \registers|u3|Mux10~2 (
// Equation(s):
// \registers|u3|Mux10~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux10~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [21])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [21]),
	.datad(\registers|u3|Mux10~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux10~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
fiftyfivenm_lcell_comb \registers|u3|Mux10~3 (
// Equation(s):
// \registers|u3|Mux10~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux10~2_combout  & (\registers|r3|read [21])) # (!\registers|u3|Mux10~2_combout  & ((\registers|r2|read [21]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux10~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [21]),
	.datac(\registers|r2|read [21]),
	.datad(\registers|u3|Mux10~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux10~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
fiftyfivenm_lcell_comb \registers|u3|out[21]~53 (
// Equation(s):
// \registers|u3|out[21]~53_combout  = (\registers|u3|Mux10~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u3|Mux10~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[21]~53 .lut_mask = 16'hDDDD;
defparam \registers|u3|out[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
fiftyfivenm_lcell_comb \op2Mux|out[20]~21 (
// Equation(s):
// \op2Mux|out[20]~21_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux11~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux11~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[20]~21 .lut_mask = 16'h3311;
defparam \op2Mux|out[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
fiftyfivenm_lcell_comb \logic|out~12 (
// Equation(s):
// \logic|out~12_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux11~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux11~3_combout ))))) # (!\regRW[1]~input_o  & (((\ALUsrc~input_o ))))

	.dataa(\registers|u2|Mux11~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux11~3_combout ),
	.cin(gnd),
	.combout(\logic|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~12 .lut_mask = 16'hB4B8;
defparam \logic|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
fiftyfivenm_lcell_comb \logic|out~13 (
// Equation(s):
// \logic|out~13_combout  = (\registers|u2|Mux11~3_combout ) # (((!\ALUsrc~input_o  & \registers|u3|Mux11~3_combout )) # (!\regRW[1]~input_o ))

	.dataa(\registers|u2|Mux11~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux11~3_combout ),
	.cin(gnd),
	.combout(\logic|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~13 .lut_mask = 16'hBFBB;
defparam \logic|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
fiftyfivenm_lcell_comb \logic|Mux11~0 (
// Equation(s):
// \logic|Mux11~0_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout ) # ((\registers|u2|out[21]~21_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|Mux2~3_combout  & ((!\logic|out~13_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[21]~21_combout ),
	.datad(\logic|out~13_combout ),
	.cin(gnd),
	.combout(\logic|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux11~0 .lut_mask = 16'hA8B9;
defparam \logic|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
fiftyfivenm_lcell_comb \logic|Mux11~1 (
// Equation(s):
// \logic|Mux11~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux11~0_combout  & (\registers|u2|out[19]~19_combout )) # (!\logic|Mux11~0_combout  & ((\logic|out~12_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux11~0_combout ))))

	.dataa(\registers|u2|out[19]~19_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|out~12_combout ),
	.datad(\logic|Mux11~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux11~1 .lut_mask = 16'hBBC0;
defparam \logic|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
fiftyfivenm_lcell_comb \logic|Mux11~2 (
// Equation(s):
// \logic|Mux11~2_combout  = (\logic|Mux2~1_combout  & (((\logic|Mux2~0_combout )))) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~73_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux11~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux11~1_combout ),
	.datac(\logic|Mux2~0_combout ),
	.datad(\logic|Add0~73_combout ),
	.cin(gnd),
	.combout(\logic|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux11~2 .lut_mask = 16'hF4A4;
defparam \logic|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
fiftyfivenm_lcell_comb \logic|Mux11~3 (
// Equation(s):
// \logic|Mux11~3_combout  = (\registers|u2|out[20]~20_combout  & ((\logic|Mux11~2_combout ) # ((\logic|Mux2~1_combout  & \op2Mux|out[20]~21_combout )))) # (!\registers|u2|out[20]~20_combout  & (\logic|Mux11~2_combout  & ((\op2Mux|out[20]~21_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\registers|u2|out[20]~20_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\op2Mux|out[20]~21_combout ),
	.datad(\logic|Mux11~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux11~3 .lut_mask = 16'hFB80;
defparam \logic|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
fiftyfivenm_lcell_comb \outMux|out[20]~24 (
// Equation(s):
// \outMux|out[20]~24_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a20 )) # (!\WB~input_o  & ((\logic|Mux11~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\logic|Mux11~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[20]~24 .lut_mask = 16'hF5A0;
defparam \outMux|out[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \registers|r3|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[20] .is_wysiwyg = "true";
defparam \registers|r3|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
fiftyfivenm_lcell_comb \registers|u3|Mux11~0 (
// Equation(s):
// \registers|u3|Mux11~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [20]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [20] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [20]),
	.datac(\registers|r4|read [20]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux11~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
fiftyfivenm_lcell_comb \registers|u3|Mux11~1 (
// Equation(s):
// \registers|u3|Mux11~1_combout  = (\registers|u3|Mux11~0_combout  & ((\registers|r7|read [20]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux11~0_combout  & (((\registers|r6|read [20] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|u3|Mux11~0_combout ),
	.datab(\registers|r7|read [20]),
	.datac(\registers|r6|read [20]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux11~1 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
fiftyfivenm_lcell_comb \registers|u3|Mux11~2 (
// Equation(s):
// \registers|u3|Mux11~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux11~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [20])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [20]),
	.datad(\registers|u3|Mux11~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux11~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
fiftyfivenm_lcell_comb \registers|u3|Mux11~3 (
// Equation(s):
// \registers|u3|Mux11~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux11~2_combout  & (\registers|r3|read [20])) # (!\registers|u3|Mux11~2_combout  & ((\registers|r2|read [20]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux11~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [20]),
	.datac(\registers|r2|read [20]),
	.datad(\registers|u3|Mux11~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux11~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
fiftyfivenm_lcell_comb \registers|u3|out[20]~52 (
// Equation(s):
// \registers|u3|out[20]~52_combout  = (\registers|u3|Mux11~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registers|u3|Mux11~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\registers|u3|out[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[20]~52 .lut_mask = 16'hF0FF;
defparam \registers|u3|out[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
fiftyfivenm_lcell_comb \logic|out~10 (
// Equation(s):
// \logic|out~10_combout  = (!\ALUsrc~input_o  & (((\registers|u3|Mux12~3_combout  & \registers|u2|Mux12~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u3|Mux12~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux12~3_combout ),
	.cin(gnd),
	.combout(\logic|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~10 .lut_mask = 16'h4505;
defparam \logic|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
fiftyfivenm_lcell_comb \op2Mux|out[19]~20 (
// Equation(s):
// \op2Mux|out[19]~20_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux12~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u3|Mux12~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[19]~20 .lut_mask = 16'h00F5;
defparam \op2Mux|out[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
fiftyfivenm_lcell_comb \logic|Mux12~0 (
// Equation(s):
// \logic|Mux12~0_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\op2Mux|out[19]~20_combout  $ (\registers|u2|out[19]~19_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\op2Mux|out[19]~20_combout  & !\registers|u2|out[19]~19_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\op2Mux|out[19]~20_combout ),
	.datad(\registers|u2|out[19]~19_combout ),
	.cin(gnd),
	.combout(\logic|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux12~0 .lut_mask = 16'h8CC9;
defparam \logic|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
fiftyfivenm_lcell_comb \logic|Mux12~1 (
// Equation(s):
// \logic|Mux12~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux12~0_combout  & (\registers|u2|out[18]~18_combout )) # (!\logic|Mux12~0_combout  & ((\registers|u2|out[20]~20_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux12~0_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[18]~18_combout ),
	.datac(\registers|u2|out[20]~20_combout ),
	.datad(\logic|Mux12~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux12~1 .lut_mask = 16'hDDA0;
defparam \logic|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
fiftyfivenm_lcell_comb \logic|Mux12~2 (
// Equation(s):
// \logic|Mux12~2_combout  = (\logic|Mux2~1_combout  & ((\logic|out~10_combout ) # ((\logic|Mux2~0_combout )))) # (!\logic|Mux2~1_combout  & (((!\logic|Mux2~0_combout  & \logic|Mux12~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|out~10_combout ),
	.datac(\logic|Mux2~0_combout ),
	.datad(\logic|Mux12~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux12~2 .lut_mask = 16'hADA8;
defparam \logic|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
fiftyfivenm_lcell_comb \logic|out~11 (
// Equation(s):
// \logic|out~11_combout  = ((\registers|u2|Mux12~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux12~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u3|Mux12~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux12~3_combout ),
	.cin(gnd),
	.combout(\logic|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~11 .lut_mask = 16'hFF4F;
defparam \logic|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
fiftyfivenm_lcell_comb \logic|Mux12~3 (
// Equation(s):
// \logic|Mux12~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux12~2_combout  & (\logic|out~11_combout )) # (!\logic|Mux12~2_combout  & ((\logic|Add0~70_combout ))))) # (!\logic|Mux2~0_combout  & (\logic|Mux12~2_combout ))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux12~2_combout ),
	.datac(\logic|out~11_combout ),
	.datad(\logic|Add0~70_combout ),
	.cin(gnd),
	.combout(\logic|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux12~3 .lut_mask = 16'hE6C4;
defparam \logic|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
fiftyfivenm_lcell_comb \outMux|out[19]~23 (
// Equation(s):
// \outMux|out[19]~23_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a19 )) # (!\WB~input_o  & ((\logic|Mux12~3_combout )))

	.dataa(\WB~input_o ),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(\logic|Mux12~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[19]~23 .lut_mask = 16'hDD88;
defparam \outMux|out[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
fiftyfivenm_lcell_comb \registers|r3|read[19]~feeder (
// Equation(s):
// \registers|r3|read[19]~feeder_combout  = \outMux|out[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[19]~23_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[19]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \registers|r3|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[19] .is_wysiwyg = "true";
defparam \registers|r3|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
fiftyfivenm_lcell_comb \registers|u3|Mux12~0 (
// Equation(s):
// \registers|u3|Mux12~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [19])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [19])))))

	.dataa(\registers|r6|read [19]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r4|read [19]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux12~0 .lut_mask = 16'hEE30;
defparam \registers|u3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|Mux12~1 (
// Equation(s):
// \registers|u3|Mux12~1_combout  = (\registers|u3|Mux12~0_combout  & (((\registers|r7|read [19])) # (!\instructions|instructionMemory|out[20]$latch~combout ))) # (!\registers|u3|Mux12~0_combout  & (\instructions|instructionMemory|out[20]$latch~combout  & 
// (\registers|r5|read [19])))

	.dataa(\registers|u3|Mux12~0_combout ),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r5|read [19]),
	.datad(\registers|r7|read [19]),
	.cin(gnd),
	.combout(\registers|u3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux12~1 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
fiftyfivenm_lcell_comb \registers|u3|Mux12~2 (
// Equation(s):
// \registers|u3|Mux12~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux12~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [19])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [19]),
	.datad(\registers|u3|Mux12~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux12~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|Mux12~3 (
// Equation(s):
// \registers|u3|Mux12~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux12~2_combout  & (\registers|r3|read [19])) # (!\registers|u3|Mux12~2_combout  & ((\registers|r2|read [19]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux12~2_combout ))))

	.dataa(\registers|r3|read [19]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [19]),
	.datad(\registers|u3|Mux12~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux12~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
fiftyfivenm_lcell_comb \registers|u3|out[19]~51 (
// Equation(s):
// \registers|u3|out[19]~51_combout  = (\registers|u3|Mux12~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux12~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[19]~51 .lut_mask = 16'hFF55;
defparam \registers|u3|out[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
fiftyfivenm_lcell_comb \op2Mux|out[18]~19 (
// Equation(s):
// \op2Mux|out[18]~19_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux13~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux13~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[18]~19 .lut_mask = 16'h5511;
defparam \op2Mux|out[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
fiftyfivenm_lcell_comb \logic|out~9 (
// Equation(s):
// \logic|out~9_combout  = ((\registers|u2|Mux13~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux13~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux13~3_combout ),
	.datad(\registers|u3|Mux13~3_combout ),
	.cin(gnd),
	.combout(\logic|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~9 .lut_mask = 16'hF7F5;
defparam \logic|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
fiftyfivenm_lcell_comb \logic|Mux13~0 (
// Equation(s):
// \logic|Mux13~0_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout ) # ((\registers|u2|out[19]~19_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|Mux2~3_combout  & ((!\logic|out~9_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[19]~19_combout ),
	.datad(\logic|out~9_combout ),
	.cin(gnd),
	.combout(\logic|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux13~0 .lut_mask = 16'hA8B9;
defparam \logic|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
fiftyfivenm_lcell_comb \logic|out~8 (
// Equation(s):
// \logic|out~8_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux13~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux13~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u2|Mux13~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux13~3_combout ),
	.cin(gnd),
	.combout(\logic|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~8 .lut_mask = 16'h9ACA;
defparam \logic|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
fiftyfivenm_lcell_comb \logic|Mux13~1 (
// Equation(s):
// \logic|Mux13~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux13~0_combout  & (\registers|u2|out[17]~17_combout )) # (!\logic|Mux13~0_combout  & ((\logic|out~8_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux13~0_combout ))))

	.dataa(\registers|u2|out[17]~17_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|Mux13~0_combout ),
	.datad(\logic|out~8_combout ),
	.cin(gnd),
	.combout(\logic|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux13~1 .lut_mask = 16'hBCB0;
defparam \logic|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
fiftyfivenm_lcell_comb \logic|Mux13~2 (
// Equation(s):
// \logic|Mux13~2_combout  = (\logic|Mux2~1_combout  & (\logic|Mux2~0_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~67_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux13~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux13~1_combout ),
	.datad(\logic|Add0~67_combout ),
	.cin(gnd),
	.combout(\logic|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux13~2 .lut_mask = 16'hDC98;
defparam \logic|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
fiftyfivenm_lcell_comb \logic|Mux13~3 (
// Equation(s):
// \logic|Mux13~3_combout  = (\logic|Mux2~1_combout  & ((\op2Mux|out[18]~19_combout  & ((\registers|u2|out[18]~18_combout ) # (\logic|Mux13~2_combout ))) # (!\op2Mux|out[18]~19_combout  & (\registers|u2|out[18]~18_combout  & \logic|Mux13~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux13~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\op2Mux|out[18]~19_combout ),
	.datac(\registers|u2|out[18]~18_combout ),
	.datad(\logic|Mux13~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux13~3 .lut_mask = 16'hFD80;
defparam \logic|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
fiftyfivenm_lcell_comb \outMux|out[18]~22 (
// Equation(s):
// \outMux|out[18]~22_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a18 )) # (!\WB~input_o  & ((\logic|Mux13~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a18 ),
	.datab(gnd),
	.datac(\WB~input_o ),
	.datad(\logic|Mux13~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[18]~22 .lut_mask = 16'hAFA0;
defparam \outMux|out[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \registers|r3|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[18] .is_wysiwyg = "true";
defparam \registers|r3|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
fiftyfivenm_lcell_comb \registers|u3|Mux13~0 (
// Equation(s):
// \registers|u3|Mux13~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [18]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [18] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [18]),
	.datac(\registers|r4|read [18]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux13~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
fiftyfivenm_lcell_comb \registers|u3|Mux13~1 (
// Equation(s):
// \registers|u3|Mux13~1_combout  = (\registers|u3|Mux13~0_combout  & ((\registers|r7|read [18]) # ((!\instructions|instructionMemory|out[21]$latch~combout )))) # (!\registers|u3|Mux13~0_combout  & (((\registers|r6|read [18] & 
// \instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\registers|r7|read [18]),
	.datab(\registers|u3|Mux13~0_combout ),
	.datac(\registers|r6|read [18]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux13~1 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
fiftyfivenm_lcell_comb \registers|u3|Mux13~2 (
// Equation(s):
// \registers|u3|Mux13~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux13~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [18])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [18]),
	.datad(\registers|u3|Mux13~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux13~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
fiftyfivenm_lcell_comb \registers|u3|Mux13~3 (
// Equation(s):
// \registers|u3|Mux13~3_combout  = (\registers|u3|Mux13~2_combout  & ((\registers|r3|read [18]) # ((!\registers|u3|Mux0~0_combout )))) # (!\registers|u3|Mux13~2_combout  & (((\registers|r2|read [18] & \registers|u3|Mux0~0_combout ))))

	.dataa(\registers|r3|read [18]),
	.datab(\registers|u3|Mux13~2_combout ),
	.datac(\registers|r2|read [18]),
	.datad(\registers|u3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux13~3 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
fiftyfivenm_lcell_comb \registers|u3|out[18]~50 (
// Equation(s):
// \registers|u3|out[18]~50_combout  = (\registers|u3|Mux13~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux13~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[18]~50 .lut_mask = 16'hFF55;
defparam \registers|u3|out[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
fiftyfivenm_lcell_comb \logic|out~7 (
// Equation(s):
// \logic|out~7_combout  = (\registers|u2|Mux14~3_combout ) # (((\registers|u3|Mux14~3_combout  & !\ALUsrc~input_o )) # (!\regRW[1]~input_o ))

	.dataa(\registers|u3|Mux14~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux14~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\logic|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~7 .lut_mask = 16'hF2FF;
defparam \logic|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
fiftyfivenm_lcell_comb \logic|out~6 (
// Equation(s):
// \logic|out~6_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux14~3_combout  & \registers|u3|Mux14~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux14~3_combout ),
	.datad(\registers|u3|Mux14~3_combout ),
	.cin(gnd),
	.combout(\logic|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~6 .lut_mask = 16'h5111;
defparam \logic|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
fiftyfivenm_lcell_comb \op2Mux|out[17]~18 (
// Equation(s):
// \op2Mux|out[17]~18_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux14~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u3|Mux14~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[17]~18 .lut_mask = 16'h00F5;
defparam \op2Mux|out[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
fiftyfivenm_lcell_comb \logic|Mux14~0 (
// Equation(s):
// \logic|Mux14~0_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\registers|u2|out[17]~17_combout  $ (\op2Mux|out[17]~18_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\registers|u2|out[17]~17_combout  & !\op2Mux|out[17]~18_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[17]~17_combout ),
	.datad(\op2Mux|out[17]~18_combout ),
	.cin(gnd),
	.combout(\logic|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux14~0 .lut_mask = 16'h8CC9;
defparam \logic|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
fiftyfivenm_lcell_comb \logic|Mux14~1 (
// Equation(s):
// \logic|Mux14~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux14~0_combout  & (\registers|u2|out[16]~16_combout )) # (!\logic|Mux14~0_combout  & ((\registers|u2|out[18]~18_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux14~0_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[16]~16_combout ),
	.datac(\registers|u2|out[18]~18_combout ),
	.datad(\logic|Mux14~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux14~1 .lut_mask = 16'hDDA0;
defparam \logic|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
fiftyfivenm_lcell_comb \logic|Mux14~2 (
// Equation(s):
// \logic|Mux14~2_combout  = (\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout ) # ((\logic|out~6_combout )))) # (!\logic|Mux2~1_combout  & (!\logic|Mux2~0_combout  & ((\logic|Mux14~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|out~6_combout ),
	.datad(\logic|Mux14~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux14~2 .lut_mask = 16'hB9A8;
defparam \logic|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
fiftyfivenm_lcell_comb \logic|Mux14~3 (
// Equation(s):
// \logic|Mux14~3_combout  = (\logic|Mux14~2_combout  & ((\logic|out~7_combout ) # ((!\logic|Mux2~0_combout )))) # (!\logic|Mux14~2_combout  & (((\logic|Mux2~0_combout  & \logic|Add0~64_combout ))))

	.dataa(\logic|out~7_combout ),
	.datab(\logic|Mux14~2_combout ),
	.datac(\logic|Mux2~0_combout ),
	.datad(\logic|Add0~64_combout ),
	.cin(gnd),
	.combout(\logic|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux14~3 .lut_mask = 16'hBC8C;
defparam \logic|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
fiftyfivenm_lcell_comb \outMux|out[17]~21 (
// Equation(s):
// \outMux|out[17]~21_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a17 )) # (!\WB~input_o  & ((\logic|Mux14~3_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\logic|Mux14~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[17]~21 .lut_mask = 16'hF3C0;
defparam \outMux|out[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \registers|r6|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r6|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r6|read[17] .is_wysiwyg = "true";
defparam \registers|r6|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
fiftyfivenm_lcell_comb \registers|u3|Mux14~0 (
// Equation(s):
// \registers|u3|Mux14~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r6|read [17]) # ((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// (((\registers|r4|read [17] & !\instructions|instructionMemory|out[20]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r6|read [17]),
	.datac(\registers|r4|read [17]),
	.datad(\instructions|instructionMemory|out[20]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux14~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
fiftyfivenm_lcell_comb \registers|u3|Mux14~1 (
// Equation(s):
// \registers|u3|Mux14~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux14~0_combout  & ((\registers|r7|read [17]))) # (!\registers|u3|Mux14~0_combout  & (\registers|r5|read [17])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (\registers|u3|Mux14~0_combout ))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|u3|Mux14~0_combout ),
	.datac(\registers|r5|read [17]),
	.datad(\registers|r7|read [17]),
	.cin(gnd),
	.combout(\registers|u3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux14~1 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
fiftyfivenm_lcell_comb \registers|u3|Mux14~2 (
// Equation(s):
// \registers|u3|Mux14~2_combout  = (\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux14~1_combout ) # ((!\registers|u3|Mux0~1_combout )))) # (!\registers|u3|Mux0~2_combout  & (((\registers|r1|read [17] & \registers|u3|Mux0~1_combout ))))

	.dataa(\registers|u3|Mux14~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [17]),
	.datad(\registers|u3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux14~2 .lut_mask = 16'hB8CC;
defparam \registers|u3|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
fiftyfivenm_lcell_comb \registers|u3|Mux14~3 (
// Equation(s):
// \registers|u3|Mux14~3_combout  = (\registers|u3|Mux14~2_combout  & ((\registers|r3|read [17]) # ((!\registers|u3|Mux0~0_combout )))) # (!\registers|u3|Mux14~2_combout  & (((\registers|r2|read [17] & \registers|u3|Mux0~0_combout ))))

	.dataa(\registers|u3|Mux14~2_combout ),
	.datab(\registers|r3|read [17]),
	.datac(\registers|r2|read [17]),
	.datad(\registers|u3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux14~3 .lut_mask = 16'hD8AA;
defparam \registers|u3|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
fiftyfivenm_lcell_comb \registers|u3|out[17]~49 (
// Equation(s):
// \registers|u3|out[17]~49_combout  = (\registers|u3|Mux14~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux14~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[17]~49 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
fiftyfivenm_lcell_comb \op2Mux|out[16]~17 (
// Equation(s):
// \op2Mux|out[16]~17_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux15~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux15~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[16]~17 .lut_mask = 16'h0F03;
defparam \op2Mux|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
fiftyfivenm_lcell_comb \logic|out~5 (
// Equation(s):
// \logic|out~5_combout  = ((\registers|u2|Mux15~3_combout ) # ((\registers|u3|Mux15~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux15~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\logic|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~5 .lut_mask = 16'hFF3B;
defparam \logic|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
fiftyfivenm_lcell_comb \logic|Mux15~0 (
// Equation(s):
// \logic|Mux15~0_combout  = (\logic|Mux2~3_combout  & (\logic|Mux2~2_combout )) # (!\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout  & (\registers|u2|out[17]~17_combout )) # (!\logic|Mux2~2_combout  & ((!\logic|out~5_combout )))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[17]~17_combout ),
	.datad(\logic|out~5_combout ),
	.cin(gnd),
	.combout(\logic|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux15~0 .lut_mask = 16'hC8D9;
defparam \logic|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
fiftyfivenm_lcell_comb \logic|out~4 (
// Equation(s):
// \logic|out~4_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux15~3_combout  $ (((\registers|u3|Mux15~3_combout  & !\ALUsrc~input_o ))))) # (!\regRW[1]~input_o  & (((\ALUsrc~input_o ))))

	.dataa(\registers|u3|Mux15~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\logic|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~4 .lut_mask = 16'hF438;
defparam \logic|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
fiftyfivenm_lcell_comb \logic|Mux15~1 (
// Equation(s):
// \logic|Mux15~1_combout  = (\logic|Mux15~0_combout  & ((\registers|u2|out[15]~0_combout ) # ((!\logic|Mux2~3_combout )))) # (!\logic|Mux15~0_combout  & (((\logic|Mux2~3_combout  & \logic|out~4_combout ))))

	.dataa(\registers|u2|out[15]~0_combout ),
	.datab(\logic|Mux15~0_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\logic|out~4_combout ),
	.cin(gnd),
	.combout(\logic|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux15~1 .lut_mask = 16'hBC8C;
defparam \logic|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
fiftyfivenm_lcell_comb \logic|Mux15~2 (
// Equation(s):
// \logic|Mux15~2_combout  = (\logic|Mux2~1_combout  & (\logic|Mux2~0_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~61_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux15~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux15~1_combout ),
	.datad(\logic|Add0~61_combout ),
	.cin(gnd),
	.combout(\logic|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux15~2 .lut_mask = 16'hDC98;
defparam \logic|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
fiftyfivenm_lcell_comb \logic|Mux15~3 (
// Equation(s):
// \logic|Mux15~3_combout  = (\logic|Mux2~1_combout  & ((\op2Mux|out[16]~17_combout  & ((\registers|u2|out[16]~16_combout ) # (\logic|Mux15~2_combout ))) # (!\op2Mux|out[16]~17_combout  & (\registers|u2|out[16]~16_combout  & \logic|Mux15~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux15~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\op2Mux|out[16]~17_combout ),
	.datac(\registers|u2|out[16]~16_combout ),
	.datad(\logic|Mux15~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux15~3 .lut_mask = 16'hFD80;
defparam \logic|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
fiftyfivenm_lcell_comb \outMux|out[16]~20 (
// Equation(s):
// \outMux|out[16]~20_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a16 )) # (!\WB~input_o  & ((\logic|Mux15~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(\WB~input_o ),
	.datad(\logic|Mux15~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[16]~20 .lut_mask = 16'hAFA0;
defparam \outMux|out[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \registers|r3|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[16] .is_wysiwyg = "true";
defparam \registers|r3|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
fiftyfivenm_lcell_comb \registers|u3|Mux15~0 (
// Equation(s):
// \registers|u3|Mux15~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [16]) # ((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (((\registers|r4|read [16] & !\instructions|instructionMemory|out[21]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [16]),
	.datac(\registers|r4|read [16]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux15~0 .lut_mask = 16'hAAD8;
defparam \registers|u3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
fiftyfivenm_lcell_comb \registers|u3|Mux15~1 (
// Equation(s):
// \registers|u3|Mux15~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux15~0_combout  & (\registers|r7|read [16])) # (!\registers|u3|Mux15~0_combout  & ((\registers|r6|read [16]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux15~0_combout ))))

	.dataa(\registers|r7|read [16]),
	.datab(\registers|r6|read [16]),
	.datac(\instructions|instructionMemory|out[21]$latch~combout ),
	.datad(\registers|u3|Mux15~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux15~1 .lut_mask = 16'hAFC0;
defparam \registers|u3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
fiftyfivenm_lcell_comb \registers|u3|Mux15~2 (
// Equation(s):
// \registers|u3|Mux15~2_combout  = (\registers|u3|Mux0~2_combout  & (((\registers|u3|Mux15~1_combout )) # (!\registers|u3|Mux0~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|u3|Mux0~1_combout  & (\registers|r1|read [16])))

	.dataa(\registers|u3|Mux0~2_combout ),
	.datab(\registers|u3|Mux0~1_combout ),
	.datac(\registers|r1|read [16]),
	.datad(\registers|u3|Mux15~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux15~2 .lut_mask = 16'hEA62;
defparam \registers|u3|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
fiftyfivenm_lcell_comb \registers|u3|Mux15~3 (
// Equation(s):
// \registers|u3|Mux15~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux15~2_combout  & (\registers|r3|read [16])) # (!\registers|u3|Mux15~2_combout  & ((\registers|r2|read [16]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux15~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [16]),
	.datac(\registers|r2|read [16]),
	.datad(\registers|u3|Mux15~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux15~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
fiftyfivenm_lcell_comb \registers|u3|out[16]~48 (
// Equation(s):
// \registers|u3|out[16]~48_combout  = (\registers|u3|Mux15~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux15~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[16]~48 .lut_mask = 16'hFF33;
defparam \registers|u3|out[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
fiftyfivenm_lcell_comb \logic|out~3 (
// Equation(s):
// \logic|out~3_combout  = ((\registers|u2|Mux16~3_combout ) # ((\registers|u3|Mux16~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux16~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u2|Mux16~3_combout ),
	.cin(gnd),
	.combout(\logic|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~3 .lut_mask = 16'hFF3B;
defparam \logic|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
fiftyfivenm_lcell_comb \logic|out~2 (
// Equation(s):
// \logic|out~2_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux16~3_combout  & \registers|u3|Mux16~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u2|Mux16~3_combout ),
	.datac(\ALUsrc~input_o ),
	.datad(\registers|u3|Mux16~3_combout ),
	.cin(gnd),
	.combout(\logic|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~2 .lut_mask = 16'h0D05;
defparam \logic|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
fiftyfivenm_lcell_comb \op2Mux|out[15]~16 (
// Equation(s):
// \op2Mux|out[15]~16_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux16~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux16~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[15]~16 .lut_mask = 16'h5511;
defparam \op2Mux|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
fiftyfivenm_lcell_comb \logic|Mux16~0 (
// Equation(s):
// \logic|Mux16~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\registers|u2|out[15]~0_combout  $ (\op2Mux|out[15]~16_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\registers|u2|out[15]~0_combout  & 
// !\op2Mux|out[15]~16_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[15]~0_combout ),
	.datad(\op2Mux|out[15]~16_combout ),
	.cin(gnd),
	.combout(\logic|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux16~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
fiftyfivenm_lcell_comb \logic|Mux16~1 (
// Equation(s):
// \logic|Mux16~1_combout  = (\logic|Mux16~0_combout  & (((\registers|u2|out[14]~1_combout )) # (!\logic|Mux2~2_combout ))) # (!\logic|Mux16~0_combout  & (\logic|Mux2~2_combout  & ((\registers|u2|out[16]~16_combout ))))

	.dataa(\logic|Mux16~0_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[14]~1_combout ),
	.datad(\registers|u2|out[16]~16_combout ),
	.cin(gnd),
	.combout(\logic|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux16~1 .lut_mask = 16'hE6A2;
defparam \logic|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
fiftyfivenm_lcell_comb \logic|Mux16~2 (
// Equation(s):
// \logic|Mux16~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & (\logic|out~2_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux16~1_combout )))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|out~2_combout ),
	.datad(\logic|Mux16~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux16~2 .lut_mask = 16'hD9C8;
defparam \logic|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
fiftyfivenm_lcell_comb \logic|Mux16~3 (
// Equation(s):
// \logic|Mux16~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux16~2_combout  & (\logic|out~3_combout )) # (!\logic|Mux16~2_combout  & ((\logic|Add0~58_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux16~2_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~3_combout ),
	.datac(\logic|Mux16~2_combout ),
	.datad(\logic|Add0~58_combout ),
	.cin(gnd),
	.combout(\logic|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux16~3 .lut_mask = 16'hDAD0;
defparam \logic|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
fiftyfivenm_lcell_comb \outMux|out[15]~4 (
// Equation(s):
// \outMux|out[15]~4_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a15 )) # (!\WB~input_o  & ((\logic|Mux16~3_combout )))

	.dataa(gnd),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\WB~input_o ),
	.datad(\logic|Mux16~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[15]~4 .lut_mask = 16'hCFC0;
defparam \outMux|out[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
fiftyfivenm_lcell_comb \registers|r2|read[15]~feeder (
// Equation(s):
// \registers|r2|read[15]~feeder_combout  = \outMux|out[15]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[15]~4_combout ),
	.cin(gnd),
	.combout(\registers|r2|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r2|read[15]~feeder .lut_mask = 16'hFF00;
defparam \registers|r2|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \registers|r2|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r2|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[15] .is_wysiwyg = "true";
defparam \registers|r2|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
fiftyfivenm_lcell_comb \registers|u3|Mux16~0 (
// Equation(s):
// \registers|u3|Mux16~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [15])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [15])))))

	.dataa(\registers|r6|read [15]),
	.datab(\instructions|instructionMemory|out[20]$latch~combout ),
	.datac(\registers|r4|read [15]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux16~0 .lut_mask = 16'hEE30;
defparam \registers|u3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
fiftyfivenm_lcell_comb \registers|u3|Mux16~1 (
// Equation(s):
// \registers|u3|Mux16~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux16~0_combout  & (\registers|r7|read [15])) # (!\registers|u3|Mux16~0_combout  & ((\registers|r5|read [15]))))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux16~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r7|read [15]),
	.datac(\registers|u3|Mux16~0_combout ),
	.datad(\registers|r5|read [15]),
	.cin(gnd),
	.combout(\registers|u3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux16~1 .lut_mask = 16'hDAD0;
defparam \registers|u3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
fiftyfivenm_lcell_comb \registers|u3|Mux16~2 (
// Equation(s):
// \registers|u3|Mux16~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux16~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [15])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [15]),
	.datad(\registers|u3|Mux16~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux16~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
fiftyfivenm_lcell_comb \registers|u3|Mux16~3 (
// Equation(s):
// \registers|u3|Mux16~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux16~2_combout  & ((\registers|r3|read [15]))) # (!\registers|u3|Mux16~2_combout  & (\registers|r2|read [15])))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux16~2_combout ))))

	.dataa(\registers|r2|read [15]),
	.datab(\registers|r3|read [15]),
	.datac(\registers|u3|Mux0~0_combout ),
	.datad(\registers|u3|Mux16~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux16~3 .lut_mask = 16'hCFA0;
defparam \registers|u3|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
fiftyfivenm_lcell_comb \registers|u3|out[15]~47 (
// Equation(s):
// \registers|u3|out[15]~47_combout  = (\registers|u3|Mux16~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux16~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[15]~47 .lut_mask = 16'hFF33;
defparam \registers|u3|out[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
fiftyfivenm_lcell_comb \logic|out~32 (
// Equation(s):
// \logic|out~32_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux17~3_combout  & \registers|u3|Mux17~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux17~3_combout ),
	.datad(\registers|u3|Mux17~3_combout ),
	.cin(gnd),
	.combout(\logic|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~32 .lut_mask = 16'h3111;
defparam \logic|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
fiftyfivenm_lcell_comb \op2Mux|out[14]~32 (
// Equation(s):
// \op2Mux|out[14]~32_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux17~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux17~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[14]~32 .lut_mask = 16'h5511;
defparam \op2Mux|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
fiftyfivenm_lcell_comb \logic|Mux17~0 (
// Equation(s):
// \logic|Mux17~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\registers|u2|out[14]~1_combout  $ (\op2Mux|out[14]~32_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\registers|u2|out[14]~1_combout  & 
// !\op2Mux|out[14]~32_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[14]~1_combout ),
	.datad(\op2Mux|out[14]~32_combout ),
	.cin(gnd),
	.combout(\logic|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux17~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
fiftyfivenm_lcell_comb \logic|Mux17~1 (
// Equation(s):
// \logic|Mux17~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux17~0_combout  & (\registers|u2|out[13]~2_combout )) # (!\logic|Mux17~0_combout  & ((\registers|u2|out[15]~0_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux17~0_combout ))))

	.dataa(\registers|u2|out[13]~2_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[15]~0_combout ),
	.datad(\logic|Mux17~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux17~1 .lut_mask = 16'hBBC0;
defparam \logic|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
fiftyfivenm_lcell_comb \logic|Mux17~2 (
// Equation(s):
// \logic|Mux17~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & (\logic|out~32_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux17~1_combout )))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|out~32_combout ),
	.datad(\logic|Mux17~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux17~2 .lut_mask = 16'hD9C8;
defparam \logic|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
fiftyfivenm_lcell_comb \logic|out~33 (
// Equation(s):
// \logic|out~33_combout  = ((\registers|u2|Mux17~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux17~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux17~3_combout ),
	.datad(\registers|u3|Mux17~3_combout ),
	.cin(gnd),
	.combout(\logic|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~33 .lut_mask = 16'hF7F5;
defparam \logic|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
fiftyfivenm_lcell_comb \logic|Mux17~3 (
// Equation(s):
// \logic|Mux17~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux17~2_combout  & (\logic|out~33_combout )) # (!\logic|Mux17~2_combout  & ((\logic|Add0~56_combout ))))) # (!\logic|Mux2~0_combout  & (\logic|Mux17~2_combout ))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux17~2_combout ),
	.datac(\logic|out~33_combout ),
	.datad(\logic|Add0~56_combout ),
	.cin(gnd),
	.combout(\logic|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux17~3 .lut_mask = 16'hE6C4;
defparam \logic|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
fiftyfivenm_lcell_comb \outMux|out[14]~5 (
// Equation(s):
// \outMux|out[14]~5_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout )) # (!\WB~input_o  & ((\logic|Mux17~3_combout )))

	.dataa(gnd),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\WB~input_o ),
	.datad(\logic|Mux17~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[14]~5 .lut_mask = 16'hCFC0;
defparam \outMux|out[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
fiftyfivenm_lcell_comb \registers|r3|read[14]~feeder (
// Equation(s):
// \registers|r3|read[14]~feeder_combout  = \outMux|out[14]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[14]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r3|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[14]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r3|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \registers|r3|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[14] .is_wysiwyg = "true";
defparam \registers|r3|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
fiftyfivenm_lcell_comb \registers|u2|Mux17~0 (
// Equation(s):
// \registers|u2|Mux17~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|r5|read [14]) # (\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (\registers|r4|read [14] & ((!\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|r4|read [14]),
	.datab(\registers|r5|read [14]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux17~0 .lut_mask = 16'hF0CA;
defparam \registers|u2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|Mux17~1 (
// Equation(s):
// \registers|u2|Mux17~1_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|u2|Mux17~0_combout  & ((\registers|r7|read [14]))) # (!\registers|u2|Mux17~0_combout  & (\registers|r6|read [14])))) # 
// (!\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|u2|Mux17~0_combout ))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\registers|r6|read [14]),
	.datac(\registers|r7|read [14]),
	.datad(\registers|u2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux17~1 .lut_mask = 16'hF588;
defparam \registers|u2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
fiftyfivenm_lcell_comb \registers|u2|Mux17~2 (
// Equation(s):
// \registers|u2|Mux17~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux17~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [14] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|r1|read [14]),
	.datab(\registers|u2|Mux26~2_combout ),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux17~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux17~2 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
fiftyfivenm_lcell_comb \registers|u2|Mux17~3 (
// Equation(s):
// \registers|u2|Mux17~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux17~2_combout  & (\registers|r3|read [14])) # (!\registers|u2|Mux17~2_combout  & ((\registers|r2|read [14]))))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux17~2_combout ))))

	.dataa(\registers|r3|read [14]),
	.datab(\registers|r2|read [14]),
	.datac(\registers|u2|Mux26~0_combout ),
	.datad(\registers|u2|Mux17~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux17~3 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
fiftyfivenm_lcell_comb \registers|u2|out[14]~1 (
// Equation(s):
// \registers|u2|out[14]~1_combout  = (\registers|u2|Mux17~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux17~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[14]~1 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
fiftyfivenm_lcell_comb \logic|out~51 (
// Equation(s):
// \logic|out~51_combout  = ((\registers|u2|Mux18~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux18~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux18~3_combout ),
	.datad(\registers|u2|Mux18~3_combout ),
	.cin(gnd),
	.combout(\logic|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~51 .lut_mask = 16'hFF75;
defparam \logic|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
fiftyfivenm_lcell_comb \logic|Mux18~0 (
// Equation(s):
// \logic|Mux18~0_combout  = (\logic|Mux2~3_combout  & (((\logic|Mux2~2_combout )))) # (!\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout  & (\registers|u2|out[14]~1_combout )) # (!\logic|Mux2~2_combout  & ((!\logic|out~51_combout )))))

	.dataa(\registers|u2|out[14]~1_combout ),
	.datab(\logic|out~51_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\logic|Mux2~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux18~0 .lut_mask = 16'hFA03;
defparam \logic|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
fiftyfivenm_lcell_comb \logic|Mux18~1 (
// Equation(s):
// \logic|Mux18~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux18~0_combout  & (\registers|u2|out[12]~3_combout )) # (!\logic|Mux18~0_combout  & ((\logic|out~50_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux18~0_combout ))))

	.dataa(\registers|u2|out[12]~3_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\logic|out~50_combout ),
	.datad(\logic|Mux18~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux18~1 .lut_mask = 16'hBBC0;
defparam \logic|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
fiftyfivenm_lcell_comb \logic|Mux18~2 (
// Equation(s):
// \logic|Mux18~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~54_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux18~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux18~1_combout ),
	.datad(\logic|Add0~54_combout ),
	.cin(gnd),
	.combout(\logic|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux18~2 .lut_mask = 16'hBA98;
defparam \logic|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
fiftyfivenm_lcell_comb \logic|Mux18~3 (
// Equation(s):
// \logic|Mux18~3_combout  = (\op2Mux|out[13]~42_combout  & ((\logic|Mux18~2_combout ) # ((\logic|Mux2~1_combout  & \registers|u2|out[13]~2_combout )))) # (!\op2Mux|out[13]~42_combout  & (\logic|Mux18~2_combout  & ((\registers|u2|out[13]~2_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\op2Mux|out[13]~42_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\registers|u2|out[13]~2_combout ),
	.datad(\logic|Mux18~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux18~3 .lut_mask = 16'hFB80;
defparam \logic|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
fiftyfivenm_lcell_comb \outMux|out[13]~6 (
// Equation(s):
// \outMux|out[13]~6_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a13 )) # (!\WB~input_o  & ((\logic|Mux18~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\logic|Mux18~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[13]~6 .lut_mask = 16'hF5A0;
defparam \outMux|out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \registers|r3|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[13]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[13] .is_wysiwyg = "true";
defparam \registers|r3|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
fiftyfivenm_lcell_comb \registers|u3|Mux18~0 (
// Equation(s):
// \registers|u3|Mux18~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [13])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [13])))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r6|read [13]),
	.datac(\registers|r4|read [13]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux18~0 .lut_mask = 16'hEE50;
defparam \registers|u3|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
fiftyfivenm_lcell_comb \registers|u3|Mux18~1 (
// Equation(s):
// \registers|u3|Mux18~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux18~0_combout  & ((\registers|r7|read [13]))) # (!\registers|u3|Mux18~0_combout  & (\registers|r5|read [13])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux18~0_combout ))))

	.dataa(\registers|r5|read [13]),
	.datab(\registers|r7|read [13]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\registers|u3|Mux18~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux18~1 .lut_mask = 16'hCFA0;
defparam \registers|u3|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
fiftyfivenm_lcell_comb \registers|u3|Mux18~2 (
// Equation(s):
// \registers|u3|Mux18~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux18~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [13])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [13]),
	.datad(\registers|u3|Mux18~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux18~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|Mux18~3 (
// Equation(s):
// \registers|u3|Mux18~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux18~2_combout  & (\registers|r3|read [13])) # (!\registers|u3|Mux18~2_combout  & ((\registers|r2|read [13]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux18~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [13]),
	.datac(\registers|r2|read [13]),
	.datad(\registers|u3|Mux18~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux18~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
fiftyfivenm_lcell_comb \registers|u3|out[13]~45 (
// Equation(s):
// \registers|u3|out[13]~45_combout  = (\registers|u3|Mux18~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux18~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[13]~45 .lut_mask = 16'hFF33;
defparam \registers|u3|out[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
fiftyfivenm_lcell_comb \logic|out~49 (
// Equation(s):
// \logic|out~49_combout  = ((\registers|u2|Mux19~3_combout ) # ((\registers|u3|Mux19~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux19~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux19~3_combout ),
	.cin(gnd),
	.combout(\logic|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~49 .lut_mask = 16'hFF2F;
defparam \logic|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
fiftyfivenm_lcell_comb \logic|out~48 (
// Equation(s):
// \logic|out~48_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux19~3_combout  & \registers|u3|Mux19~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u2|Mux19~3_combout ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux19~3_combout ),
	.cin(gnd),
	.combout(\logic|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~48 .lut_mask = 16'h4505;
defparam \logic|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
fiftyfivenm_lcell_comb \op2Mux|out[12]~41 (
// Equation(s):
// \op2Mux|out[12]~41_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux19~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\registers|u3|Mux19~3_combout ),
	.datac(gnd),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[12]~41 .lut_mask = 16'h4455;
defparam \op2Mux|out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
fiftyfivenm_lcell_comb \logic|Mux19~0 (
// Equation(s):
// \logic|Mux19~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\op2Mux|out[12]~41_combout  $ (\registers|u2|out[12]~3_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\op2Mux|out[12]~41_combout  & 
// !\registers|u2|out[12]~3_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\op2Mux|out[12]~41_combout ),
	.datad(\registers|u2|out[12]~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux19~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
fiftyfivenm_lcell_comb \logic|Mux19~1 (
// Equation(s):
// \logic|Mux19~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux19~0_combout  & ((\registers|u2|out[11]~4_combout ))) # (!\logic|Mux19~0_combout  & (\registers|u2|out[13]~2_combout )))) # (!\logic|Mux2~2_combout  & (((\logic|Mux19~0_combout ))))

	.dataa(\registers|u2|out[13]~2_combout ),
	.datab(\registers|u2|out[11]~4_combout ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\logic|Mux19~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux19~1 .lut_mask = 16'hCFA0;
defparam \logic|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
fiftyfivenm_lcell_comb \logic|Mux19~2 (
// Equation(s):
// \logic|Mux19~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & (\logic|out~48_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux19~1_combout )))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|out~48_combout ),
	.datad(\logic|Mux19~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux19~2 .lut_mask = 16'hD9C8;
defparam \logic|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
fiftyfivenm_lcell_comb \logic|Mux19~3 (
// Equation(s):
// \logic|Mux19~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux19~2_combout  & (\logic|out~49_combout )) # (!\logic|Mux19~2_combout  & ((\logic|Add0~52_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux19~2_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~49_combout ),
	.datac(\logic|Mux19~2_combout ),
	.datad(\logic|Add0~52_combout ),
	.cin(gnd),
	.combout(\logic|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux19~3 .lut_mask = 16'hDAD0;
defparam \logic|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
fiftyfivenm_lcell_comb \outMux|out[12]~7 (
// Equation(s):
// \outMux|out[12]~7_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a12 )) # (!\WB~input_o  & ((\logic|Mux19~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datab(gnd),
	.datac(\WB~input_o ),
	.datad(\logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[12]~7 .lut_mask = 16'hAFA0;
defparam \outMux|out[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \registers|r3|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[12] .is_wysiwyg = "true";
defparam \registers|r3|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
fiftyfivenm_lcell_comb \registers|u3|Mux19~0 (
// Equation(s):
// \registers|u3|Mux19~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\instructions|instructionMemory|out[21]$latch~combout ) # ((\registers|r5|read [12])))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r4|read [12])))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r4|read [12]),
	.datad(\registers|r5|read [12]),
	.cin(gnd),
	.combout(\registers|u3|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux19~0 .lut_mask = 16'hBA98;
defparam \registers|u3|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
fiftyfivenm_lcell_comb \registers|u3|Mux19~1 (
// Equation(s):
// \registers|u3|Mux19~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux19~0_combout  & (\registers|r7|read [12])) # (!\registers|u3|Mux19~0_combout  & ((\registers|r6|read [12]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux19~0_combout ))))

	.dataa(\registers|r7|read [12]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r6|read [12]),
	.datad(\registers|u3|Mux19~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux19~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|Mux19~2 (
// Equation(s):
// \registers|u3|Mux19~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux19~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [12])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [12]),
	.datad(\registers|u3|Mux19~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux19~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
fiftyfivenm_lcell_comb \registers|u3|Mux19~3 (
// Equation(s):
// \registers|u3|Mux19~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux19~2_combout  & (\registers|r3|read [12])) # (!\registers|u3|Mux19~2_combout  & ((\registers|r2|read [12]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux19~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [12]),
	.datac(\registers|r2|read [12]),
	.datad(\registers|u3|Mux19~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux19~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
fiftyfivenm_lcell_comb \registers|u3|out[12]~44 (
// Equation(s):
// \registers|u3|out[12]~44_combout  = (\registers|u3|Mux19~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux19~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[12]~44 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
fiftyfivenm_lcell_comb \logic|Mux20~4 (
// Equation(s):
// \logic|Mux20~4_combout  = (\logic|Mux2~3_combout  & ((\registers|u2|out[10]~5_combout ) # ((!\logic|Mux2~2_combout )))) # (!\logic|Mux2~3_combout  & (((\logic|Mux2~2_combout  & \registers|u2|out[12]~3_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\registers|u2|out[10]~5_combout ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\registers|u2|out[12]~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux20~4 .lut_mask = 16'hDA8A;
defparam \logic|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
fiftyfivenm_lcell_comb \logic|Mux20~8 (
// Equation(s):
// \logic|Mux20~8_combout  = (\ALUop[2]~input_o  & (\ALUop[1]~input_o  $ (((\regRW[1]~input_o  & !\registers|u2|Mux20~3_combout ))))) # (!\ALUop[2]~input_o  & (((\registers|u2|Mux20~3_combout ) # (!\regRW[1]~input_o ))))

	.dataa(\ALUop[2]~input_o ),
	.datab(\ALUop[1]~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux20~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux20~8 .lut_mask = 16'hDD2D;
defparam \logic|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
fiftyfivenm_lcell_comb \logic|Mux20~5 (
// Equation(s):
// \logic|Mux20~5_combout  = (\logic|Mux2~2_combout  & (((\logic|Mux20~4_combout )))) # (!\logic|Mux2~2_combout  & ((\op2Mux|out[11]~8_combout  & (\logic|Mux20~4_combout  & !\logic|Mux20~8_combout )) # (!\op2Mux|out[11]~8_combout  & ((\logic|Mux20~8_combout 
// )))))

	.dataa(\op2Mux|out[11]~8_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\logic|Mux20~4_combout ),
	.datad(\logic|Mux20~8_combout ),
	.cin(gnd),
	.combout(\logic|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux20~5 .lut_mask = 16'hD1E0;
defparam \logic|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
fiftyfivenm_lcell_comb \logic|Mux20~6 (
// Equation(s):
// \logic|Mux20~6_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~50_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux20~5_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux20~5_combout ),
	.datad(\logic|Add0~50_combout ),
	.cin(gnd),
	.combout(\logic|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux20~6 .lut_mask = 16'hBA98;
defparam \logic|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
fiftyfivenm_lcell_comb \logic|Mux20~7 (
// Equation(s):
// \logic|Mux20~7_combout  = (\op2Mux|out[11]~8_combout  & ((\logic|Mux20~6_combout ) # ((\logic|Mux2~1_combout  & \registers|u2|out[11]~4_combout )))) # (!\op2Mux|out[11]~8_combout  & (\logic|Mux20~6_combout  & ((\registers|u2|out[11]~4_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\op2Mux|out[11]~8_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\registers|u2|out[11]~4_combout ),
	.datad(\logic|Mux20~6_combout ),
	.cin(gnd),
	.combout(\logic|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux20~7 .lut_mask = 16'hFB80;
defparam \logic|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
fiftyfivenm_lcell_comb \outMux|out[11]~8 (
// Equation(s):
// \outMux|out[11]~8_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a11 )) # (!\WB~input_o  & ((\logic|Mux20~7_combout )))

	.dataa(gnd),
	.datab(\memory|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\WB~input_o ),
	.datad(\logic|Mux20~7_combout ),
	.cin(gnd),
	.combout(\outMux|out[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[11]~8 .lut_mask = 16'hCFC0;
defparam \outMux|out[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \registers|r3|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[11] .is_wysiwyg = "true";
defparam \registers|r3|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
fiftyfivenm_lcell_comb \registers|u3|Mux20~0 (
// Equation(s):
// \registers|u3|Mux20~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [11])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [11])))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r6|read [11]),
	.datac(\instructions|instructionMemory|out[21]$latch~combout ),
	.datad(\registers|r4|read [11]),
	.cin(gnd),
	.combout(\registers|u3|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux20~0 .lut_mask = 16'hE5E0;
defparam \registers|u3|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|Mux20~1 (
// Equation(s):
// \registers|u3|Mux20~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux20~0_combout  & ((\registers|r7|read [11]))) # (!\registers|u3|Mux20~0_combout  & (\registers|r5|read [11])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux20~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [11]),
	.datac(\registers|u3|Mux20~0_combout ),
	.datad(\registers|r7|read [11]),
	.cin(gnd),
	.combout(\registers|u3|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux20~1 .lut_mask = 16'hF858;
defparam \registers|u3|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
fiftyfivenm_lcell_comb \registers|u3|Mux20~2 (
// Equation(s):
// \registers|u3|Mux20~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux20~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [11])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [11]),
	.datad(\registers|u3|Mux20~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux20~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
fiftyfivenm_lcell_comb \registers|u3|Mux20~3 (
// Equation(s):
// \registers|u3|Mux20~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux20~2_combout  & (\registers|r3|read [11])) # (!\registers|u3|Mux20~2_combout  & ((\registers|r2|read [11]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux20~2_combout ))))

	.dataa(\registers|r3|read [11]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [11]),
	.datad(\registers|u3|Mux20~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux20~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
fiftyfivenm_lcell_comb \registers|u3|out[11]~0 (
// Equation(s):
// \registers|u3|out[11]~0_combout  = (\registers|u3|Mux20~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux20~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[11]~0 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
fiftyfivenm_lcell_comb \logic|Mux21~6 (
// Equation(s):
// \logic|Mux21~6_combout  = (\logic|Mux2~0_combout  & (((\op2Mux|out[10]~9_combout ) # (\registers|u2|Mux21~3_combout )) # (!\regRW[1]~input_o ))) # (!\logic|Mux2~0_combout  & (\op2Mux|out[10]~9_combout  & ((\registers|u2|Mux21~3_combout ) # 
// (!\regRW[1]~input_o ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\op2Mux|out[10]~9_combout ),
	.datad(\registers|u2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux21~6 .lut_mask = 16'hFAB2;
defparam \logic|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
fiftyfivenm_lcell_comb \logic|Mux21~4 (
// Equation(s):
// \logic|Mux21~4_combout  = (\logic|Mux2~2_combout ) # ((\logic|Mux2~0_combout ) # (\op2Mux|out[10]~9_combout  $ (\registers|u2|out[10]~5_combout )))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\op2Mux|out[10]~9_combout ),
	.datac(\registers|u2|out[10]~5_combout ),
	.datad(\logic|Mux2~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux21~4 .lut_mask = 16'hFFBE;
defparam \logic|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
fiftyfivenm_lcell_comb \logic|Mux21~2 (
// Equation(s):
// \logic|Mux21~2_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\registers|u2|out[9]~6_combout )) # (!\logic|Mux2~3_combout  & ((\registers|u2|out[11]~4_combout ))))) # (!\logic|Mux2~2_combout  & (\logic|Mux2~3_combout ))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[9]~6_combout ),
	.datad(\registers|u2|out[11]~4_combout ),
	.cin(gnd),
	.combout(\logic|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux21~2 .lut_mask = 16'hE6C4;
defparam \logic|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
fiftyfivenm_lcell_comb \logic|Mux21~3 (
// Equation(s):
// \logic|Mux21~3_combout  = (\logic|Mux2~0_combout  & (\logic|Add0~48_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux21~2_combout )))

	.dataa(gnd),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Add0~48_combout ),
	.datad(\logic|Mux21~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux21~3 .lut_mask = 16'hF3C0;
defparam \logic|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
fiftyfivenm_lcell_comb \logic|Mux21~5 (
// Equation(s):
// \logic|Mux21~5_combout  = (\logic|Mux2~1_combout  & (\logic|Mux21~6_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux21~4_combout  & ((\logic|Mux21~3_combout ))) # (!\logic|Mux21~4_combout  & (!\logic|Mux21~6_combout  & !\logic|Mux21~3_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux21~6_combout ),
	.datac(\logic|Mux21~4_combout ),
	.datad(\logic|Mux21~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux21~5 .lut_mask = 16'hD889;
defparam \logic|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
fiftyfivenm_lcell_comb \outMux|out[10]~9 (
// Equation(s):
// \outMux|out[10]~9_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a10 )) # (!\WB~input_o  & ((\logic|Mux21~5_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\logic|Mux21~5_combout ),
	.cin(gnd),
	.combout(\outMux|out[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[10]~9 .lut_mask = 16'hF5A0;
defparam \outMux|out[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \registers|r3|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[10]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[10] .is_wysiwyg = "true";
defparam \registers|r3|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
fiftyfivenm_lcell_comb \registers|u3|Mux21~0 (
// Equation(s):
// \registers|u3|Mux21~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [10]))) # (!\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r4|read [10]))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r4|read [10]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\registers|r5|read [10]),
	.cin(gnd),
	.combout(\registers|u3|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux21~0 .lut_mask = 16'hF4A4;
defparam \registers|u3|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
fiftyfivenm_lcell_comb \registers|u3|Mux21~1 (
// Equation(s):
// \registers|u3|Mux21~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux21~0_combout  & (\registers|r7|read [10])) # (!\registers|u3|Mux21~0_combout  & ((\registers|r6|read [10]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux21~0_combout ))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r7|read [10]),
	.datac(\registers|r6|read [10]),
	.datad(\registers|u3|Mux21~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux21~1 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
fiftyfivenm_lcell_comb \registers|u3|Mux21~2 (
// Equation(s):
// \registers|u3|Mux21~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux21~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [10])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [10]),
	.datad(\registers|u3|Mux21~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux21~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
fiftyfivenm_lcell_comb \registers|u3|Mux21~3 (
// Equation(s):
// \registers|u3|Mux21~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux21~2_combout  & (\registers|r3|read [10])) # (!\registers|u3|Mux21~2_combout  & ((\registers|r2|read [10]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux21~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [10]),
	.datac(\registers|r2|read [10]),
	.datad(\registers|u3|Mux21~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux21~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
fiftyfivenm_lcell_comb \registers|u3|out[10]~1 (
// Equation(s):
// \registers|u3|out[10]~1_combout  = (\registers|u3|Mux21~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux21~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[10]~1 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
fiftyfivenm_lcell_comb \op2Mux|out[9]~40 (
// Equation(s):
// \op2Mux|out[9]~40_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux22~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\registers|u3|Mux22~3_combout ),
	.datac(gnd),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[9]~40 .lut_mask = 16'h00DD;
defparam \op2Mux|out[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
fiftyfivenm_lcell_comb \logic|out~46 (
// Equation(s):
// \logic|out~46_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux22~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux22~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux22~3_combout ),
	.datad(\registers|u3|Mux22~3_combout ),
	.cin(gnd),
	.combout(\logic|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~46 .lut_mask = 16'hC6E4;
defparam \logic|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
fiftyfivenm_lcell_comb \logic|out~47 (
// Equation(s):
// \logic|out~47_combout  = ((\registers|u2|Mux22~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux22~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux22~3_combout ),
	.datad(\registers|u2|Mux22~3_combout ),
	.cin(gnd),
	.combout(\logic|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~47 .lut_mask = 16'hFF73;
defparam \logic|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
fiftyfivenm_lcell_comb \logic|Mux22~0 (
// Equation(s):
// \logic|Mux22~0_combout  = (\logic|Mux2~2_combout  & ((\registers|u2|out[10]~5_combout ) # ((\logic|Mux2~3_combout )))) # (!\logic|Mux2~2_combout  & (((!\logic|Mux2~3_combout  & !\logic|out~47_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[10]~5_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\logic|out~47_combout ),
	.cin(gnd),
	.combout(\logic|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux22~0 .lut_mask = 16'hA8AD;
defparam \logic|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
fiftyfivenm_lcell_comb \logic|Mux22~1 (
// Equation(s):
// \logic|Mux22~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux22~0_combout  & ((\registers|u2|out[8]~7_combout ))) # (!\logic|Mux22~0_combout  & (\logic|out~46_combout )))) # (!\logic|Mux2~3_combout  & (((\logic|Mux22~0_combout ))))

	.dataa(\logic|out~46_combout ),
	.datab(\registers|u2|out[8]~7_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\logic|Mux22~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux22~1 .lut_mask = 16'hCFA0;
defparam \logic|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
fiftyfivenm_lcell_comb \logic|Mux22~2 (
// Equation(s):
// \logic|Mux22~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~46_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux22~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux22~1_combout ),
	.datad(\logic|Add0~46_combout ),
	.cin(gnd),
	.combout(\logic|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux22~2 .lut_mask = 16'hBA98;
defparam \logic|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
fiftyfivenm_lcell_comb \logic|Mux22~3 (
// Equation(s):
// \logic|Mux22~3_combout  = (\registers|u2|out[9]~6_combout  & ((\logic|Mux22~2_combout ) # ((\logic|Mux2~1_combout  & \op2Mux|out[9]~40_combout )))) # (!\registers|u2|out[9]~6_combout  & (\logic|Mux22~2_combout  & ((\op2Mux|out[9]~40_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\registers|u2|out[9]~6_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\op2Mux|out[9]~40_combout ),
	.datad(\logic|Mux22~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux22~3 .lut_mask = 16'hFB80;
defparam \logic|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
fiftyfivenm_lcell_comb \outMux|out[9]~10 (
// Equation(s):
// \outMux|out[9]~10_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a9 )) # (!\WB~input_o  & ((\logic|Mux22~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\logic|Mux22~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[9]~10 .lut_mask = 16'hF5A0;
defparam \outMux|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \registers|r3|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[9] .is_wysiwyg = "true";
defparam \registers|r3|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
fiftyfivenm_lcell_comb \registers|u3|Mux22~0 (
// Equation(s):
// \registers|u3|Mux22~0_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & (((\instructions|instructionMemory|out[21]$latch~combout )))) # (!\instructions|instructionMemory|out[20]$latch~combout  & 
// ((\instructions|instructionMemory|out[21]$latch~combout  & (\registers|r6|read [9])) # (!\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|r4|read [9])))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r6|read [9]),
	.datac(\registers|r4|read [9]),
	.datad(\instructions|instructionMemory|out[21]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux22~0 .lut_mask = 16'hEE50;
defparam \registers|u3|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
fiftyfivenm_lcell_comb \registers|u3|Mux22~1 (
// Equation(s):
// \registers|u3|Mux22~1_combout  = (\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|u3|Mux22~0_combout  & ((\registers|r7|read [9]))) # (!\registers|u3|Mux22~0_combout  & (\registers|r5|read [9])))) # 
// (!\instructions|instructionMemory|out[20]$latch~combout  & (((\registers|u3|Mux22~0_combout ))))

	.dataa(\instructions|instructionMemory|out[20]$latch~combout ),
	.datab(\registers|r5|read [9]),
	.datac(\registers|r7|read [9]),
	.datad(\registers|u3|Mux22~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux22~1 .lut_mask = 16'hF588;
defparam \registers|u3|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
fiftyfivenm_lcell_comb \registers|u3|Mux22~2 (
// Equation(s):
// \registers|u3|Mux22~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux22~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [9])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [9]),
	.datad(\registers|u3|Mux22~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux22~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
fiftyfivenm_lcell_comb \registers|u3|Mux22~3 (
// Equation(s):
// \registers|u3|Mux22~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux22~2_combout  & (\registers|r3|read [9])) # (!\registers|u3|Mux22~2_combout  & ((\registers|r2|read [9]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux22~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [9]),
	.datac(\registers|r2|read [9]),
	.datad(\registers|u3|Mux22~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux22~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
fiftyfivenm_lcell_comb \registers|u3|out[9]~43 (
// Equation(s):
// \registers|u3|out[9]~43_combout  = (\registers|u3|Mux22~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u3|Mux22~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[9]~43 .lut_mask = 16'hFF55;
defparam \registers|u3|out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
fiftyfivenm_lcell_comb \logic|out~45 (
// Equation(s):
// \logic|out~45_combout  = ((\registers|u2|Mux23~3_combout ) # ((\registers|u3|Mux23~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux23~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux23~3_combout ),
	.cin(gnd),
	.combout(\logic|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~45 .lut_mask = 16'hFF2F;
defparam \logic|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
fiftyfivenm_lcell_comb \op2Mux|out[8]~39 (
// Equation(s):
// \op2Mux|out[8]~39_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux23~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux23~3_combout ),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[8]~39 .lut_mask = 16'h3033;
defparam \op2Mux|out[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
fiftyfivenm_lcell_comb \logic|Mux23~0 (
// Equation(s):
// \logic|Mux23~0_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\registers|u2|out[8]~7_combout  $ (\op2Mux|out[8]~39_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\registers|u2|out[8]~7_combout  & !\op2Mux|out[8]~39_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[8]~7_combout ),
	.datad(\op2Mux|out[8]~39_combout ),
	.cin(gnd),
	.combout(\logic|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux23~0 .lut_mask = 16'h8CC9;
defparam \logic|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
fiftyfivenm_lcell_comb \logic|Mux23~1 (
// Equation(s):
// \logic|Mux23~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux23~0_combout  & ((\registers|u2|out[7]~8_combout ))) # (!\logic|Mux23~0_combout  & (\registers|u2|out[9]~6_combout )))) # (!\logic|Mux2~2_combout  & (((\logic|Mux23~0_combout ))))

	.dataa(\registers|u2|out[9]~6_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[7]~8_combout ),
	.datad(\logic|Mux23~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux23~1 .lut_mask = 16'hF388;
defparam \logic|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
fiftyfivenm_lcell_comb \logic|out~44 (
// Equation(s):
// \logic|out~44_combout  = (!\ALUsrc~input_o  & (((\registers|u2|Mux23~3_combout  & \registers|u3|Mux23~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\registers|u2|Mux23~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux23~3_combout ),
	.cin(gnd),
	.combout(\logic|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~44 .lut_mask = 16'h2303;
defparam \logic|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
fiftyfivenm_lcell_comb \logic|Mux23~2 (
// Equation(s):
// \logic|Mux23~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & ((\logic|out~44_combout ))) # (!\logic|Mux2~1_combout  & (\logic|Mux23~1_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux23~1_combout ),
	.datad(\logic|out~44_combout ),
	.cin(gnd),
	.combout(\logic|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux23~2 .lut_mask = 16'hDC98;
defparam \logic|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
fiftyfivenm_lcell_comb \logic|Mux23~3 (
// Equation(s):
// \logic|Mux23~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux23~2_combout  & (\logic|out~45_combout )) # (!\logic|Mux23~2_combout  & ((\logic|Add0~44_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux23~2_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~45_combout ),
	.datac(\logic|Add0~44_combout ),
	.datad(\logic|Mux23~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux23~3 .lut_mask = 16'hDDA0;
defparam \logic|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
fiftyfivenm_lcell_comb \outMux|out[8]~11 (
// Equation(s):
// \outMux|out[8]~11_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a8 )) # (!\WB~input_o  & ((\logic|Mux23~3_combout )))

	.dataa(\WB~input_o ),
	.datab(gnd),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\logic|Mux23~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[8]~11 .lut_mask = 16'hF5A0;
defparam \outMux|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \registers|r3|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[8] .is_wysiwyg = "true";
defparam \registers|r3|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
fiftyfivenm_lcell_comb \registers|u3|Mux23~0 (
// Equation(s):
// \registers|u3|Mux23~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r5|read [8])) # (!\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r4|read [8])))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r5|read [8]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\registers|r4|read [8]),
	.cin(gnd),
	.combout(\registers|u3|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux23~0 .lut_mask = 16'hE5E0;
defparam \registers|u3|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
fiftyfivenm_lcell_comb \registers|u3|Mux23~1 (
// Equation(s):
// \registers|u3|Mux23~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux23~0_combout  & (\registers|r7|read [8])) # (!\registers|u3|Mux23~0_combout  & ((\registers|r6|read [8]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux23~0_combout ))))

	.dataa(\registers|r7|read [8]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r6|read [8]),
	.datad(\registers|u3|Mux23~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux23~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
fiftyfivenm_lcell_comb \registers|u3|Mux23~2 (
// Equation(s):
// \registers|u3|Mux23~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux23~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [8])))) # (!\registers|u3|Mux0~1_combout  & 
// (\registers|u3|Mux0~2_combout ))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|u3|Mux0~2_combout ),
	.datac(\registers|r1|read [8]),
	.datad(\registers|u3|Mux23~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux23~2 .lut_mask = 16'hEC64;
defparam \registers|u3|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
fiftyfivenm_lcell_comb \registers|u3|Mux23~3 (
// Equation(s):
// \registers|u3|Mux23~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux23~2_combout  & (\registers|r3|read [8])) # (!\registers|u3|Mux23~2_combout  & ((\registers|r2|read [8]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux23~2_combout ))))

	.dataa(\registers|u3|Mux0~0_combout ),
	.datab(\registers|r3|read [8]),
	.datac(\registers|r2|read [8]),
	.datad(\registers|u3|Mux23~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux23~3 .lut_mask = 16'hDDA0;
defparam \registers|u3|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
fiftyfivenm_lcell_comb \registers|u3|out[8]~42 (
// Equation(s):
// \registers|u3|out[8]~42_combout  = (\registers|u3|Mux23~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u3|Mux23~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|u3|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[8]~42 .lut_mask = 16'hF5F5;
defparam \registers|u3|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
fiftyfivenm_lcell_comb \op2Mux|out[7]~38 (
// Equation(s):
// \op2Mux|out[7]~38_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux24~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux24~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[7]~38 .lut_mask = 16'h00F3;
defparam \op2Mux|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
fiftyfivenm_lcell_comb \logic|out~42 (
// Equation(s):
// \logic|out~42_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux24~3_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux24~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux24~3_combout ),
	.datad(\registers|u2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\logic|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~42 .lut_mask = 16'hAE62;
defparam \logic|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
fiftyfivenm_lcell_comb \logic|out~43 (
// Equation(s):
// \logic|out~43_combout  = ((\registers|u2|Mux24~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux24~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux24~3_combout ),
	.datad(\registers|u2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\logic|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~43 .lut_mask = 16'hFF73;
defparam \logic|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
fiftyfivenm_lcell_comb \logic|Mux24~0 (
// Equation(s):
// \logic|Mux24~0_combout  = (\logic|Mux2~2_combout  & (((\logic|Mux2~3_combout ) # (\registers|u2|out[8]~7_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|out~43_combout  & (!\logic|Mux2~3_combout )))

	.dataa(\logic|out~43_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\registers|u2|out[8]~7_combout ),
	.cin(gnd),
	.combout(\logic|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux24~0 .lut_mask = 16'hCDC1;
defparam \logic|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
fiftyfivenm_lcell_comb \logic|Mux24~1 (
// Equation(s):
// \logic|Mux24~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux24~0_combout  & ((\registers|u2|out[6]~9_combout ))) # (!\logic|Mux24~0_combout  & (\logic|out~42_combout )))) # (!\logic|Mux2~3_combout  & (((\logic|Mux24~0_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|out~42_combout ),
	.datac(\registers|u2|out[6]~9_combout ),
	.datad(\logic|Mux24~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux24~1 .lut_mask = 16'hF588;
defparam \logic|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
fiftyfivenm_lcell_comb \logic|Mux24~2 (
// Equation(s):
// \logic|Mux24~2_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout ) # ((\logic|Add0~42_combout )))) # (!\logic|Mux2~0_combout  & (!\logic|Mux2~1_combout  & (\logic|Mux24~1_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux24~1_combout ),
	.datad(\logic|Add0~42_combout ),
	.cin(gnd),
	.combout(\logic|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux24~2 .lut_mask = 16'hBA98;
defparam \logic|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
fiftyfivenm_lcell_comb \logic|Mux24~3 (
// Equation(s):
// \logic|Mux24~3_combout  = (\logic|Mux2~1_combout  & ((\registers|u2|out[7]~8_combout  & ((\op2Mux|out[7]~38_combout ) # (\logic|Mux24~2_combout ))) # (!\registers|u2|out[7]~8_combout  & (\op2Mux|out[7]~38_combout  & \logic|Mux24~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux24~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\registers|u2|out[7]~8_combout ),
	.datac(\op2Mux|out[7]~38_combout ),
	.datad(\logic|Mux24~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux24~3 .lut_mask = 16'hFD80;
defparam \logic|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
fiftyfivenm_lcell_comb \outMux|out[7]~12 (
// Equation(s):
// \outMux|out[7]~12_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\WB~input_o  & ((\logic|Mux24~3_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\logic|Mux24~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[7]~12 .lut_mask = 16'hF3C0;
defparam \outMux|out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \registers|r2|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[7] .is_wysiwyg = "true";
defparam \registers|r2|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
fiftyfivenm_lcell_comb \registers|u2|Mux24~0 (
// Equation(s):
// \registers|u2|Mux24~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\registers|r6|read [7]) # (\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (\registers|r4|read [7] & ((!\instructions|instructionMemory|out[15]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\registers|r4|read [7]),
	.datac(\registers|r6|read [7]),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux24~0 .lut_mask = 16'hAAE4;
defparam \registers|u2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
fiftyfivenm_lcell_comb \registers|u2|Mux24~1 (
// Equation(s):
// \registers|u2|Mux24~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux24~0_combout  & ((\registers|r7|read [7]))) # (!\registers|u2|Mux24~0_combout  & (\registers|r5|read [7])))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux24~0_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [7]),
	.datac(\registers|u2|Mux24~0_combout ),
	.datad(\registers|r7|read [7]),
	.cin(gnd),
	.combout(\registers|u2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux24~1 .lut_mask = 16'hF858;
defparam \registers|u2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
fiftyfivenm_lcell_comb \registers|u2|Mux24~2 (
// Equation(s):
// \registers|u2|Mux24~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux24~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [7])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|u2|Mux26~1_combout ),
	.datab(\registers|r1|read [7]),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux24~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux24~2 .lut_mask = 16'hF858;
defparam \registers|u2|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
fiftyfivenm_lcell_comb \registers|u2|Mux24~3 (
// Equation(s):
// \registers|u2|Mux24~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux24~2_combout  & ((\registers|r3|read [7]))) # (!\registers|u2|Mux24~2_combout  & (\registers|r2|read [7])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux24~2_combout ))))

	.dataa(\registers|r2|read [7]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [7]),
	.datad(\registers|u2|Mux24~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux24~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
fiftyfivenm_lcell_comb \registers|u2|out[7]~8 (
// Equation(s):
// \registers|u2|out[7]~8_combout  = (\registers|u2|Mux24~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[7]~8 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
fiftyfivenm_lcell_comb \op2Mux|out[6]~37 (
// Equation(s):
// \op2Mux|out[6]~37_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux25~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(gnd),
	.datab(\ALUsrc~input_o ),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux25~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[6]~37 .lut_mask = 16'h3303;
defparam \op2Mux|out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
fiftyfivenm_lcell_comb \logic|Mux25~0 (
// Equation(s):
// \logic|Mux25~0_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout ) # (\registers|u2|out[6]~9_combout  $ (\op2Mux|out[6]~37_combout )))) # (!\logic|Mux2~3_combout  & (!\logic|Mux2~2_combout  & (!\registers|u2|out[6]~9_combout  & 
// !\op2Mux|out[6]~37_combout )))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[6]~9_combout ),
	.datad(\op2Mux|out[6]~37_combout ),
	.cin(gnd),
	.combout(\logic|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux25~0 .lut_mask = 16'h8AA9;
defparam \logic|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
fiftyfivenm_lcell_comb \logic|Mux25~1 (
// Equation(s):
// \logic|Mux25~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux25~0_combout  & ((\registers|u2|out[5]~10_combout ))) # (!\logic|Mux25~0_combout  & (\registers|u2|out[7]~8_combout )))) # (!\logic|Mux2~2_combout  & (((\logic|Mux25~0_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\registers|u2|out[7]~8_combout ),
	.datac(\registers|u2|out[5]~10_combout ),
	.datad(\logic|Mux25~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux25~1 .lut_mask = 16'hF588;
defparam \logic|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
fiftyfivenm_lcell_comb \logic|out~40 (
// Equation(s):
// \logic|out~40_combout  = (!\ALUsrc~input_o  & (((\registers|u3|Mux25~3_combout  & \registers|u2|Mux25~3_combout )) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux25~3_combout ),
	.datad(\registers|u2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\logic|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~40 .lut_mask = 16'h5111;
defparam \logic|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
fiftyfivenm_lcell_comb \logic|Mux25~2 (
// Equation(s):
// \logic|Mux25~2_combout  = (\logic|Mux2~0_combout  & (\logic|Mux2~1_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux2~1_combout  & ((\logic|out~40_combout ))) # (!\logic|Mux2~1_combout  & (\logic|Mux25~1_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux25~1_combout ),
	.datad(\logic|out~40_combout ),
	.cin(gnd),
	.combout(\logic|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux25~2 .lut_mask = 16'hDC98;
defparam \logic|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
fiftyfivenm_lcell_comb \logic|out~41 (
// Equation(s):
// \logic|out~41_combout  = ((\registers|u2|Mux25~3_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux25~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u3|Mux25~3_combout ),
	.datad(\registers|u2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\logic|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~41 .lut_mask = 16'hFF73;
defparam \logic|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
fiftyfivenm_lcell_comb \logic|Mux25~3 (
// Equation(s):
// \logic|Mux25~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux25~2_combout  & (\logic|out~41_combout )) # (!\logic|Mux25~2_combout  & ((\logic|Add0~40_combout ))))) # (!\logic|Mux2~0_combout  & (\logic|Mux25~2_combout ))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|Mux25~2_combout ),
	.datac(\logic|out~41_combout ),
	.datad(\logic|Add0~40_combout ),
	.cin(gnd),
	.combout(\logic|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux25~3 .lut_mask = 16'hE6C4;
defparam \logic|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
fiftyfivenm_lcell_comb \outMux|out[6]~13 (
// Equation(s):
// \outMux|out[6]~13_combout  = (\WB~input_o  & ((\memory|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\WB~input_o  & (\logic|Mux25~3_combout ))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\logic|Mux25~3_combout ),
	.datad(\memory|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\outMux|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[6]~13 .lut_mask = 16'hFC30;
defparam \outMux|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
fiftyfivenm_lcell_comb \registers|r3|read[6]~feeder (
// Equation(s):
// \registers|r3|read[6]~feeder_combout  = \outMux|out[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r3|read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[6]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r3|read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \registers|r3|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[6] .is_wysiwyg = "true";
defparam \registers|r3|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
fiftyfivenm_lcell_comb \registers|u3|Mux25~0 (
// Equation(s):
// \registers|u3|Mux25~0_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & (((\instructions|instructionMemory|out[20]$latch~combout )))) # (!\instructions|instructionMemory|out[21]$latch~combout  & 
// ((\instructions|instructionMemory|out[20]$latch~combout  & ((\registers|r5|read [6]))) # (!\instructions|instructionMemory|out[20]$latch~combout  & (\registers|r4|read [6]))))

	.dataa(\instructions|instructionMemory|out[21]$latch~combout ),
	.datab(\registers|r4|read [6]),
	.datac(\instructions|instructionMemory|out[20]$latch~combout ),
	.datad(\registers|r5|read [6]),
	.cin(gnd),
	.combout(\registers|u3|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux25~0 .lut_mask = 16'hF4A4;
defparam \registers|u3|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
fiftyfivenm_lcell_comb \registers|u3|Mux25~1 (
// Equation(s):
// \registers|u3|Mux25~1_combout  = (\instructions|instructionMemory|out[21]$latch~combout  & ((\registers|u3|Mux25~0_combout  & (\registers|r7|read [6])) # (!\registers|u3|Mux25~0_combout  & ((\registers|r6|read [6]))))) # 
// (!\instructions|instructionMemory|out[21]$latch~combout  & (((\registers|u3|Mux25~0_combout ))))

	.dataa(\registers|r7|read [6]),
	.datab(\instructions|instructionMemory|out[21]$latch~combout ),
	.datac(\registers|r6|read [6]),
	.datad(\registers|u3|Mux25~0_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux25~1 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
fiftyfivenm_lcell_comb \registers|u3|Mux25~2 (
// Equation(s):
// \registers|u3|Mux25~2_combout  = (\registers|u3|Mux0~1_combout  & ((\registers|u3|Mux0~2_combout  & ((\registers|u3|Mux25~1_combout ))) # (!\registers|u3|Mux0~2_combout  & (\registers|r1|read [6])))) # (!\registers|u3|Mux0~1_combout  & 
// (((\registers|u3|Mux0~2_combout ))))

	.dataa(\registers|u3|Mux0~1_combout ),
	.datab(\registers|r1|read [6]),
	.datac(\registers|u3|Mux0~2_combout ),
	.datad(\registers|u3|Mux25~1_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux25~2 .lut_mask = 16'hF858;
defparam \registers|u3|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
fiftyfivenm_lcell_comb \registers|u3|Mux25~3 (
// Equation(s):
// \registers|u3|Mux25~3_combout  = (\registers|u3|Mux0~0_combout  & ((\registers|u3|Mux25~2_combout  & (\registers|r3|read [6])) # (!\registers|u3|Mux25~2_combout  & ((\registers|r2|read [6]))))) # (!\registers|u3|Mux0~0_combout  & 
// (((\registers|u3|Mux25~2_combout ))))

	.dataa(\registers|r3|read [6]),
	.datab(\registers|u3|Mux0~0_combout ),
	.datac(\registers|r2|read [6]),
	.datad(\registers|u3|Mux25~2_combout ),
	.cin(gnd),
	.combout(\registers|u3|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|Mux25~3 .lut_mask = 16'hBBC0;
defparam \registers|u3|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
fiftyfivenm_lcell_comb \registers|u3|out[6]~40 (
// Equation(s):
// \registers|u3|out[6]~40_combout  = (\registers|u3|Mux25~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u3|Mux25~3_combout ),
	.cin(gnd),
	.combout(\registers|u3|out[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u3|out[6]~40 .lut_mask = 16'hFF0F;
defparam \registers|u3|out[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
fiftyfivenm_lcell_comb \op2Mux|out[5]~36 (
// Equation(s):
// \op2Mux|out[5]~36_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux26~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux26~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\op2Mux|out[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[5]~36 .lut_mask = 16'h3131;
defparam \op2Mux|out[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
fiftyfivenm_lcell_comb \logic|out~38 (
// Equation(s):
// \logic|out~38_combout  = (\regRW[1]~input_o  & (\registers|u2|Mux26~6_combout  $ (((!\ALUsrc~input_o  & \registers|u3|Mux26~3_combout ))))) # (!\regRW[1]~input_o  & (\ALUsrc~input_o ))

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u3|Mux26~3_combout ),
	.datad(\registers|u2|Mux26~6_combout ),
	.cin(gnd),
	.combout(\logic|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~38 .lut_mask = 16'hCE64;
defparam \logic|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
fiftyfivenm_lcell_comb \logic|out~39 (
// Equation(s):
// \logic|out~39_combout  = ((\registers|u2|Mux26~6_combout ) # ((!\ALUsrc~input_o  & \registers|u3|Mux26~3_combout ))) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(\ALUsrc~input_o ),
	.datac(\registers|u2|Mux26~6_combout ),
	.datad(\registers|u3|Mux26~3_combout ),
	.cin(gnd),
	.combout(\logic|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~39 .lut_mask = 16'hF7F5;
defparam \logic|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
fiftyfivenm_lcell_comb \logic|Mux26~0 (
// Equation(s):
// \logic|Mux26~0_combout  = (\logic|Mux2~3_combout  & (\logic|Mux2~2_combout )) # (!\logic|Mux2~3_combout  & ((\logic|Mux2~2_combout  & (\registers|u2|out[6]~9_combout )) # (!\logic|Mux2~2_combout  & ((!\logic|out~39_combout )))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux2~2_combout ),
	.datac(\registers|u2|out[6]~9_combout ),
	.datad(\logic|out~39_combout ),
	.cin(gnd),
	.combout(\logic|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux26~0 .lut_mask = 16'hC8D9;
defparam \logic|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
fiftyfivenm_lcell_comb \logic|Mux26~1 (
// Equation(s):
// \logic|Mux26~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux26~0_combout  & (\registers|u2|out[4]~11_combout )) # (!\logic|Mux26~0_combout  & ((\logic|out~38_combout ))))) # (!\logic|Mux2~3_combout  & (((\logic|Mux26~0_combout ))))

	.dataa(\registers|u2|out[4]~11_combout ),
	.datab(\logic|out~38_combout ),
	.datac(\logic|Mux2~3_combout ),
	.datad(\logic|Mux26~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux26~1 .lut_mask = 16'hAFC0;
defparam \logic|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
fiftyfivenm_lcell_comb \logic|Mux26~2 (
// Equation(s):
// \logic|Mux26~2_combout  = (\logic|Mux2~1_combout  & (\logic|Mux2~0_combout )) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & ((\logic|Add0~38_combout ))) # (!\logic|Mux2~0_combout  & (\logic|Mux26~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Mux26~1_combout ),
	.datad(\logic|Add0~38_combout ),
	.cin(gnd),
	.combout(\logic|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux26~2 .lut_mask = 16'hDC98;
defparam \logic|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
fiftyfivenm_lcell_comb \logic|Mux26~3 (
// Equation(s):
// \logic|Mux26~3_combout  = (\logic|Mux2~1_combout  & ((\registers|u2|out[5]~10_combout  & ((\op2Mux|out[5]~36_combout ) # (\logic|Mux26~2_combout ))) # (!\registers|u2|out[5]~10_combout  & (\op2Mux|out[5]~36_combout  & \logic|Mux26~2_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux26~2_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\registers|u2|out[5]~10_combout ),
	.datac(\op2Mux|out[5]~36_combout ),
	.datad(\logic|Mux26~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux26~3 .lut_mask = 16'hFD80;
defparam \logic|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
fiftyfivenm_lcell_comb \outMux|out[5]~14 (
// Equation(s):
// \outMux|out[5]~14_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\WB~input_o  & ((\logic|Mux26~3_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\WB~input_o ),
	.datac(gnd),
	.datad(\logic|Mux26~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[5]~14 .lut_mask = 16'hBB88;
defparam \outMux|out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \registers|r2|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[5] .is_wysiwyg = "true";
defparam \registers|r2|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
fiftyfivenm_lcell_comb \registers|u2|Mux26~3 (
// Equation(s):
// \registers|u2|Mux26~3_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r6|read [5]) # ((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (((\registers|r4|read [5] & !\instructions|instructionMemory|out[15]$latch~combout ))))

	.dataa(\instructions|instructionMemory|out[16]$latch~combout ),
	.datab(\registers|r6|read [5]),
	.datac(\registers|r4|read [5]),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~3 .lut_mask = 16'hAAD8;
defparam \registers|u2|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
fiftyfivenm_lcell_comb \registers|u2|Mux26~4 (
// Equation(s):
// \registers|u2|Mux26~4_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux26~3_combout  & (\registers|r7|read [5])) # (!\registers|u2|Mux26~3_combout  & ((\registers|r5|read [5]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux26~3_combout ))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r7|read [5]),
	.datac(\registers|r5|read [5]),
	.datad(\registers|u2|Mux26~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~4 .lut_mask = 16'hDDA0;
defparam \registers|u2|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
fiftyfivenm_lcell_comb \registers|u2|Mux26~5 (
// Equation(s):
// \registers|u2|Mux26~5_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux26~4_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [5] & ((\registers|u2|Mux26~1_combout ))))

	.dataa(\registers|r1|read [5]),
	.datab(\registers|u2|Mux26~4_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~5 .lut_mask = 16'hCAF0;
defparam \registers|u2|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
fiftyfivenm_lcell_comb \registers|u2|Mux26~6 (
// Equation(s):
// \registers|u2|Mux26~6_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux26~5_combout  & ((\registers|r3|read [5]))) # (!\registers|u2|Mux26~5_combout  & (\registers|r2|read [5])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux26~5_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [5]),
	.datac(\registers|r3|read [5]),
	.datad(\registers|u2|Mux26~5_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux26~6 .lut_mask = 16'hF588;
defparam \registers|u2|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
fiftyfivenm_lcell_comb \registers|u2|out[5]~10 (
// Equation(s):
// \registers|u2|out[5]~10_combout  = (\registers|u2|Mux26~6_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux26~6_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[5]~10 .lut_mask = 16'hFF55;
defparam \registers|u2|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
fiftyfivenm_lcell_comb \op2Mux|out[4]~35 (
// Equation(s):
// \op2Mux|out[4]~35_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux27~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\ALUsrc~input_o ),
	.datab(\regRW[1]~input_o ),
	.datac(gnd),
	.datad(\registers|u3|Mux27~3_combout ),
	.cin(gnd),
	.combout(\op2Mux|out[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[4]~35 .lut_mask = 16'h5511;
defparam \op2Mux|out[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
fiftyfivenm_lcell_comb \logic|Mux27~0 (
// Equation(s):
// \logic|Mux27~0_combout  = (\logic|Mux2~2_combout  & (\logic|Mux2~3_combout )) # (!\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & (\op2Mux|out[4]~35_combout  $ (\registers|u2|out[4]~11_combout ))) # (!\logic|Mux2~3_combout  & 
// (!\op2Mux|out[4]~35_combout  & !\registers|u2|out[4]~11_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\op2Mux|out[4]~35_combout ),
	.datad(\registers|u2|out[4]~11_combout ),
	.cin(gnd),
	.combout(\logic|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux27~0 .lut_mask = 16'h8CC9;
defparam \logic|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
fiftyfivenm_lcell_comb \logic|Mux27~1 (
// Equation(s):
// \logic|Mux27~1_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux27~0_combout  & (\registers|u2|out[3]~12_combout )) # (!\logic|Mux27~0_combout  & ((\registers|u2|out[5]~10_combout ))))) # (!\logic|Mux2~2_combout  & (((\logic|Mux27~0_combout ))))

	.dataa(\registers|u2|out[3]~12_combout ),
	.datab(\registers|u2|out[5]~10_combout ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\logic|Mux27~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux27~1 .lut_mask = 16'hAFC0;
defparam \logic|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
fiftyfivenm_lcell_comb \logic|Mux27~2 (
// Equation(s):
// \logic|Mux27~2_combout  = (\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout ) # ((\logic|out~36_combout )))) # (!\logic|Mux2~1_combout  & (!\logic|Mux2~0_combout  & ((\logic|Mux27~1_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|out~36_combout ),
	.datad(\logic|Mux27~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux27~2 .lut_mask = 16'hB9A8;
defparam \logic|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
fiftyfivenm_lcell_comb \logic|Mux27~3 (
// Equation(s):
// \logic|Mux27~3_combout  = (\logic|Mux2~0_combout  & ((\logic|Mux27~2_combout  & (\logic|out~37_combout )) # (!\logic|Mux27~2_combout  & ((\logic|Add0~36_combout ))))) # (!\logic|Mux2~0_combout  & (((\logic|Mux27~2_combout ))))

	.dataa(\logic|Mux2~0_combout ),
	.datab(\logic|out~37_combout ),
	.datac(\logic|Mux27~2_combout ),
	.datad(\logic|Add0~36_combout ),
	.cin(gnd),
	.combout(\logic|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux27~3 .lut_mask = 16'hDAD0;
defparam \logic|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
fiftyfivenm_lcell_comb \outMux|out[4]~15 (
// Equation(s):
// \outMux|out[4]~15_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a4 )) # (!\WB~input_o  & ((\logic|Mux27~3_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\logic|Mux27~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[4]~15 .lut_mask = 16'hF3C0;
defparam \outMux|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
fiftyfivenm_lcell_comb \registers|r3|read[4]~feeder (
// Equation(s):
// \registers|r3|read[4]~feeder_combout  = \outMux|out[4]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outMux|out[4]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|r3|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[4]~feeder .lut_mask = 16'hF0F0;
defparam \registers|r3|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \registers|r3|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[4] .is_wysiwyg = "true";
defparam \registers|r3|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
fiftyfivenm_lcell_comb \registers|u2|Mux27~0 (
// Equation(s):
// \registers|u2|Mux27~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout )))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// ((\instructions|instructionMemory|out[15]$latch~combout  & (\registers|r5|read [4])) # (!\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r4|read [4])))))

	.dataa(\registers|r5|read [4]),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r4|read [4]),
	.datad(\instructions|instructionMemory|out[15]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux27~0 .lut_mask = 16'hEE30;
defparam \registers|u2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
fiftyfivenm_lcell_comb \registers|u2|Mux27~1 (
// Equation(s):
// \registers|u2|Mux27~1_combout  = (\registers|u2|Mux27~0_combout  & (((\registers|r7|read [4]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux27~0_combout  & (\registers|r6|read [4] & 
// ((\instructions|instructionMemory|out[16]$latch~combout ))))

	.dataa(\registers|r6|read [4]),
	.datab(\registers|r7|read [4]),
	.datac(\registers|u2|Mux27~0_combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux27~1 .lut_mask = 16'hCAF0;
defparam \registers|u2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
fiftyfivenm_lcell_comb \registers|u2|Mux27~2 (
// Equation(s):
// \registers|u2|Mux27~2_combout  = (\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux27~1_combout ) # ((!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (((\registers|r1|read [4] & \registers|u2|Mux26~1_combout ))))

	.dataa(\registers|u2|Mux27~1_combout ),
	.datab(\registers|r1|read [4]),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux27~2 .lut_mask = 16'hACF0;
defparam \registers|u2|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
fiftyfivenm_lcell_comb \registers|u2|Mux27~3 (
// Equation(s):
// \registers|u2|Mux27~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux27~2_combout  & (\registers|r3|read [4])) # (!\registers|u2|Mux27~2_combout  & ((\registers|r2|read [4]))))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux27~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r3|read [4]),
	.datac(\registers|r2|read [4]),
	.datad(\registers|u2|Mux27~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux27~3 .lut_mask = 16'hDDA0;
defparam \registers|u2|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
fiftyfivenm_lcell_comb \registers|u2|out[4]~11 (
// Equation(s):
// \registers|u2|out[4]~11_combout  = (\registers|u2|Mux27~3_combout ) # (!\regRW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regRW[1]~input_o ),
	.datad(\registers|u2|Mux27~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[4]~11 .lut_mask = 16'hFF0F;
defparam \registers|u2|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
fiftyfivenm_lcell_comb \logic|out~35 (
// Equation(s):
// \logic|out~35_combout  = ((\registers|u2|Mux28~3_combout ) # ((\registers|u3|Mux28~3_combout  & !\ALUsrc~input_o ))) # (!\regRW[1]~input_o )

	.dataa(\registers|u3|Mux28~3_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\registers|u2|Mux28~3_combout ),
	.datad(\ALUsrc~input_o ),
	.cin(gnd),
	.combout(\logic|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~35 .lut_mask = 16'hF3FB;
defparam \logic|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
fiftyfivenm_lcell_comb \logic|Mux28~0 (
// Equation(s):
// \logic|Mux28~0_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout ) # ((\registers|u2|out[4]~11_combout )))) # (!\logic|Mux2~2_combout  & (!\logic|Mux2~3_combout  & ((!\logic|out~35_combout ))))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[4]~11_combout ),
	.datad(\logic|out~35_combout ),
	.cin(gnd),
	.combout(\logic|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux28~0 .lut_mask = 16'hA8B9;
defparam \logic|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
fiftyfivenm_lcell_comb \logic|Mux28~1 (
// Equation(s):
// \logic|Mux28~1_combout  = (\logic|Mux2~3_combout  & ((\logic|Mux28~0_combout  & ((\registers|u2|out[2]~13_combout ))) # (!\logic|Mux28~0_combout  & (\logic|out~34_combout )))) # (!\logic|Mux2~3_combout  & (((\logic|Mux28~0_combout ))))

	.dataa(\logic|out~34_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[2]~13_combout ),
	.datad(\logic|Mux28~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux28~1 .lut_mask = 16'hF388;
defparam \logic|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
fiftyfivenm_lcell_comb \logic|Mux28~2 (
// Equation(s):
// \logic|Mux28~2_combout  = (\logic|Mux2~1_combout  & (((\logic|Mux2~0_combout )))) # (!\logic|Mux2~1_combout  & ((\logic|Mux2~0_combout  & (\logic|Add0~34_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux28~1_combout )))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\logic|Add0~34_combout ),
	.datac(\logic|Mux2~0_combout ),
	.datad(\logic|Mux28~1_combout ),
	.cin(gnd),
	.combout(\logic|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux28~2 .lut_mask = 16'hE5E0;
defparam \logic|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
fiftyfivenm_lcell_comb \logic|Mux28~3 (
// Equation(s):
// \logic|Mux28~3_combout  = (\op2Mux|out[3]~34_combout  & ((\logic|Mux28~2_combout ) # ((\logic|Mux2~1_combout  & \registers|u2|out[3]~12_combout )))) # (!\op2Mux|out[3]~34_combout  & (\logic|Mux28~2_combout  & ((\registers|u2|out[3]~12_combout ) # 
// (!\logic|Mux2~1_combout ))))

	.dataa(\op2Mux|out[3]~34_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux28~2_combout ),
	.datad(\registers|u2|out[3]~12_combout ),
	.cin(gnd),
	.combout(\logic|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux28~3 .lut_mask = 16'hF8B0;
defparam \logic|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
fiftyfivenm_lcell_comb \outMux|out[3]~16 (
// Equation(s):
// \outMux|out[3]~16_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\WB~input_o  & ((\logic|Mux28~3_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\logic|Mux28~3_combout ),
	.cin(gnd),
	.combout(\outMux|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[3]~16 .lut_mask = 16'hF3C0;
defparam \outMux|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \registers|r2|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[3] .is_wysiwyg = "true";
defparam \registers|r2|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
fiftyfivenm_lcell_comb \registers|u2|Mux28~0 (
// Equation(s):
// \registers|u2|Mux28~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & (((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// ((\instructions|instructionMemory|out[16]$latch~combout  & ((\registers|r6|read [3]))) # (!\instructions|instructionMemory|out[16]$latch~combout  & (\registers|r4|read [3]))))

	.dataa(\registers|r4|read [3]),
	.datab(\registers|r6|read [3]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\instructions|instructionMemory|out[16]$latch~combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux28~0 .lut_mask = 16'hFC0A;
defparam \registers|u2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
fiftyfivenm_lcell_comb \registers|u2|Mux28~1 (
// Equation(s):
// \registers|u2|Mux28~1_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|u2|Mux28~0_combout  & (\registers|r7|read [3])) # (!\registers|u2|Mux28~0_combout  & ((\registers|r5|read [3]))))) # 
// (!\instructions|instructionMemory|out[15]$latch~combout  & (((\registers|u2|Mux28~0_combout ))))

	.dataa(\registers|r7|read [3]),
	.datab(\registers|r5|read [3]),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|u2|Mux28~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux28~1 .lut_mask = 16'hAFC0;
defparam \registers|u2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
fiftyfivenm_lcell_comb \registers|u2|Mux28~2 (
// Equation(s):
// \registers|u2|Mux28~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux28~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [3] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|r1|read [3]),
	.datab(\registers|u2|Mux26~2_combout ),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux28~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux28~2 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
fiftyfivenm_lcell_comb \registers|u2|Mux28~3 (
// Equation(s):
// \registers|u2|Mux28~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux28~2_combout  & ((\registers|r3|read [3]))) # (!\registers|u2|Mux28~2_combout  & (\registers|r2|read [3])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux28~2_combout ))))

	.dataa(\registers|u2|Mux26~0_combout ),
	.datab(\registers|r2|read [3]),
	.datac(\registers|r3|read [3]),
	.datad(\registers|u2|Mux28~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux28~3 .lut_mask = 16'hF588;
defparam \registers|u2|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
fiftyfivenm_lcell_comb \registers|u2|out[3]~12 (
// Equation(s):
// \registers|u2|out[3]~12_combout  = (\registers|u2|Mux28~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux28~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[3]~12 .lut_mask = 16'hFF55;
defparam \registers|u2|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
fiftyfivenm_lcell_comb \logic|Mux29~2 (
// Equation(s):
// \logic|Mux29~2_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & ((\registers|u2|out[1]~14_combout ))) # (!\logic|Mux2~3_combout  & (\registers|u2|out[3]~12_combout )))) # (!\logic|Mux2~2_combout  & (\logic|Mux2~3_combout ))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[3]~12_combout ),
	.datad(\registers|u2|out[1]~14_combout ),
	.cin(gnd),
	.combout(\logic|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux29~2 .lut_mask = 16'hEC64;
defparam \logic|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
fiftyfivenm_lcell_comb \logic|Mux29~3 (
// Equation(s):
// \logic|Mux29~3_combout  = (\logic|Mux2~0_combout  & (\logic|Add0~32_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux29~2_combout )))

	.dataa(\logic|Mux2~0_combout ),
	.datab(gnd),
	.datac(\logic|Add0~32_combout ),
	.datad(\logic|Mux29~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux29~3 .lut_mask = 16'hF5A0;
defparam \logic|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
fiftyfivenm_lcell_comb \logic|Mux29~5 (
// Equation(s):
// \logic|Mux29~5_combout  = (\logic|Mux2~1_combout  & (((\logic|Mux29~6_combout )))) # (!\logic|Mux2~1_combout  & ((\logic|Mux29~4_combout  & ((\logic|Mux29~3_combout ))) # (!\logic|Mux29~4_combout  & (!\logic|Mux29~6_combout  & !\logic|Mux29~3_combout ))))

	.dataa(\logic|Mux29~4_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux29~6_combout ),
	.datad(\logic|Mux29~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux29~5 .lut_mask = 16'hE2C1;
defparam \logic|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
fiftyfivenm_lcell_comb \outMux|out[2]~17 (
// Equation(s):
// \outMux|out[2]~17_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\WB~input_o  & ((\logic|Mux29~5_combout )))

	.dataa(\memory|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\WB~input_o ),
	.datac(gnd),
	.datad(\logic|Mux29~5_combout ),
	.cin(gnd),
	.combout(\outMux|out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[2]~17 .lut_mask = 16'hBB88;
defparam \outMux|out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N7
dffeas \registers|r2|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[2] .is_wysiwyg = "true";
defparam \registers|r2|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
fiftyfivenm_lcell_comb \registers|u2|Mux29~0 (
// Equation(s):
// \registers|u2|Mux29~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r5|read [2]) # ((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (((!\instructions|instructionMemory|out[16]$latch~combout  & \registers|r4|read [2]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [2]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r4|read [2]),
	.cin(gnd),
	.combout(\registers|u2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux29~0 .lut_mask = 16'hADA8;
defparam \registers|u2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
fiftyfivenm_lcell_comb \registers|u2|Mux29~1 (
// Equation(s):
// \registers|u2|Mux29~1_combout  = (\registers|u2|Mux29~0_combout  & (((\registers|r7|read [2])) # (!\instructions|instructionMemory|out[16]$latch~combout ))) # (!\registers|u2|Mux29~0_combout  & (\instructions|instructionMemory|out[16]$latch~combout  & 
// (\registers|r6|read [2])))

	.dataa(\registers|u2|Mux29~0_combout ),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\registers|r6|read [2]),
	.datad(\registers|r7|read [2]),
	.cin(gnd),
	.combout(\registers|u2|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux29~1 .lut_mask = 16'hEA62;
defparam \registers|u2|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
fiftyfivenm_lcell_comb \registers|u2|Mux29~2 (
// Equation(s):
// \registers|u2|Mux29~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux29~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [2] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|u2|Mux26~2_combout ),
	.datab(\registers|r1|read [2]),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux29~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux29~2 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
fiftyfivenm_lcell_comb \registers|u2|Mux29~3 (
// Equation(s):
// \registers|u2|Mux29~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux29~2_combout  & ((\registers|r3|read [2]))) # (!\registers|u2|Mux29~2_combout  & (\registers|r2|read [2])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux29~2_combout ))))

	.dataa(\registers|r2|read [2]),
	.datab(\registers|r3|read [2]),
	.datac(\registers|u2|Mux26~0_combout ),
	.datad(\registers|u2|Mux29~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux29~3 .lut_mask = 16'hCFA0;
defparam \registers|u2|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|out[2]~13 (
// Equation(s):
// \registers|u2|out[2]~13_combout  = (\registers|u2|Mux29~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux29~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[2]~13 .lut_mask = 16'hFF55;
defparam \registers|u2|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
fiftyfivenm_lcell_comb \logic|Mux30~2 (
// Equation(s):
// \logic|Mux30~2_combout  = (\logic|Mux2~2_combout  & ((\logic|Mux2~3_combout  & ((\registers|u2|out[0]~15_combout ))) # (!\logic|Mux2~3_combout  & (\registers|u2|out[2]~13_combout )))) # (!\logic|Mux2~2_combout  & (\logic|Mux2~3_combout ))

	.dataa(\logic|Mux2~2_combout ),
	.datab(\logic|Mux2~3_combout ),
	.datac(\registers|u2|out[2]~13_combout ),
	.datad(\registers|u2|out[0]~15_combout ),
	.cin(gnd),
	.combout(\logic|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux30~2 .lut_mask = 16'hEC64;
defparam \logic|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
fiftyfivenm_lcell_comb \logic|Mux30~3 (
// Equation(s):
// \logic|Mux30~3_combout  = (\logic|Mux2~0_combout  & (\logic|Add0~30_combout )) # (!\logic|Mux2~0_combout  & ((\logic|Mux30~2_combout )))

	.dataa(gnd),
	.datab(\logic|Mux2~0_combout ),
	.datac(\logic|Add0~30_combout ),
	.datad(\logic|Mux30~2_combout ),
	.cin(gnd),
	.combout(\logic|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux30~3 .lut_mask = 16'hF3C0;
defparam \logic|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
fiftyfivenm_lcell_comb \logic|Mux30~5 (
// Equation(s):
// \logic|Mux30~5_combout  = (\logic|Mux2~1_combout  & (((\logic|Mux30~6_combout )))) # (!\logic|Mux2~1_combout  & ((\logic|Mux30~4_combout  & ((\logic|Mux30~3_combout ))) # (!\logic|Mux30~4_combout  & (!\logic|Mux30~6_combout  & !\logic|Mux30~3_combout ))))

	.dataa(\logic|Mux30~4_combout ),
	.datab(\logic|Mux2~1_combout ),
	.datac(\logic|Mux30~6_combout ),
	.datad(\logic|Mux30~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux30~5 .lut_mask = 16'hE2C1;
defparam \logic|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
fiftyfivenm_lcell_comb \outMux|out[1]~18 (
// Equation(s):
// \outMux|out[1]~18_combout  = (\WB~input_o  & ((\memory|memory_rtl_0|auto_generated|ram_block1a1 ))) # (!\WB~input_o  & (\logic|Mux30~5_combout ))

	.dataa(\logic|Mux30~5_combout ),
	.datab(\WB~input_o ),
	.datac(gnd),
	.datad(\memory|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\outMux|out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[1]~18 .lut_mask = 16'hEE22;
defparam \outMux|out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \registers|r2|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\outMux|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|u1|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r2|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r2|read[1] .is_wysiwyg = "true";
defparam \registers|r2|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
fiftyfivenm_lcell_comb \registers|u2|Mux30~0 (
// Equation(s):
// \registers|u2|Mux30~0_combout  = (\instructions|instructionMemory|out[16]$latch~combout  & (((\instructions|instructionMemory|out[15]$latch~combout ) # (\registers|r6|read [1])))) # (!\instructions|instructionMemory|out[16]$latch~combout  & 
// (\registers|r4|read [1] & (!\instructions|instructionMemory|out[15]$latch~combout )))

	.dataa(\registers|r4|read [1]),
	.datab(\instructions|instructionMemory|out[16]$latch~combout ),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|r6|read [1]),
	.cin(gnd),
	.combout(\registers|u2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux30~0 .lut_mask = 16'hCEC2;
defparam \registers|u2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
fiftyfivenm_lcell_comb \registers|u2|Mux30~1 (
// Equation(s):
// \registers|u2|Mux30~1_combout  = (\registers|u2|Mux30~0_combout  & (((\registers|r7|read [1]) # (!\instructions|instructionMemory|out[15]$latch~combout )))) # (!\registers|u2|Mux30~0_combout  & (\registers|r5|read [1] & 
// (\instructions|instructionMemory|out[15]$latch~combout )))

	.dataa(\registers|r5|read [1]),
	.datab(\registers|u2|Mux30~0_combout ),
	.datac(\instructions|instructionMemory|out[15]$latch~combout ),
	.datad(\registers|r7|read [1]),
	.cin(gnd),
	.combout(\registers|u2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux30~1 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
fiftyfivenm_lcell_comb \registers|u2|Mux30~2 (
// Equation(s):
// \registers|u2|Mux30~2_combout  = (\registers|u2|Mux26~2_combout  & (((\registers|u2|Mux30~1_combout ) # (!\registers|u2|Mux26~1_combout )))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [1] & (\registers|u2|Mux26~1_combout )))

	.dataa(\registers|r1|read [1]),
	.datab(\registers|u2|Mux26~2_combout ),
	.datac(\registers|u2|Mux26~1_combout ),
	.datad(\registers|u2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux30~2 .lut_mask = 16'hEC2C;
defparam \registers|u2|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
fiftyfivenm_lcell_comb \registers|u2|Mux30~3 (
// Equation(s):
// \registers|u2|Mux30~3_combout  = (\registers|u2|Mux26~0_combout  & ((\registers|u2|Mux30~2_combout  & ((\registers|r3|read [1]))) # (!\registers|u2|Mux30~2_combout  & (\registers|r2|read [1])))) # (!\registers|u2|Mux26~0_combout  & 
// (((\registers|u2|Mux30~2_combout ))))

	.dataa(\registers|r2|read [1]),
	.datab(\registers|u2|Mux26~0_combout ),
	.datac(\registers|r3|read [1]),
	.datad(\registers|u2|Mux30~2_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux30~3 .lut_mask = 16'hF388;
defparam \registers|u2|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
fiftyfivenm_lcell_comb \registers|u2|out[1]~14 (
// Equation(s):
// \registers|u2|out[1]~14_combout  = (\registers|u2|Mux30~3_combout ) # (!\regRW[1]~input_o )

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers|u2|Mux30~3_combout ),
	.cin(gnd),
	.combout(\registers|u2|out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|out[1]~14 .lut_mask = 16'hFF55;
defparam \registers|u2|out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
fiftyfivenm_lcell_comb \logic|Mux31~0 (
// Equation(s):
// \logic|Mux31~0_combout  = (\ALUop[0]~input_o  & (((\registers|u2|out[1]~14_combout )))) # (!\ALUop[0]~input_o  & (!\op2Mux|out[0]~15_combout  & ((!\registers|u2|out[0]~15_combout ))))

	.dataa(\ALUop[0]~input_o ),
	.datab(\op2Mux|out[0]~15_combout ),
	.datac(\registers|u2|out[1]~14_combout ),
	.datad(\registers|u2|out[0]~15_combout ),
	.cin(gnd),
	.combout(\logic|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux31~0 .lut_mask = 16'hA0B1;
defparam \logic|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
fiftyfivenm_lcell_comb \logic|Mux31~1 (
// Equation(s):
// \logic|Mux31~1_combout  = (\ALUop[1]~input_o  & (\ALUop[0]~input_o  & ((\logic|Add0~28_combout )))) # (!\ALUop[1]~input_o  & (((\logic|Mux31~0_combout ))))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[0]~input_o ),
	.datac(\logic|Mux31~0_combout ),
	.datad(\logic|Add0~28_combout ),
	.cin(gnd),
	.combout(\logic|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux31~1 .lut_mask = 16'hD850;
defparam \logic|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
fiftyfivenm_lcell_comb \logic|out~54 (
// Equation(s):
// \logic|out~54_combout  = \op2Mux|out[0]~15_combout  $ (((\registers|u2|Mux31~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\regRW[1]~input_o ),
	.datab(gnd),
	.datac(\registers|u2|Mux31~3_combout ),
	.datad(\op2Mux|out[0]~15_combout ),
	.cin(gnd),
	.combout(\logic|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \logic|out~54 .lut_mask = 16'h0AF5;
defparam \logic|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
fiftyfivenm_lcell_comb \logic|Mux31~2 (
// Equation(s):
// \logic|Mux31~2_combout  = (\ALUop[1]~input_o  & (\ALUop[0]~input_o )) # (!\ALUop[1]~input_o  & ((\ALUop[0]~input_o  & (\logic|out~54_combout )) # (!\ALUop[0]~input_o  & ((\logic|Add0~28_combout )))))

	.dataa(\ALUop[1]~input_o ),
	.datab(\ALUop[0]~input_o ),
	.datac(\logic|out~54_combout ),
	.datad(\logic|Add0~28_combout ),
	.cin(gnd),
	.combout(\logic|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux31~2 .lut_mask = 16'hD9C8;
defparam \logic|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
fiftyfivenm_lcell_comb \logic|Mux31~3 (
// Equation(s):
// \logic|Mux31~3_combout  = (\ALUop[1]~input_o  & ((\op2Mux|out[0]~15_combout  & ((\logic|Mux31~2_combout ) # (\registers|u2|out[0]~15_combout ))) # (!\op2Mux|out[0]~15_combout  & (\logic|Mux31~2_combout  & \registers|u2|out[0]~15_combout )))) # 
// (!\ALUop[1]~input_o  & (((\logic|Mux31~2_combout ))))

	.dataa(\ALUop[1]~input_o ),
	.datab(\op2Mux|out[0]~15_combout ),
	.datac(\logic|Mux31~2_combout ),
	.datad(\registers|u2|out[0]~15_combout ),
	.cin(gnd),
	.combout(\logic|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux31~3 .lut_mask = 16'hF8D0;
defparam \logic|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
fiftyfivenm_lcell_comb \logic|Mux31~4 (
// Equation(s):
// \logic|Mux31~4_combout  = (\ALUop[2]~input_o  & (\logic|Mux31~1_combout )) # (!\ALUop[2]~input_o  & ((\logic|Mux31~3_combout )))

	.dataa(gnd),
	.datab(\ALUop[2]~input_o ),
	.datac(\logic|Mux31~1_combout ),
	.datad(\logic|Mux31~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux31~4 .lut_mask = 16'hF3C0;
defparam \logic|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
fiftyfivenm_lcell_comb \outMux|out[0]~19 (
// Equation(s):
// \outMux|out[0]~19_combout  = (\WB~input_o  & (\memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\WB~input_o  & ((\logic|Mux31~4_combout )))

	.dataa(gnd),
	.datab(\WB~input_o ),
	.datac(\memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\logic|Mux31~4_combout ),
	.cin(gnd),
	.combout(\outMux|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \outMux|out[0]~19 .lut_mask = 16'hF3C0;
defparam \outMux|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
fiftyfivenm_lcell_comb \registers|r3|read[0]~feeder (
// Equation(s):
// \registers|r3|read[0]~feeder_combout  = \outMux|out[0]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outMux|out[0]~19_combout ),
	.cin(gnd),
	.combout(\registers|r3|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|r3|read[0]~feeder .lut_mask = 16'hFF00;
defparam \registers|r3|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \registers|r3|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\registers|r3|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|u1|out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r3|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r3|read[0] .is_wysiwyg = "true";
defparam \registers|r3|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
fiftyfivenm_lcell_comb \registers|u2|Mux31~0 (
// Equation(s):
// \registers|u2|Mux31~0_combout  = (\instructions|instructionMemory|out[15]$latch~combout  & ((\registers|r5|read [0]) # ((\instructions|instructionMemory|out[16]$latch~combout )))) # (!\instructions|instructionMemory|out[15]$latch~combout  & 
// (((!\instructions|instructionMemory|out[16]$latch~combout  & \registers|r4|read [0]))))

	.dataa(\instructions|instructionMemory|out[15]$latch~combout ),
	.datab(\registers|r5|read [0]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r4|read [0]),
	.cin(gnd),
	.combout(\registers|u2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux31~0 .lut_mask = 16'hADA8;
defparam \registers|u2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
fiftyfivenm_lcell_comb \registers|u2|Mux31~1 (
// Equation(s):
// \registers|u2|Mux31~1_combout  = (\registers|u2|Mux31~0_combout  & (((\registers|r7|read [0]) # (!\instructions|instructionMemory|out[16]$latch~combout )))) # (!\registers|u2|Mux31~0_combout  & (\registers|r6|read [0] & 
// (\instructions|instructionMemory|out[16]$latch~combout )))

	.dataa(\registers|u2|Mux31~0_combout ),
	.datab(\registers|r6|read [0]),
	.datac(\instructions|instructionMemory|out[16]$latch~combout ),
	.datad(\registers|r7|read [0]),
	.cin(gnd),
	.combout(\registers|u2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux31~1 .lut_mask = 16'hEA4A;
defparam \registers|u2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
fiftyfivenm_lcell_comb \registers|u2|Mux31~2 (
// Equation(s):
// \registers|u2|Mux31~2_combout  = (\registers|u2|Mux26~1_combout  & ((\registers|u2|Mux26~2_combout  & ((\registers|u2|Mux31~1_combout ))) # (!\registers|u2|Mux26~2_combout  & (\registers|r1|read [0])))) # (!\registers|u2|Mux26~1_combout  & 
// (((\registers|u2|Mux26~2_combout ))))

	.dataa(\registers|r1|read [0]),
	.datab(\registers|u2|Mux26~1_combout ),
	.datac(\registers|u2|Mux26~2_combout ),
	.datad(\registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux31~2 .lut_mask = 16'hF838;
defparam \registers|u2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
fiftyfivenm_lcell_comb \registers|u2|Mux31~3 (
// Equation(s):
// \registers|u2|Mux31~3_combout  = (\registers|u2|Mux31~2_combout  & ((\registers|r3|read [0]) # ((!\registers|u2|Mux26~0_combout )))) # (!\registers|u2|Mux31~2_combout  & (((\registers|r2|read [0] & \registers|u2|Mux26~0_combout ))))

	.dataa(\registers|r3|read [0]),
	.datab(\registers|r2|read [0]),
	.datac(\registers|u2|Mux31~2_combout ),
	.datad(\registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registers|u2|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|u2|Mux31~3 .lut_mask = 16'hACF0;
defparam \registers|u2|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
fiftyfivenm_lcell_comb \instructions|instructionMemory|out~0 (
// Equation(s):
// \instructions|instructionMemory|out~0_combout  = (((\instructions|PC|out [3]) # (!\instructions|instructionMemory|Equal0~8_combout )) # (!\instructions|instructionMemory|Equal0~4_combout )) # (!\instructions|PC|out [4])

	.dataa(\instructions|PC|out [4]),
	.datab(\instructions|instructionMemory|Equal0~4_combout ),
	.datac(\instructions|PC|out [3]),
	.datad(\instructions|instructionMemory|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out~0 .lut_mask = 16'hF7FF;
defparam \instructions|instructionMemory|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[4]$latch (
// Equation(s):
// \instructions|instructionMemory|out[4]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & ((\instructions|instructionMemory|out~0_combout ))) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// (\instructions|instructionMemory|out[4]$latch~combout ))

	.dataa(\instructions|instructionMemory|out[4]$latch~combout ),
	.datab(\instructions|instructionMemory|out~0_combout ),
	.datac(gnd),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[4]$latch .lut_mask = 16'hCCAA;
defparam \instructions|instructionMemory|out[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr16~0 (
// Equation(s):
// \instructions|instructionMemory|WideOr16~0_combout  = (\instructions|PC|out [2]) # (!\instructions|PC|out [4])

	.dataa(\instructions|PC|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructions|PC|out [2]),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr16~0 .lut_mask = 16'hFF55;
defparam \instructions|instructionMemory|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
fiftyfivenm_lcell_comb \instructions|instructionMemory|WideOr16 (
// Equation(s):
// \instructions|instructionMemory|WideOr16~combout  = (\instructions|instructionMemory|Equal0~8_combout  & (\instructions|instructionMemory|Equal0~4_combout  & (\instructions|instructionMemory|WideOr16~0_combout  $ (!\instructions|PC|out [3]))))

	.dataa(\instructions|instructionMemory|WideOr16~0_combout ),
	.datab(\instructions|instructionMemory|Equal0~8_combout ),
	.datac(\instructions|PC|out [3]),
	.datad(\instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|WideOr16 .lut_mask = 16'h8400;
defparam \instructions|instructionMemory|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[5]$latch (
// Equation(s):
// \instructions|instructionMemory|out[5]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (\instructions|instructionMemory|WideOr16~combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[5]$latch~combout )))

	.dataa(gnd),
	.datab(\instructions|instructionMemory|WideOr16~combout ),
	.datac(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.datad(\instructions|instructionMemory|out[5]$latch~combout ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[5]$latch .lut_mask = 16'hCFC0;
defparam \instructions|instructionMemory|out[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
fiftyfivenm_lcell_comb \instructions|instructionMemory|out[13]$latch (
// Equation(s):
// \instructions|instructionMemory|out[13]$latch~combout  = (GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & (!\instructions|instructionMemory|out~0_combout )) # (!GLOBAL(\instructions|instructionMemory|WideNor0~clkctrl_outclk ) & 
// ((\instructions|instructionMemory|out[13]$latch~combout )))

	.dataa(\instructions|instructionMemory|out~0_combout ),
	.datab(gnd),
	.datac(\instructions|instructionMemory|out[13]$latch~combout ),
	.datad(\instructions|instructionMemory|WideNor0~clkctrl_outclk ),
	.cin(gnd),
	.combout(\instructions|instructionMemory|out[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \instructions|instructionMemory|out[13]$latch .lut_mask = 16'h55F0;
defparam \instructions|instructionMemory|out[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
fiftyfivenm_lcell_comb \logic|Equal0~2 (
// Equation(s):
// \logic|Equal0~2_combout  = (!\logic|Mux7~3_combout  & (!\logic|Mux6~3_combout  & (!\logic|Mux5~3_combout  & !\logic|Mux8~3_combout )))

	.dataa(\logic|Mux7~3_combout ),
	.datab(\logic|Mux6~3_combout ),
	.datac(\logic|Mux5~3_combout ),
	.datad(\logic|Mux8~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~2 .lut_mask = 16'h0001;
defparam \logic|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
fiftyfivenm_lcell_comb \logic|Equal0~3 (
// Equation(s):
// \logic|Equal0~3_combout  = (!\logic|Mux3~3_combout  & !\logic|Mux4~3_combout )

	.dataa(gnd),
	.datab(\logic|Mux3~3_combout ),
	.datac(gnd),
	.datad(\logic|Mux4~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~3 .lut_mask = 16'h0033;
defparam \logic|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
fiftyfivenm_lcell_comb \logic|Equal0~1 (
// Equation(s):
// \logic|Equal0~1_combout  = (!\logic|Mux10~3_combout  & (!\logic|Mux12~3_combout  & (!\logic|Mux11~3_combout  & !\logic|Mux9~3_combout )))

	.dataa(\logic|Mux10~3_combout ),
	.datab(\logic|Mux12~3_combout ),
	.datac(\logic|Mux11~3_combout ),
	.datad(\logic|Mux9~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~1 .lut_mask = 16'h0001;
defparam \logic|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
fiftyfivenm_lcell_comb \logic|Equal0~0 (
// Equation(s):
// \logic|Equal0~0_combout  = (!\logic|Mux13~3_combout  & (!\logic|Mux16~3_combout  & (!\logic|Mux15~3_combout  & !\logic|Mux14~3_combout )))

	.dataa(\logic|Mux13~3_combout ),
	.datab(\logic|Mux16~3_combout ),
	.datac(\logic|Mux15~3_combout ),
	.datad(\logic|Mux14~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~0 .lut_mask = 16'h0001;
defparam \logic|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
fiftyfivenm_lcell_comb \logic|Equal0~4 (
// Equation(s):
// \logic|Equal0~4_combout  = (\logic|Equal0~2_combout  & (\logic|Equal0~3_combout  & (\logic|Equal0~1_combout  & \logic|Equal0~0_combout )))

	.dataa(\logic|Equal0~2_combout ),
	.datab(\logic|Equal0~3_combout ),
	.datac(\logic|Equal0~1_combout ),
	.datad(\logic|Equal0~0_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~4 .lut_mask = 16'h8000;
defparam \logic|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
fiftyfivenm_lcell_comb \logic|Equal0~6 (
// Equation(s):
// \logic|Equal0~6_combout  = (!\logic|Mux30~5_combout  & (!\logic|Mux26~3_combout  & (!\logic|Mux28~3_combout  & !\logic|Mux27~3_combout )))

	.dataa(\logic|Mux30~5_combout ),
	.datab(\logic|Mux26~3_combout ),
	.datac(\logic|Mux28~3_combout ),
	.datad(\logic|Mux27~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~6 .lut_mask = 16'h0001;
defparam \logic|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
fiftyfivenm_lcell_comb \logic|Mux1~1 (
// Equation(s):
// \logic|Mux1~1_combout  = (\logic|Mux2~2_combout ) # ((!\logic|Mux1~0_combout  & (\regRW[1]~input_o  & !\registers|u2|Mux1~3_combout )))

	.dataa(\logic|Mux1~0_combout ),
	.datab(\regRW[1]~input_o ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\registers|u2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~1 .lut_mask = 16'hF0F4;
defparam \logic|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
fiftyfivenm_lcell_comb \logic|Mux1~2 (
// Equation(s):
// \logic|Mux1~2_combout  = (\logic|Mux2~3_combout  & (((\logic|Mux2~2_combout ) # (\logic|Mux1~0_combout )))) # (!\logic|Mux2~3_combout  & ((\registers|u2|out[31]~31_combout ) # ((!\logic|Mux2~2_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\registers|u2|out[31]~31_combout ),
	.datac(\logic|Mux2~2_combout ),
	.datad(\logic|Mux1~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~2 .lut_mask = 16'hEFE5;
defparam \logic|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
fiftyfivenm_lcell_comb \logic|Mux1~3 (
// Equation(s):
// \logic|Mux1~3_combout  = (\logic|Mux1~2_combout  & ((\logic|Mux2~3_combout  & ((\registers|u2|out[29]~29_combout ) # (!\logic|Mux1~1_combout ))) # (!\logic|Mux2~3_combout  & (\logic|Mux1~1_combout ))))

	.dataa(\logic|Mux2~3_combout ),
	.datab(\logic|Mux1~1_combout ),
	.datac(\logic|Mux1~2_combout ),
	.datad(\registers|u2|out[29]~29_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~3 .lut_mask = 16'hE060;
defparam \logic|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
fiftyfivenm_lcell_comb \op2Mux|out[30]~31 (
// Equation(s):
// \op2Mux|out[30]~31_combout  = (!\ALUsrc~input_o  & ((\registers|u3|Mux1~3_combout ) # (!\regRW[1]~input_o )))

	.dataa(\registers|u3|Mux1~3_combout ),
	.datab(\ALUsrc~input_o ),
	.datac(gnd),
	.datad(\regRW[1]~input_o ),
	.cin(gnd),
	.combout(\op2Mux|out[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \op2Mux|out[30]~31 .lut_mask = 16'h2233;
defparam \op2Mux|out[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
fiftyfivenm_lcell_comb \logic|Mux1~4 (
// Equation(s):
// \logic|Mux1~4_combout  = (\logic|Mux2~1_combout  & ((\op2Mux|out[30]~31_combout  & ((\registers|u2|out[30]~30_combout ) # (\logic|Mux2~0_combout ))) # (!\op2Mux|out[30]~31_combout  & (\registers|u2|out[30]~30_combout  & \logic|Mux2~0_combout )))) # 
// (!\logic|Mux2~1_combout  & (((\logic|Mux2~0_combout ))))

	.dataa(\logic|Mux2~1_combout ),
	.datab(\op2Mux|out[30]~31_combout ),
	.datac(\registers|u2|out[30]~30_combout ),
	.datad(\logic|Mux2~0_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~4 .lut_mask = 16'hFD80;
defparam \logic|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
fiftyfivenm_lcell_comb \logic|Mux1~5 (
// Equation(s):
// \logic|Mux1~5_combout  = (\logic|Mux2~1_combout  & (((\logic|Mux1~4_combout )))) # (!\logic|Mux2~1_combout  & ((\logic|Mux1~4_combout  & (\logic|Add0~103_combout )) # (!\logic|Mux1~4_combout  & ((\logic|Mux1~3_combout )))))

	.dataa(\logic|Add0~103_combout ),
	.datab(\logic|Mux1~3_combout ),
	.datac(\logic|Mux2~1_combout ),
	.datad(\logic|Mux1~4_combout ),
	.cin(gnd),
	.combout(\logic|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux1~5 .lut_mask = 16'hFA0C;
defparam \logic|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
fiftyfivenm_lcell_comb \logic|Equal0~5 (
// Equation(s):
// \logic|Equal0~5_combout  = (!\logic|Mux1~5_combout  & (!\logic|Mux29~5_combout  & (!\logic|Mux17~3_combout  & !\logic|Mux2~7_combout )))

	.dataa(\logic|Mux1~5_combout ),
	.datab(\logic|Mux29~5_combout ),
	.datac(\logic|Mux17~3_combout ),
	.datad(\logic|Mux2~7_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~5 .lut_mask = 16'h0001;
defparam \logic|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
fiftyfivenm_lcell_comb \logic|Equal0~8 (
// Equation(s):
// \logic|Equal0~8_combout  = (!\logic|Mux18~3_combout  & (!\logic|Mux21~5_combout  & (!\logic|Mux19~3_combout  & !\logic|Mux20~7_combout )))

	.dataa(\logic|Mux18~3_combout ),
	.datab(\logic|Mux21~5_combout ),
	.datac(\logic|Mux19~3_combout ),
	.datad(\logic|Mux20~7_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~8 .lut_mask = 16'h0001;
defparam \logic|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
fiftyfivenm_lcell_comb \logic|Equal0~7 (
// Equation(s):
// \logic|Equal0~7_combout  = (!\logic|Mux23~3_combout  & (!\logic|Mux25~3_combout  & (!\logic|Mux22~3_combout  & !\logic|Mux24~3_combout )))

	.dataa(\logic|Mux23~3_combout ),
	.datab(\logic|Mux25~3_combout ),
	.datac(\logic|Mux22~3_combout ),
	.datad(\logic|Mux24~3_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~7 .lut_mask = 16'h0001;
defparam \logic|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
fiftyfivenm_lcell_comb \logic|Equal0~9 (
// Equation(s):
// \logic|Equal0~9_combout  = (\logic|Equal0~6_combout  & (\logic|Equal0~5_combout  & (\logic|Equal0~8_combout  & \logic|Equal0~7_combout )))

	.dataa(\logic|Equal0~6_combout ),
	.datab(\logic|Equal0~5_combout ),
	.datac(\logic|Equal0~8_combout ),
	.datad(\logic|Equal0~7_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~9 .lut_mask = 16'h8000;
defparam \logic|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
fiftyfivenm_lcell_comb \logic|Mux0~4 (
// Equation(s):
// \logic|Mux0~4_combout  = (\ALUop[2]~input_o  & ((\logic|Mux0~1_combout ))) # (!\ALUop[2]~input_o  & (\logic|Mux0~3_combout ))

	.dataa(\logic|Mux0~3_combout ),
	.datab(\logic|Mux0~1_combout ),
	.datac(gnd),
	.datad(\ALUop[2]~input_o ),
	.cin(gnd),
	.combout(\logic|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Mux0~4 .lut_mask = 16'hCCAA;
defparam \logic|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
fiftyfivenm_lcell_comb \logic|Equal0~10 (
// Equation(s):
// \logic|Equal0~10_combout  = (\logic|Equal0~4_combout  & (!\logic|Mux31~4_combout  & (\logic|Equal0~9_combout  & !\logic|Mux0~4_combout )))

	.dataa(\logic|Equal0~4_combout ),
	.datab(\logic|Mux31~4_combout ),
	.datac(\logic|Equal0~9_combout ),
	.datad(\logic|Mux0~4_combout ),
	.cin(gnd),
	.combout(\logic|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \logic|Equal0~10 .lut_mask = 16'h0020;
defparam \logic|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y45_N15
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign instr[0] = \instr[0]~output_o ;

assign instr[1] = \instr[1]~output_o ;

assign instr[2] = \instr[2]~output_o ;

assign instr[3] = \instr[3]~output_o ;

assign instr[4] = \instr[4]~output_o ;

assign instr[5] = \instr[5]~output_o ;

assign instr[6] = \instr[6]~output_o ;

assign instr[7] = \instr[7]~output_o ;

assign instr[8] = \instr[8]~output_o ;

assign instr[9] = \instr[9]~output_o ;

assign instr[10] = \instr[10]~output_o ;

assign instr[11] = \instr[11]~output_o ;

assign instr[12] = \instr[12]~output_o ;

assign instr[13] = \instr[13]~output_o ;

assign instr[14] = \instr[14]~output_o ;

assign instr[15] = \instr[15]~output_o ;

assign instr[16] = \instr[16]~output_o ;

assign instr[17] = \instr[17]~output_o ;

assign instr[18] = \instr[18]~output_o ;

assign instr[19] = \instr[19]~output_o ;

assign instr[20] = \instr[20]~output_o ;

assign instr[21] = \instr[21]~output_o ;

assign instr[22] = \instr[22]~output_o ;

assign instr[23] = \instr[23]~output_o ;

assign instr[24] = \instr[24]~output_o ;

assign instr[25] = \instr[25]~output_o ;

assign instr[26] = \instr[26]~output_o ;

assign instr[27] = \instr[27]~output_o ;

assign instr[28] = \instr[28]~output_o ;

assign instr[29] = \instr[29]~output_o ;

assign instr[30] = \instr[30]~output_o ;

assign instr[31] = \instr[31]~output_o ;

assign status[0] = \status[0]~output_o ;

assign status[1] = \status[1]~output_o ;

assign readRS1[0] = \readRS1[0]~output_o ;

assign readRS1[1] = \readRS1[1]~output_o ;

assign readRS1[2] = \readRS1[2]~output_o ;

assign readRS1[3] = \readRS1[3]~output_o ;

assign readRS1[4] = \readRS1[4]~output_o ;

assign readRS1[5] = \readRS1[5]~output_o ;

assign readRS1[6] = \readRS1[6]~output_o ;

assign readRS1[7] = \readRS1[7]~output_o ;

assign readRS1[8] = \readRS1[8]~output_o ;

assign readRS1[9] = \readRS1[9]~output_o ;

assign readRS1[10] = \readRS1[10]~output_o ;

assign readRS1[11] = \readRS1[11]~output_o ;

assign readRS1[12] = \readRS1[12]~output_o ;

assign readRS1[13] = \readRS1[13]~output_o ;

assign readRS1[14] = \readRS1[14]~output_o ;

assign readRS1[15] = \readRS1[15]~output_o ;

assign readRS1[16] = \readRS1[16]~output_o ;

assign readRS1[17] = \readRS1[17]~output_o ;

assign readRS1[18] = \readRS1[18]~output_o ;

assign readRS1[19] = \readRS1[19]~output_o ;

assign readRS1[20] = \readRS1[20]~output_o ;

assign readRS1[21] = \readRS1[21]~output_o ;

assign readRS1[22] = \readRS1[22]~output_o ;

assign readRS1[23] = \readRS1[23]~output_o ;

assign readRS1[24] = \readRS1[24]~output_o ;

assign readRS1[25] = \readRS1[25]~output_o ;

assign readRS1[26] = \readRS1[26]~output_o ;

assign readRS1[27] = \readRS1[27]~output_o ;

assign readRS1[28] = \readRS1[28]~output_o ;

assign readRS1[29] = \readRS1[29]~output_o ;

assign readRS1[30] = \readRS1[30]~output_o ;

assign readRS1[31] = \readRS1[31]~output_o ;

assign ALU1[0] = \ALU1[0]~output_o ;

assign ALU1[1] = \ALU1[1]~output_o ;

assign ALU1[2] = \ALU1[2]~output_o ;

assign ALU1[3] = \ALU1[3]~output_o ;

assign ALU1[4] = \ALU1[4]~output_o ;

assign ALU1[5] = \ALU1[5]~output_o ;

assign ALU1[6] = \ALU1[6]~output_o ;

assign ALU1[7] = \ALU1[7]~output_o ;

assign ALU1[8] = \ALU1[8]~output_o ;

assign ALU1[9] = \ALU1[9]~output_o ;

assign ALU1[10] = \ALU1[10]~output_o ;

assign ALU1[11] = \ALU1[11]~output_o ;

assign ALU1[12] = \ALU1[12]~output_o ;

assign ALU1[13] = \ALU1[13]~output_o ;

assign ALU1[14] = \ALU1[14]~output_o ;

assign ALU1[15] = \ALU1[15]~output_o ;

assign ALU1[16] = \ALU1[16]~output_o ;

assign ALU1[17] = \ALU1[17]~output_o ;

assign ALU1[18] = \ALU1[18]~output_o ;

assign ALU1[19] = \ALU1[19]~output_o ;

assign ALU1[20] = \ALU1[20]~output_o ;

assign ALU1[21] = \ALU1[21]~output_o ;

assign ALU1[22] = \ALU1[22]~output_o ;

assign ALU1[23] = \ALU1[23]~output_o ;

assign ALU1[24] = \ALU1[24]~output_o ;

assign ALU1[25] = \ALU1[25]~output_o ;

assign ALU1[26] = \ALU1[26]~output_o ;

assign ALU1[27] = \ALU1[27]~output_o ;

assign ALU1[28] = \ALU1[28]~output_o ;

assign ALU1[29] = \ALU1[29]~output_o ;

assign ALU1[30] = \ALU1[30]~output_o ;

assign ALU1[31] = \ALU1[31]~output_o ;

assign ALUout[0] = \ALUout[0]~output_o ;

assign ALUout[1] = \ALUout[1]~output_o ;

assign ALUout[2] = \ALUout[2]~output_o ;

assign ALUout[3] = \ALUout[3]~output_o ;

assign ALUout[4] = \ALUout[4]~output_o ;

assign ALUout[5] = \ALUout[5]~output_o ;

assign ALUout[6] = \ALUout[6]~output_o ;

assign ALUout[7] = \ALUout[7]~output_o ;

assign ALUout[8] = \ALUout[8]~output_o ;

assign ALUout[9] = \ALUout[9]~output_o ;

assign ALUout[10] = \ALUout[10]~output_o ;

assign ALUout[11] = \ALUout[11]~output_o ;

assign ALUout[12] = \ALUout[12]~output_o ;

assign ALUout[13] = \ALUout[13]~output_o ;

assign ALUout[14] = \ALUout[14]~output_o ;

assign ALUout[15] = \ALUout[15]~output_o ;

assign ALUout[16] = \ALUout[16]~output_o ;

assign ALUout[17] = \ALUout[17]~output_o ;

assign ALUout[18] = \ALUout[18]~output_o ;

assign ALUout[19] = \ALUout[19]~output_o ;

assign ALUout[20] = \ALUout[20]~output_o ;

assign ALUout[21] = \ALUout[21]~output_o ;

assign ALUout[22] = \ALUout[22]~output_o ;

assign ALUout[23] = \ALUout[23]~output_o ;

assign ALUout[24] = \ALUout[24]~output_o ;

assign ALUout[25] = \ALUout[25]~output_o ;

assign ALUout[26] = \ALUout[26]~output_o ;

assign ALUout[27] = \ALUout[27]~output_o ;

assign ALUout[28] = \ALUout[28]~output_o ;

assign ALUout[29] = \ALUout[29]~output_o ;

assign ALUout[30] = \ALUout[30]~output_o ;

assign ALUout[31] = \ALUout[31]~output_o ;

assign readRS2[0] = \readRS2[0]~output_o ;

assign readRS2[1] = \readRS2[1]~output_o ;

assign readRS2[2] = \readRS2[2]~output_o ;

assign readRS2[3] = \readRS2[3]~output_o ;

assign readRS2[4] = \readRS2[4]~output_o ;

assign readRS2[5] = \readRS2[5]~output_o ;

assign readRS2[6] = \readRS2[6]~output_o ;

assign readRS2[7] = \readRS2[7]~output_o ;

assign readRS2[8] = \readRS2[8]~output_o ;

assign readRS2[9] = \readRS2[9]~output_o ;

assign readRS2[10] = \readRS2[10]~output_o ;

assign readRS2[11] = \readRS2[11]~output_o ;

assign readRS2[12] = \readRS2[12]~output_o ;

assign readRS2[13] = \readRS2[13]~output_o ;

assign readRS2[14] = \readRS2[14]~output_o ;

assign readRS2[15] = \readRS2[15]~output_o ;

assign readRS2[16] = \readRS2[16]~output_o ;

assign readRS2[17] = \readRS2[17]~output_o ;

assign readRS2[18] = \readRS2[18]~output_o ;

assign readRS2[19] = \readRS2[19]~output_o ;

assign readRS2[20] = \readRS2[20]~output_o ;

assign readRS2[21] = \readRS2[21]~output_o ;

assign readRS2[22] = \readRS2[22]~output_o ;

assign readRS2[23] = \readRS2[23]~output_o ;

assign readRS2[24] = \readRS2[24]~output_o ;

assign readRS2[25] = \readRS2[25]~output_o ;

assign readRS2[26] = \readRS2[26]~output_o ;

assign readRS2[27] = \readRS2[27]~output_o ;

assign readRS2[28] = \readRS2[28]~output_o ;

assign readRS2[29] = \readRS2[29]~output_o ;

assign readRS2[30] = \readRS2[30]~output_o ;

assign readRS2[31] = \readRS2[31]~output_o ;

assign dataOut[0] = \dataOut[0]~output_o ;

assign dataOut[1] = \dataOut[1]~output_o ;

assign dataOut[2] = \dataOut[2]~output_o ;

assign dataOut[3] = \dataOut[3]~output_o ;

assign dataOut[4] = \dataOut[4]~output_o ;

assign dataOut[5] = \dataOut[5]~output_o ;

assign dataOut[6] = \dataOut[6]~output_o ;

assign dataOut[7] = \dataOut[7]~output_o ;

assign dataOut[8] = \dataOut[8]~output_o ;

assign dataOut[9] = \dataOut[9]~output_o ;

assign dataOut[10] = \dataOut[10]~output_o ;

assign dataOut[11] = \dataOut[11]~output_o ;

assign dataOut[12] = \dataOut[12]~output_o ;

assign dataOut[13] = \dataOut[13]~output_o ;

assign dataOut[14] = \dataOut[14]~output_o ;

assign dataOut[15] = \dataOut[15]~output_o ;

assign dataOut[16] = \dataOut[16]~output_o ;

assign dataOut[17] = \dataOut[17]~output_o ;

assign dataOut[18] = \dataOut[18]~output_o ;

assign dataOut[19] = \dataOut[19]~output_o ;

assign dataOut[20] = \dataOut[20]~output_o ;

assign dataOut[21] = \dataOut[21]~output_o ;

assign dataOut[22] = \dataOut[22]~output_o ;

assign dataOut[23] = \dataOut[23]~output_o ;

assign dataOut[24] = \dataOut[24]~output_o ;

assign dataOut[25] = \dataOut[25]~output_o ;

assign dataOut[26] = \dataOut[26]~output_o ;

assign dataOut[27] = \dataOut[27]~output_o ;

assign dataOut[28] = \dataOut[28]~output_o ;

assign dataOut[29] = \dataOut[29]~output_o ;

assign dataOut[30] = \dataOut[30]~output_o ;

assign dataOut[31] = \dataOut[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
