/*
 * Copyright (C) 2013 Seco USA Inc
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

//==================== Q7 DualLite 8x512MB ====================//
//Write Leveling
DATA 4, MX6_MMDC_P0_MPWLDECTRL0,        0x001F001F //80c 
DATA 4, MX6_MMDC_P0_MPWLDECTRL1,        0x001F001F //810
DATA 4, MX6_MMDC_P1_MPWLDECTRL0,        0x001F001F //80c
DATA 4, MX6_MMDC_P1_MPWLDECTRL1,        0x001F001F //810

//DQS gating, read delay, write delay calibration values
DATA 4, MX6_MMDC_P0_MPDGCTRL0,  0x42480248 //83c
DATA 4, MX6_MMDC_P0_MPDGCTRL1,  0x0211020B //840
DATA 4, MX6_MMDC_P1_MPDGCTRL0,  0x417F0211 //83c
DATA 4, MX6_MMDC_P1_MPDGCTRL1,  0x015D0166 //840

//Read calibration
DATA 4, MX6_MMDC_P0_MPRDDLCTL,  0x4B4C504D //848
DATA 4, MX6_MMDC_P1_MPRDDLCTL,  0x494C4F48 //848

//write calibrttion
DATA 4, MX6_MMDC_P0_MPWRDLCTL,  0x3F3F2E31 //850
DATA 4, MX6_MMDC_P1_MPWRDLCTL,  0x2B35382B //850

// Complete calibration by forced measurement:
DATA 4, MX6_MMDC_P0_MPMUR0,     0x00000800 //8b8
DATA 4, MX6_MMDC_P1_MPMUR0,     0x00000800 //8b8

//==========================================
//MMDC init:
//in DDR3, 64-bit mode, only MMDC0 is init
DATA 4, MX6_MMDC_P0_MDPDC,	0x0002002D //004 
DATA 4, MX6_MMDC_P0_MDOTC,	0x00333040 //008
DATA 4, MX6_MMDC_P0_MDCFG0,	0x676B52F3 //00c
DATA 4, MX6_MMDC_P0_MDCFG1,	0xB66E8B63 //010
DATA 4, MX6_MMDC_P0_MDCFG2,	0x01FF00DB //014

DATA 4, MX6_MMDC_P0_MDMISC,	0x00001740 //018
DATA 4, MX6_MMDC_P0_MDSCR,	0x00008000 //01c
DATA 4, MX6_MMDC_P0_MDRWD,	0x000026D2 //02c
DATA 4, MX6_MMDC_P0_MDOR,       0x006B1023 //030

/* CS0_END = 2304MB (2048 + 256)  in step da 256Mb -> [(2304*8/256) - 1] */
DATA 4, MX6_MMDC_P0_MDASP,	0x00000047 //040

/* SDE_1=1; ROW=4; BL=1; DSIZ=2 -> 64 bit */
DATA 4, MX6_MMDC_P0_MDCTL,	0xC41A0000 //000


//Initialize DDR3 on CS_0
DATA 4, MX6_MMDC_P0_MDSCR,	0x02008032 //01c
DATA 4, MX6_MMDC_P0_MDSCR,	0x00008033 //01c 
DATA 4, MX6_MMDC_P0_MDSCR,	0x00048031 //01c
/*P0 01c */ 
/* write 0x0940 to MR0 bank_0 (Burst Type=1 (Interlived)) */
DATA 4, MX6_MMDC_P0_MDSCR,	0x05208030 //01c

//Initialize DDR3 on CS_1
DATA 4, MX6_MMDC_P0_MDSCR,      0x0200803A //01c
DATA 4, MX6_MMDC_P0_MDSCR,      0x0000803B //01c 
DATA 4, MX6_MMDC_P0_MDSCR,      0x00048039 //01c
/*P0 01c */
/* write 0x0940 to MR0 bank_0 (Burst Type=1 (Interlived)) */
DATA 4, MX6_MMDC_P0_MDSCR,      0x05208038 //01c

//ZQ - Calibrationi
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xa1390003 //800
DATA 4, MX6_MMDC_P0_MDSCR,      0x04008048 //01c
DATA 4, MX6_MMDC_P0_MDREF,      0x00007800 //020


DATA 4, MX6_MMDC_P0_MPODTCTRL,  0x00022227 //818 
DATA 4, MX6_MMDC_P1_MPODTCTRL,  0x00022227 //818

DATA 4, MX6_MMDC_P0_MDPDC,      0x0002556D //004

DATA 4, MX6_MMDC_P0_MAPSR,      0x00011006 //404
DATA 4, MX6_MMDC_P0_MDSCR,      0x00000000 //01c
