<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/evergreen.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - evergreen.c<span style="font-size: 80%;"> (source / <a href="evergreen.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2887</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">87</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2010 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;evergreend.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;avivod.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;evergreen_reg.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;evergreen_blit_shaders.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;radeon_ucode.h&quot;
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : /*
<a name="37"><span class="lineNum">      37 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">      38 </span>            :  */
<span class="lineNum">      39 </span><span class="lineNoCov">          0 : u32 eg_cg_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span>            :         unsigned long flags;
<span class="lineNum">      42 </span>            :         u32 r;
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;cg_idx_lock, flags);</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_CG_IND_ADDR, ((reg) &amp; 0xffff));</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         r = RREG32(EVERGREEN_CG_IND_DATA);</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;cg_idx_lock, flags);</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="49"><span class="lineNum">      49 </span>            : }</a>
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span><span class="lineNoCov">          0 : void eg_cg_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">      52 </span>            : {
<span class="lineNum">      53 </span>            :         unsigned long flags;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;cg_idx_lock, flags);</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_CG_IND_ADDR, ((reg) &amp; 0xffff));</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_CG_IND_DATA, (v));</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;cg_idx_lock, flags);</span>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 : u32 eg_pif_phy0_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">      62 </span>            : {
<span class="lineNum">      63 </span>            :         unsigned long flags;
<span class="lineNum">      64 </span>            :         u32 r;
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) &amp; 0xffff));</span>
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         r = RREG32(EVERGREEN_PIF_PHY0_DATA);</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="71"><span class="lineNum">      71 </span>            : }</a>
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span><span class="lineNoCov">          0 : void eg_pif_phy0_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">      74 </span>            : {
<span class="lineNum">      75 </span>            :         unsigned long flags;
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) &amp; 0xffff));</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY0_DATA, (v));</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span><span class="lineNoCov">          0 : u32 eg_pif_phy1_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">      84 </span>            : {
<span class="lineNum">      85 </span>            :         unsigned long flags;
<span class="lineNum">      86 </span>            :         u32 r;
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) &amp; 0xffff));</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         r = RREG32(EVERGREEN_PIF_PHY1_DATA);</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="93"><span class="lineNum">      93 </span>            : }</a>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 : void eg_pif_phy1_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">      96 </span>            : {
<span class="lineNum">      97 </span>            :         unsigned long flags;
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) &amp; 0xffff));</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_PIF_PHY1_DATA, (v));</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pif_idx_lock, flags);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            : static const u32 crtc_offsets[6] =
<span class="lineNum">     106 </span>            : {
<span class="lineNum">     107 </span>            :         EVERGREEN_CRTC0_REGISTER_OFFSET,
<span class="lineNum">     108 </span>            :         EVERGREEN_CRTC1_REGISTER_OFFSET,
<span class="lineNum">     109 </span>            :         EVERGREEN_CRTC2_REGISTER_OFFSET,
<span class="lineNum">     110 </span>            :         EVERGREEN_CRTC3_REGISTER_OFFSET,
<span class="lineNum">     111 </span>            :         EVERGREEN_CRTC4_REGISTER_OFFSET,
<span class="lineNum">     112 </span>            :         EVERGREEN_CRTC5_REGISTER_OFFSET
<span class="lineNum">     113 </span>            : };
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            : #include &quot;clearstate_evergreen.h&quot;
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : static const u32 sumo_rlc_save_restore_register_list[] =
<span class="lineNum">     118 </span>            : {
<span class="lineNum">     119 </span>            :         0x98fc,
<span class="lineNum">     120 </span>            :         0x9830,
<span class="lineNum">     121 </span>            :         0x9834,
<span class="lineNum">     122 </span>            :         0x9838,
<span class="lineNum">     123 </span>            :         0x9870,
<span class="lineNum">     124 </span>            :         0x9874,
<span class="lineNum">     125 </span>            :         0x8a14,
<span class="lineNum">     126 </span>            :         0x8b24,
<span class="lineNum">     127 </span>            :         0x8bcc,
<span class="lineNum">     128 </span>            :         0x8b10,
<span class="lineNum">     129 </span>            :         0x8d00,
<span class="lineNum">     130 </span>            :         0x8d04,
<span class="lineNum">     131 </span>            :         0x8c00,
<span class="lineNum">     132 </span>            :         0x8c04,
<span class="lineNum">     133 </span>            :         0x8c08,
<span class="lineNum">     134 </span>            :         0x8c0c,
<span class="lineNum">     135 </span>            :         0x8d8c,
<span class="lineNum">     136 </span>            :         0x8c20,
<span class="lineNum">     137 </span>            :         0x8c24,
<span class="lineNum">     138 </span>            :         0x8c28,
<span class="lineNum">     139 </span>            :         0x8c18,
<span class="lineNum">     140 </span>            :         0x8c1c,
<span class="lineNum">     141 </span>            :         0x8cf0,
<span class="lineNum">     142 </span>            :         0x8e2c,
<span class="lineNum">     143 </span>            :         0x8e38,
<span class="lineNum">     144 </span>            :         0x8c30,
<span class="lineNum">     145 </span>            :         0x9508,
<span class="lineNum">     146 </span>            :         0x9688,
<span class="lineNum">     147 </span>            :         0x9608,
<span class="lineNum">     148 </span>            :         0x960c,
<span class="lineNum">     149 </span>            :         0x9610,
<span class="lineNum">     150 </span>            :         0x9614,
<span class="lineNum">     151 </span>            :         0x88c4,
<span class="lineNum">     152 </span>            :         0x88d4,
<span class="lineNum">     153 </span>            :         0xa008,
<span class="lineNum">     154 </span>            :         0x900c,
<span class="lineNum">     155 </span>            :         0x9100,
<span class="lineNum">     156 </span>            :         0x913c,
<span class="lineNum">     157 </span>            :         0x98f8,
<span class="lineNum">     158 </span>            :         0x98f4,
<span class="lineNum">     159 </span>            :         0x9b7c,
<span class="lineNum">     160 </span>            :         0x3f8c,
<span class="lineNum">     161 </span>            :         0x8950,
<span class="lineNum">     162 </span>            :         0x8954,
<span class="lineNum">     163 </span>            :         0x8a18,
<span class="lineNum">     164 </span>            :         0x8b28,
<span class="lineNum">     165 </span>            :         0x9144,
<span class="lineNum">     166 </span>            :         0x9148,
<span class="lineNum">     167 </span>            :         0x914c,
<span class="lineNum">     168 </span>            :         0x3f90,
<span class="lineNum">     169 </span>            :         0x3f94,
<span class="lineNum">     170 </span>            :         0x915c,
<span class="lineNum">     171 </span>            :         0x9160,
<span class="lineNum">     172 </span>            :         0x9178,
<span class="lineNum">     173 </span>            :         0x917c,
<span class="lineNum">     174 </span>            :         0x9180,
<span class="lineNum">     175 </span>            :         0x918c,
<span class="lineNum">     176 </span>            :         0x9190,
<span class="lineNum">     177 </span>            :         0x9194,
<span class="lineNum">     178 </span>            :         0x9198,
<span class="lineNum">     179 </span>            :         0x919c,
<span class="lineNum">     180 </span>            :         0x91a8,
<span class="lineNum">     181 </span>            :         0x91ac,
<span class="lineNum">     182 </span>            :         0x91b0,
<span class="lineNum">     183 </span>            :         0x91b4,
<span class="lineNum">     184 </span>            :         0x91b8,
<span class="lineNum">     185 </span>            :         0x91c4,
<span class="lineNum">     186 </span>            :         0x91c8,
<span class="lineNum">     187 </span>            :         0x91cc,
<span class="lineNum">     188 </span>            :         0x91d0,
<span class="lineNum">     189 </span>            :         0x91d4,
<span class="lineNum">     190 </span>            :         0x91e0,
<span class="lineNum">     191 </span>            :         0x91e4,
<span class="lineNum">     192 </span>            :         0x91ec,
<span class="lineNum">     193 </span>            :         0x91f0,
<span class="lineNum">     194 </span>            :         0x91f4,
<span class="lineNum">     195 </span>            :         0x9200,
<span class="lineNum">     196 </span>            :         0x9204,
<span class="lineNum">     197 </span>            :         0x929c,
<span class="lineNum">     198 </span>            :         0x9150,
<span class="lineNum">     199 </span>            :         0x802c,
<span class="lineNum">     200 </span>            : };
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span>            : static void evergreen_gpu_init(struct radeon_device *rdev);
<span class="lineNum">     203 </span>            : void evergreen_fini(struct radeon_device *rdev);
<span class="lineNum">     204 </span>            : void evergreen_pcie_gen2_enable(struct radeon_device *rdev);
<span class="lineNum">     205 </span>            : void evergreen_program_aspm(struct radeon_device *rdev);
<span class="lineNum">     206 </span>            : extern void cayman_cp_int_cntl_setup(struct radeon_device *rdev,
<span class="lineNum">     207 </span>            :                                      int ring, u32 cp_int_cntl);
<span class="lineNum">     208 </span>            : extern void cayman_vm_decode_fault(struct radeon_device *rdev,
<span class="lineNum">     209 </span>            :                                    u32 status, u32 addr);
<span class="lineNum">     210 </span>            : void cik_init_cp_pg_table(struct radeon_device *rdev);
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            : extern u32 si_get_csb_size(struct radeon_device *rdev);
<span class="lineNum">     213 </span>            : extern void si_get_csb_buffer(struct radeon_device *rdev, volatile u32 *buffer);
<span class="lineNum">     214 </span>            : extern u32 cik_get_csb_size(struct radeon_device *rdev);
<span class="lineNum">     215 </span>            : extern void cik_get_csb_buffer(struct radeon_device *rdev, volatile u32 *buffer);
<span class="lineNum">     216 </span>            : extern void rv770_set_clk_bypass_mode(struct radeon_device *rdev);
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span>            : static const u32 evergreen_golden_registers[] =
<span class="lineNum">     219 </span>            : {
<span class="lineNum">     220 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     221 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     222 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     223 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     224 </span>            :         0x9b7c, 0xffffffff, 0x00000000,
<span class="lineNum">     225 </span>            :         0x8a14, 0xffffffff, 0x00000007,
<span class="lineNum">     226 </span>            :         0x8b10, 0xffffffff, 0x00000000,
<span class="lineNum">     227 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     228 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     229 </span>            :         0x88d4, 0xffffffff, 0x00000010,
<span class="lineNum">     230 </span>            :         0x8974, 0xffffffff, 0x00000000,
<span class="lineNum">     231 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     232 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     233 </span>            :         0x5e78, 0xffffffff, 0x001000f0,
<span class="lineNum">     234 </span>            :         0x6104, 0x01000300, 0x00000000,
<span class="lineNum">     235 </span>            :         0x5bc0, 0x00300000, 0x00000000,
<span class="lineNum">     236 </span>            :         0x7030, 0xffffffff, 0x00000011,
<span class="lineNum">     237 </span>            :         0x7c30, 0xffffffff, 0x00000011,
<span class="lineNum">     238 </span>            :         0x10830, 0xffffffff, 0x00000011,
<span class="lineNum">     239 </span>            :         0x11430, 0xffffffff, 0x00000011,
<span class="lineNum">     240 </span>            :         0x12030, 0xffffffff, 0x00000011,
<span class="lineNum">     241 </span>            :         0x12c30, 0xffffffff, 0x00000011,
<span class="lineNum">     242 </span>            :         0xd02c, 0xffffffff, 0x08421000,
<span class="lineNum">     243 </span>            :         0x240c, 0xffffffff, 0x00000380,
<span class="lineNum">     244 </span>            :         0x8b24, 0xffffffff, 0x00ff0fff,
<span class="lineNum">     245 </span>            :         0x28a4c, 0x06000000, 0x06000000,
<span class="lineNum">     246 </span>            :         0x10c, 0x00000001, 0x00000001,
<span class="lineNum">     247 </span>            :         0x8d00, 0xffffffff, 0x100e4848,
<span class="lineNum">     248 </span>            :         0x8d04, 0xffffffff, 0x00164745,
<span class="lineNum">     249 </span>            :         0x8c00, 0xffffffff, 0xe4000003,
<span class="lineNum">     250 </span>            :         0x8c04, 0xffffffff, 0x40600060,
<span class="lineNum">     251 </span>            :         0x8c08, 0xffffffff, 0x001c001c,
<span class="lineNum">     252 </span>            :         0x8cf0, 0xffffffff, 0x08e00620,
<span class="lineNum">     253 </span>            :         0x8c20, 0xffffffff, 0x00800080,
<span class="lineNum">     254 </span>            :         0x8c24, 0xffffffff, 0x00800080,
<span class="lineNum">     255 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     256 </span>            :         0x8c1c, 0xffffffff, 0x00001010,
<span class="lineNum">     257 </span>            :         0x28350, 0xffffffff, 0x00000000,
<span class="lineNum">     258 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     259 </span>            :         0x5c4, 0xffffffff, 0x00000001,
<span class="lineNum">     260 </span>            :         0x9508, 0xffffffff, 0x00000002,
<span class="lineNum">     261 </span>            :         0x913c, 0x0000000f, 0x0000000a
<span class="lineNum">     262 </span>            : };
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            : static const u32 evergreen_golden_registers2[] =
<span class="lineNum">     265 </span>            : {
<span class="lineNum">     266 </span>            :         0x2f4c, 0xffffffff, 0x00000000,
<span class="lineNum">     267 </span>            :         0x54f4, 0xffffffff, 0x00000000,
<span class="lineNum">     268 </span>            :         0x54f0, 0xffffffff, 0x00000000,
<span class="lineNum">     269 </span>            :         0x5498, 0xffffffff, 0x00000000,
<span class="lineNum">     270 </span>            :         0x549c, 0xffffffff, 0x00000000,
<span class="lineNum">     271 </span>            :         0x5494, 0xffffffff, 0x00000000,
<span class="lineNum">     272 </span>            :         0x53cc, 0xffffffff, 0x00000000,
<span class="lineNum">     273 </span>            :         0x53c8, 0xffffffff, 0x00000000,
<span class="lineNum">     274 </span>            :         0x53c4, 0xffffffff, 0x00000000,
<span class="lineNum">     275 </span>            :         0x53c0, 0xffffffff, 0x00000000,
<span class="lineNum">     276 </span>            :         0x53bc, 0xffffffff, 0x00000000,
<span class="lineNum">     277 </span>            :         0x53b8, 0xffffffff, 0x00000000,
<span class="lineNum">     278 </span>            :         0x53b4, 0xffffffff, 0x00000000,
<span class="lineNum">     279 </span>            :         0x53b0, 0xffffffff, 0x00000000
<span class="lineNum">     280 </span>            : };
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            : static const u32 cypress_mgcg_init[] =
<span class="lineNum">     283 </span>            : {
<span class="lineNum">     284 </span>            :         0x802c, 0xffffffff, 0xc0000000,
<span class="lineNum">     285 </span>            :         0x5448, 0xffffffff, 0x00000100,
<span class="lineNum">     286 </span>            :         0x55e4, 0xffffffff, 0x00000100,
<span class="lineNum">     287 </span>            :         0x160c, 0xffffffff, 0x00000100,
<span class="lineNum">     288 </span>            :         0x5644, 0xffffffff, 0x00000100,
<span class="lineNum">     289 </span>            :         0xc164, 0xffffffff, 0x00000100,
<span class="lineNum">     290 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     291 </span>            :         0x897c, 0xffffffff, 0x06000100,
<span class="lineNum">     292 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     293 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     294 </span>            :         0x9a60, 0xffffffff, 0x00000100,
<span class="lineNum">     295 </span>            :         0x9868, 0xffffffff, 0x00000100,
<span class="lineNum">     296 </span>            :         0x8d58, 0xffffffff, 0x00000100,
<span class="lineNum">     297 </span>            :         0x9510, 0xffffffff, 0x00000100,
<span class="lineNum">     298 </span>            :         0x949c, 0xffffffff, 0x00000100,
<span class="lineNum">     299 </span>            :         0x9654, 0xffffffff, 0x00000100,
<span class="lineNum">     300 </span>            :         0x9030, 0xffffffff, 0x00000100,
<span class="lineNum">     301 </span>            :         0x9034, 0xffffffff, 0x00000100,
<span class="lineNum">     302 </span>            :         0x9038, 0xffffffff, 0x00000100,
<span class="lineNum">     303 </span>            :         0x903c, 0xffffffff, 0x00000100,
<span class="lineNum">     304 </span>            :         0x9040, 0xffffffff, 0x00000100,
<span class="lineNum">     305 </span>            :         0xa200, 0xffffffff, 0x00000100,
<span class="lineNum">     306 </span>            :         0xa204, 0xffffffff, 0x00000100,
<span class="lineNum">     307 </span>            :         0xa208, 0xffffffff, 0x00000100,
<span class="lineNum">     308 </span>            :         0xa20c, 0xffffffff, 0x00000100,
<span class="lineNum">     309 </span>            :         0x971c, 0xffffffff, 0x00000100,
<span class="lineNum">     310 </span>            :         0x977c, 0xffffffff, 0x00000100,
<span class="lineNum">     311 </span>            :         0x3f80, 0xffffffff, 0x00000100,
<span class="lineNum">     312 </span>            :         0xa210, 0xffffffff, 0x00000100,
<span class="lineNum">     313 </span>            :         0xa214, 0xffffffff, 0x00000100,
<span class="lineNum">     314 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     315 </span>            :         0x9784, 0xffffffff, 0x00000100,
<span class="lineNum">     316 </span>            :         0x9698, 0xffffffff, 0x00000100,
<span class="lineNum">     317 </span>            :         0x4d4, 0xffffffff, 0x00000200,
<span class="lineNum">     318 </span>            :         0x30cc, 0xffffffff, 0x00000100,
<span class="lineNum">     319 </span>            :         0xd0c0, 0xffffffff, 0xff000100,
<span class="lineNum">     320 </span>            :         0x802c, 0xffffffff, 0x40000000,
<span class="lineNum">     321 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     322 </span>            :         0x9160, 0xffffffff, 0x00030002,
<span class="lineNum">     323 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     324 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     325 </span>            :         0x9180, 0xffffffff, 0x00050004,
<span class="lineNum">     326 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     327 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     328 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     329 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     330 </span>            :         0x919c, 0xffffffff, 0x00050004,
<span class="lineNum">     331 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     332 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     333 </span>            :         0x91b0, 0xffffffff, 0x00070000,
<span class="lineNum">     334 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     335 </span>            :         0x91b8, 0xffffffff, 0x00050004,
<span class="lineNum">     336 </span>            :         0x91c4, 0xffffffff, 0x00010006,
<span class="lineNum">     337 </span>            :         0x91c8, 0xffffffff, 0x00090008,
<span class="lineNum">     338 </span>            :         0x91cc, 0xffffffff, 0x00070000,
<span class="lineNum">     339 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     340 </span>            :         0x91d4, 0xffffffff, 0x00050004,
<span class="lineNum">     341 </span>            :         0x91e0, 0xffffffff, 0x00010006,
<span class="lineNum">     342 </span>            :         0x91e4, 0xffffffff, 0x00090008,
<span class="lineNum">     343 </span>            :         0x91e8, 0xffffffff, 0x00000000,
<span class="lineNum">     344 </span>            :         0x91ec, 0xffffffff, 0x00070000,
<span class="lineNum">     345 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     346 </span>            :         0x91f4, 0xffffffff, 0x00050004,
<span class="lineNum">     347 </span>            :         0x9200, 0xffffffff, 0x00010006,
<span class="lineNum">     348 </span>            :         0x9204, 0xffffffff, 0x00090008,
<span class="lineNum">     349 </span>            :         0x9208, 0xffffffff, 0x00070000,
<span class="lineNum">     350 </span>            :         0x920c, 0xffffffff, 0x00030002,
<span class="lineNum">     351 </span>            :         0x9210, 0xffffffff, 0x00050004,
<span class="lineNum">     352 </span>            :         0x921c, 0xffffffff, 0x00010006,
<span class="lineNum">     353 </span>            :         0x9220, 0xffffffff, 0x00090008,
<span class="lineNum">     354 </span>            :         0x9224, 0xffffffff, 0x00070000,
<span class="lineNum">     355 </span>            :         0x9228, 0xffffffff, 0x00030002,
<span class="lineNum">     356 </span>            :         0x922c, 0xffffffff, 0x00050004,
<span class="lineNum">     357 </span>            :         0x9238, 0xffffffff, 0x00010006,
<span class="lineNum">     358 </span>            :         0x923c, 0xffffffff, 0x00090008,
<span class="lineNum">     359 </span>            :         0x9240, 0xffffffff, 0x00070000,
<span class="lineNum">     360 </span>            :         0x9244, 0xffffffff, 0x00030002,
<span class="lineNum">     361 </span>            :         0x9248, 0xffffffff, 0x00050004,
<span class="lineNum">     362 </span>            :         0x9254, 0xffffffff, 0x00010006,
<span class="lineNum">     363 </span>            :         0x9258, 0xffffffff, 0x00090008,
<span class="lineNum">     364 </span>            :         0x925c, 0xffffffff, 0x00070000,
<span class="lineNum">     365 </span>            :         0x9260, 0xffffffff, 0x00030002,
<span class="lineNum">     366 </span>            :         0x9264, 0xffffffff, 0x00050004,
<span class="lineNum">     367 </span>            :         0x9270, 0xffffffff, 0x00010006,
<span class="lineNum">     368 </span>            :         0x9274, 0xffffffff, 0x00090008,
<span class="lineNum">     369 </span>            :         0x9278, 0xffffffff, 0x00070000,
<span class="lineNum">     370 </span>            :         0x927c, 0xffffffff, 0x00030002,
<span class="lineNum">     371 </span>            :         0x9280, 0xffffffff, 0x00050004,
<span class="lineNum">     372 </span>            :         0x928c, 0xffffffff, 0x00010006,
<span class="lineNum">     373 </span>            :         0x9290, 0xffffffff, 0x00090008,
<span class="lineNum">     374 </span>            :         0x9294, 0xffffffff, 0x00000000,
<span class="lineNum">     375 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     376 </span>            :         0x802c, 0xffffffff, 0x40010000,
<span class="lineNum">     377 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     378 </span>            :         0x9160, 0xffffffff, 0x00030002,
<span class="lineNum">     379 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     380 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     381 </span>            :         0x9180, 0xffffffff, 0x00050004,
<span class="lineNum">     382 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     383 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     384 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     385 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     386 </span>            :         0x919c, 0xffffffff, 0x00050004,
<span class="lineNum">     387 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     388 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     389 </span>            :         0x91b0, 0xffffffff, 0x00070000,
<span class="lineNum">     390 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     391 </span>            :         0x91b8, 0xffffffff, 0x00050004,
<span class="lineNum">     392 </span>            :         0x91c4, 0xffffffff, 0x00010006,
<span class="lineNum">     393 </span>            :         0x91c8, 0xffffffff, 0x00090008,
<span class="lineNum">     394 </span>            :         0x91cc, 0xffffffff, 0x00070000,
<span class="lineNum">     395 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     396 </span>            :         0x91d4, 0xffffffff, 0x00050004,
<span class="lineNum">     397 </span>            :         0x91e0, 0xffffffff, 0x00010006,
<span class="lineNum">     398 </span>            :         0x91e4, 0xffffffff, 0x00090008,
<span class="lineNum">     399 </span>            :         0x91e8, 0xffffffff, 0x00000000,
<span class="lineNum">     400 </span>            :         0x91ec, 0xffffffff, 0x00070000,
<span class="lineNum">     401 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     402 </span>            :         0x91f4, 0xffffffff, 0x00050004,
<span class="lineNum">     403 </span>            :         0x9200, 0xffffffff, 0x00010006,
<span class="lineNum">     404 </span>            :         0x9204, 0xffffffff, 0x00090008,
<span class="lineNum">     405 </span>            :         0x9208, 0xffffffff, 0x00070000,
<span class="lineNum">     406 </span>            :         0x920c, 0xffffffff, 0x00030002,
<span class="lineNum">     407 </span>            :         0x9210, 0xffffffff, 0x00050004,
<span class="lineNum">     408 </span>            :         0x921c, 0xffffffff, 0x00010006,
<span class="lineNum">     409 </span>            :         0x9220, 0xffffffff, 0x00090008,
<span class="lineNum">     410 </span>            :         0x9224, 0xffffffff, 0x00070000,
<span class="lineNum">     411 </span>            :         0x9228, 0xffffffff, 0x00030002,
<span class="lineNum">     412 </span>            :         0x922c, 0xffffffff, 0x00050004,
<span class="lineNum">     413 </span>            :         0x9238, 0xffffffff, 0x00010006,
<span class="lineNum">     414 </span>            :         0x923c, 0xffffffff, 0x00090008,
<span class="lineNum">     415 </span>            :         0x9240, 0xffffffff, 0x00070000,
<span class="lineNum">     416 </span>            :         0x9244, 0xffffffff, 0x00030002,
<span class="lineNum">     417 </span>            :         0x9248, 0xffffffff, 0x00050004,
<span class="lineNum">     418 </span>            :         0x9254, 0xffffffff, 0x00010006,
<span class="lineNum">     419 </span>            :         0x9258, 0xffffffff, 0x00090008,
<span class="lineNum">     420 </span>            :         0x925c, 0xffffffff, 0x00070000,
<span class="lineNum">     421 </span>            :         0x9260, 0xffffffff, 0x00030002,
<span class="lineNum">     422 </span>            :         0x9264, 0xffffffff, 0x00050004,
<span class="lineNum">     423 </span>            :         0x9270, 0xffffffff, 0x00010006,
<span class="lineNum">     424 </span>            :         0x9274, 0xffffffff, 0x00090008,
<span class="lineNum">     425 </span>            :         0x9278, 0xffffffff, 0x00070000,
<span class="lineNum">     426 </span>            :         0x927c, 0xffffffff, 0x00030002,
<span class="lineNum">     427 </span>            :         0x9280, 0xffffffff, 0x00050004,
<span class="lineNum">     428 </span>            :         0x928c, 0xffffffff, 0x00010006,
<span class="lineNum">     429 </span>            :         0x9290, 0xffffffff, 0x00090008,
<span class="lineNum">     430 </span>            :         0x9294, 0xffffffff, 0x00000000,
<span class="lineNum">     431 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     432 </span>            :         0x802c, 0xffffffff, 0xc0000000
<span class="lineNum">     433 </span>            : };
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            : static const u32 redwood_mgcg_init[] =
<span class="lineNum">     436 </span>            : {
<span class="lineNum">     437 </span>            :         0x802c, 0xffffffff, 0xc0000000,
<span class="lineNum">     438 </span>            :         0x5448, 0xffffffff, 0x00000100,
<span class="lineNum">     439 </span>            :         0x55e4, 0xffffffff, 0x00000100,
<span class="lineNum">     440 </span>            :         0x160c, 0xffffffff, 0x00000100,
<span class="lineNum">     441 </span>            :         0x5644, 0xffffffff, 0x00000100,
<span class="lineNum">     442 </span>            :         0xc164, 0xffffffff, 0x00000100,
<span class="lineNum">     443 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     444 </span>            :         0x897c, 0xffffffff, 0x06000100,
<span class="lineNum">     445 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     446 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     447 </span>            :         0x9a60, 0xffffffff, 0x00000100,
<span class="lineNum">     448 </span>            :         0x9868, 0xffffffff, 0x00000100,
<span class="lineNum">     449 </span>            :         0x8d58, 0xffffffff, 0x00000100,
<span class="lineNum">     450 </span>            :         0x9510, 0xffffffff, 0x00000100,
<span class="lineNum">     451 </span>            :         0x949c, 0xffffffff, 0x00000100,
<span class="lineNum">     452 </span>            :         0x9654, 0xffffffff, 0x00000100,
<span class="lineNum">     453 </span>            :         0x9030, 0xffffffff, 0x00000100,
<span class="lineNum">     454 </span>            :         0x9034, 0xffffffff, 0x00000100,
<span class="lineNum">     455 </span>            :         0x9038, 0xffffffff, 0x00000100,
<span class="lineNum">     456 </span>            :         0x903c, 0xffffffff, 0x00000100,
<span class="lineNum">     457 </span>            :         0x9040, 0xffffffff, 0x00000100,
<span class="lineNum">     458 </span>            :         0xa200, 0xffffffff, 0x00000100,
<span class="lineNum">     459 </span>            :         0xa204, 0xffffffff, 0x00000100,
<span class="lineNum">     460 </span>            :         0xa208, 0xffffffff, 0x00000100,
<span class="lineNum">     461 </span>            :         0xa20c, 0xffffffff, 0x00000100,
<span class="lineNum">     462 </span>            :         0x971c, 0xffffffff, 0x00000100,
<span class="lineNum">     463 </span>            :         0x977c, 0xffffffff, 0x00000100,
<span class="lineNum">     464 </span>            :         0x3f80, 0xffffffff, 0x00000100,
<span class="lineNum">     465 </span>            :         0xa210, 0xffffffff, 0x00000100,
<span class="lineNum">     466 </span>            :         0xa214, 0xffffffff, 0x00000100,
<span class="lineNum">     467 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     468 </span>            :         0x9784, 0xffffffff, 0x00000100,
<span class="lineNum">     469 </span>            :         0x9698, 0xffffffff, 0x00000100,
<span class="lineNum">     470 </span>            :         0x4d4, 0xffffffff, 0x00000200,
<span class="lineNum">     471 </span>            :         0x30cc, 0xffffffff, 0x00000100,
<span class="lineNum">     472 </span>            :         0xd0c0, 0xffffffff, 0xff000100,
<span class="lineNum">     473 </span>            :         0x802c, 0xffffffff, 0x40000000,
<span class="lineNum">     474 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     475 </span>            :         0x9160, 0xffffffff, 0x00030002,
<span class="lineNum">     476 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     477 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     478 </span>            :         0x9180, 0xffffffff, 0x00050004,
<span class="lineNum">     479 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     480 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     481 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     482 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     483 </span>            :         0x919c, 0xffffffff, 0x00050004,
<span class="lineNum">     484 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     485 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     486 </span>            :         0x91b0, 0xffffffff, 0x00070000,
<span class="lineNum">     487 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     488 </span>            :         0x91b8, 0xffffffff, 0x00050004,
<span class="lineNum">     489 </span>            :         0x91c4, 0xffffffff, 0x00010006,
<span class="lineNum">     490 </span>            :         0x91c8, 0xffffffff, 0x00090008,
<span class="lineNum">     491 </span>            :         0x91cc, 0xffffffff, 0x00070000,
<span class="lineNum">     492 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     493 </span>            :         0x91d4, 0xffffffff, 0x00050004,
<span class="lineNum">     494 </span>            :         0x91e0, 0xffffffff, 0x00010006,
<span class="lineNum">     495 </span>            :         0x91e4, 0xffffffff, 0x00090008,
<span class="lineNum">     496 </span>            :         0x91e8, 0xffffffff, 0x00000000,
<span class="lineNum">     497 </span>            :         0x91ec, 0xffffffff, 0x00070000,
<span class="lineNum">     498 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     499 </span>            :         0x91f4, 0xffffffff, 0x00050004,
<span class="lineNum">     500 </span>            :         0x9200, 0xffffffff, 0x00010006,
<span class="lineNum">     501 </span>            :         0x9204, 0xffffffff, 0x00090008,
<span class="lineNum">     502 </span>            :         0x9294, 0xffffffff, 0x00000000,
<span class="lineNum">     503 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     504 </span>            :         0x802c, 0xffffffff, 0xc0000000
<span class="lineNum">     505 </span>            : };
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span>            : static const u32 cedar_golden_registers[] =
<span class="lineNum">     508 </span>            : {
<span class="lineNum">     509 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     510 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     511 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     512 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     513 </span>            :         0x9b7c, 0xffffffff, 0x00000000,
<span class="lineNum">     514 </span>            :         0x8a14, 0xffffffff, 0x00000007,
<span class="lineNum">     515 </span>            :         0x8b10, 0xffffffff, 0x00000000,
<span class="lineNum">     516 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     517 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     518 </span>            :         0x88d4, 0xffffffff, 0x00000000,
<span class="lineNum">     519 </span>            :         0x8974, 0xffffffff, 0x00000000,
<span class="lineNum">     520 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     521 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     522 </span>            :         0x5e78, 0xffffffff, 0x001000f0,
<span class="lineNum">     523 </span>            :         0x6104, 0x01000300, 0x00000000,
<span class="lineNum">     524 </span>            :         0x5bc0, 0x00300000, 0x00000000,
<span class="lineNum">     525 </span>            :         0x7030, 0xffffffff, 0x00000011,
<span class="lineNum">     526 </span>            :         0x7c30, 0xffffffff, 0x00000011,
<span class="lineNum">     527 </span>            :         0x10830, 0xffffffff, 0x00000011,
<span class="lineNum">     528 </span>            :         0x11430, 0xffffffff, 0x00000011,
<span class="lineNum">     529 </span>            :         0xd02c, 0xffffffff, 0x08421000,
<span class="lineNum">     530 </span>            :         0x240c, 0xffffffff, 0x00000380,
<span class="lineNum">     531 </span>            :         0x8b24, 0xffffffff, 0x00ff0fff,
<span class="lineNum">     532 </span>            :         0x28a4c, 0x06000000, 0x06000000,
<span class="lineNum">     533 </span>            :         0x10c, 0x00000001, 0x00000001,
<span class="lineNum">     534 </span>            :         0x8d00, 0xffffffff, 0x100e4848,
<span class="lineNum">     535 </span>            :         0x8d04, 0xffffffff, 0x00164745,
<span class="lineNum">     536 </span>            :         0x8c00, 0xffffffff, 0xe4000003,
<span class="lineNum">     537 </span>            :         0x8c04, 0xffffffff, 0x40600060,
<span class="lineNum">     538 </span>            :         0x8c08, 0xffffffff, 0x001c001c,
<span class="lineNum">     539 </span>            :         0x8cf0, 0xffffffff, 0x08e00410,
<span class="lineNum">     540 </span>            :         0x8c20, 0xffffffff, 0x00800080,
<span class="lineNum">     541 </span>            :         0x8c24, 0xffffffff, 0x00800080,
<span class="lineNum">     542 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     543 </span>            :         0x8c1c, 0xffffffff, 0x00001010,
<span class="lineNum">     544 </span>            :         0x28350, 0xffffffff, 0x00000000,
<span class="lineNum">     545 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     546 </span>            :         0x5c4, 0xffffffff, 0x00000001,
<span class="lineNum">     547 </span>            :         0x9508, 0xffffffff, 0x00000002
<span class="lineNum">     548 </span>            : };
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span>            : static const u32 cedar_mgcg_init[] =
<span class="lineNum">     551 </span>            : {
<span class="lineNum">     552 </span>            :         0x802c, 0xffffffff, 0xc0000000,
<span class="lineNum">     553 </span>            :         0x5448, 0xffffffff, 0x00000100,
<span class="lineNum">     554 </span>            :         0x55e4, 0xffffffff, 0x00000100,
<span class="lineNum">     555 </span>            :         0x160c, 0xffffffff, 0x00000100,
<span class="lineNum">     556 </span>            :         0x5644, 0xffffffff, 0x00000100,
<span class="lineNum">     557 </span>            :         0xc164, 0xffffffff, 0x00000100,
<span class="lineNum">     558 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     559 </span>            :         0x897c, 0xffffffff, 0x06000100,
<span class="lineNum">     560 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     561 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     562 </span>            :         0x9a60, 0xffffffff, 0x00000100,
<span class="lineNum">     563 </span>            :         0x9868, 0xffffffff, 0x00000100,
<span class="lineNum">     564 </span>            :         0x8d58, 0xffffffff, 0x00000100,
<span class="lineNum">     565 </span>            :         0x9510, 0xffffffff, 0x00000100,
<span class="lineNum">     566 </span>            :         0x949c, 0xffffffff, 0x00000100,
<span class="lineNum">     567 </span>            :         0x9654, 0xffffffff, 0x00000100,
<span class="lineNum">     568 </span>            :         0x9030, 0xffffffff, 0x00000100,
<span class="lineNum">     569 </span>            :         0x9034, 0xffffffff, 0x00000100,
<span class="lineNum">     570 </span>            :         0x9038, 0xffffffff, 0x00000100,
<span class="lineNum">     571 </span>            :         0x903c, 0xffffffff, 0x00000100,
<span class="lineNum">     572 </span>            :         0x9040, 0xffffffff, 0x00000100,
<span class="lineNum">     573 </span>            :         0xa200, 0xffffffff, 0x00000100,
<span class="lineNum">     574 </span>            :         0xa204, 0xffffffff, 0x00000100,
<span class="lineNum">     575 </span>            :         0xa208, 0xffffffff, 0x00000100,
<span class="lineNum">     576 </span>            :         0xa20c, 0xffffffff, 0x00000100,
<span class="lineNum">     577 </span>            :         0x971c, 0xffffffff, 0x00000100,
<span class="lineNum">     578 </span>            :         0x977c, 0xffffffff, 0x00000100,
<span class="lineNum">     579 </span>            :         0x3f80, 0xffffffff, 0x00000100,
<span class="lineNum">     580 </span>            :         0xa210, 0xffffffff, 0x00000100,
<span class="lineNum">     581 </span>            :         0xa214, 0xffffffff, 0x00000100,
<span class="lineNum">     582 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     583 </span>            :         0x9784, 0xffffffff, 0x00000100,
<span class="lineNum">     584 </span>            :         0x9698, 0xffffffff, 0x00000100,
<span class="lineNum">     585 </span>            :         0x4d4, 0xffffffff, 0x00000200,
<span class="lineNum">     586 </span>            :         0x30cc, 0xffffffff, 0x00000100,
<span class="lineNum">     587 </span>            :         0xd0c0, 0xffffffff, 0xff000100,
<span class="lineNum">     588 </span>            :         0x802c, 0xffffffff, 0x40000000,
<span class="lineNum">     589 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     590 </span>            :         0x9178, 0xffffffff, 0x00050000,
<span class="lineNum">     591 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     592 </span>            :         0x918c, 0xffffffff, 0x00010004,
<span class="lineNum">     593 </span>            :         0x9190, 0xffffffff, 0x00070006,
<span class="lineNum">     594 </span>            :         0x9194, 0xffffffff, 0x00050000,
<span class="lineNum">     595 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     596 </span>            :         0x91a8, 0xffffffff, 0x00010004,
<span class="lineNum">     597 </span>            :         0x91ac, 0xffffffff, 0x00070006,
<span class="lineNum">     598 </span>            :         0x91e8, 0xffffffff, 0x00000000,
<span class="lineNum">     599 </span>            :         0x9294, 0xffffffff, 0x00000000,
<span class="lineNum">     600 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     601 </span>            :         0x802c, 0xffffffff, 0xc0000000
<span class="lineNum">     602 </span>            : };
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            : static const u32 juniper_mgcg_init[] =
<span class="lineNum">     605 </span>            : {
<span class="lineNum">     606 </span>            :         0x802c, 0xffffffff, 0xc0000000,
<span class="lineNum">     607 </span>            :         0x5448, 0xffffffff, 0x00000100,
<span class="lineNum">     608 </span>            :         0x55e4, 0xffffffff, 0x00000100,
<span class="lineNum">     609 </span>            :         0x160c, 0xffffffff, 0x00000100,
<span class="lineNum">     610 </span>            :         0x5644, 0xffffffff, 0x00000100,
<span class="lineNum">     611 </span>            :         0xc164, 0xffffffff, 0x00000100,
<span class="lineNum">     612 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     613 </span>            :         0x897c, 0xffffffff, 0x06000100,
<span class="lineNum">     614 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     615 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     616 </span>            :         0x9a60, 0xffffffff, 0x00000100,
<span class="lineNum">     617 </span>            :         0x9868, 0xffffffff, 0x00000100,
<span class="lineNum">     618 </span>            :         0x8d58, 0xffffffff, 0x00000100,
<span class="lineNum">     619 </span>            :         0x9510, 0xffffffff, 0x00000100,
<span class="lineNum">     620 </span>            :         0x949c, 0xffffffff, 0x00000100,
<span class="lineNum">     621 </span>            :         0x9654, 0xffffffff, 0x00000100,
<span class="lineNum">     622 </span>            :         0x9030, 0xffffffff, 0x00000100,
<span class="lineNum">     623 </span>            :         0x9034, 0xffffffff, 0x00000100,
<span class="lineNum">     624 </span>            :         0x9038, 0xffffffff, 0x00000100,
<span class="lineNum">     625 </span>            :         0x903c, 0xffffffff, 0x00000100,
<span class="lineNum">     626 </span>            :         0x9040, 0xffffffff, 0x00000100,
<span class="lineNum">     627 </span>            :         0xa200, 0xffffffff, 0x00000100,
<span class="lineNum">     628 </span>            :         0xa204, 0xffffffff, 0x00000100,
<span class="lineNum">     629 </span>            :         0xa208, 0xffffffff, 0x00000100,
<span class="lineNum">     630 </span>            :         0xa20c, 0xffffffff, 0x00000100,
<span class="lineNum">     631 </span>            :         0x971c, 0xffffffff, 0x00000100,
<span class="lineNum">     632 </span>            :         0xd0c0, 0xffffffff, 0xff000100,
<span class="lineNum">     633 </span>            :         0x802c, 0xffffffff, 0x40000000,
<span class="lineNum">     634 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     635 </span>            :         0x9160, 0xffffffff, 0x00030002,
<span class="lineNum">     636 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     637 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     638 </span>            :         0x9180, 0xffffffff, 0x00050004,
<span class="lineNum">     639 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     640 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     641 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     642 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     643 </span>            :         0x919c, 0xffffffff, 0x00050004,
<span class="lineNum">     644 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     645 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     646 </span>            :         0x91b0, 0xffffffff, 0x00070000,
<span class="lineNum">     647 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     648 </span>            :         0x91b8, 0xffffffff, 0x00050004,
<span class="lineNum">     649 </span>            :         0x91c4, 0xffffffff, 0x00010006,
<span class="lineNum">     650 </span>            :         0x91c8, 0xffffffff, 0x00090008,
<span class="lineNum">     651 </span>            :         0x91cc, 0xffffffff, 0x00070000,
<span class="lineNum">     652 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     653 </span>            :         0x91d4, 0xffffffff, 0x00050004,
<span class="lineNum">     654 </span>            :         0x91e0, 0xffffffff, 0x00010006,
<span class="lineNum">     655 </span>            :         0x91e4, 0xffffffff, 0x00090008,
<span class="lineNum">     656 </span>            :         0x91e8, 0xffffffff, 0x00000000,
<span class="lineNum">     657 </span>            :         0x91ec, 0xffffffff, 0x00070000,
<span class="lineNum">     658 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     659 </span>            :         0x91f4, 0xffffffff, 0x00050004,
<span class="lineNum">     660 </span>            :         0x9200, 0xffffffff, 0x00010006,
<span class="lineNum">     661 </span>            :         0x9204, 0xffffffff, 0x00090008,
<span class="lineNum">     662 </span>            :         0x9208, 0xffffffff, 0x00070000,
<span class="lineNum">     663 </span>            :         0x920c, 0xffffffff, 0x00030002,
<span class="lineNum">     664 </span>            :         0x9210, 0xffffffff, 0x00050004,
<span class="lineNum">     665 </span>            :         0x921c, 0xffffffff, 0x00010006,
<span class="lineNum">     666 </span>            :         0x9220, 0xffffffff, 0x00090008,
<span class="lineNum">     667 </span>            :         0x9224, 0xffffffff, 0x00070000,
<span class="lineNum">     668 </span>            :         0x9228, 0xffffffff, 0x00030002,
<span class="lineNum">     669 </span>            :         0x922c, 0xffffffff, 0x00050004,
<span class="lineNum">     670 </span>            :         0x9238, 0xffffffff, 0x00010006,
<span class="lineNum">     671 </span>            :         0x923c, 0xffffffff, 0x00090008,
<span class="lineNum">     672 </span>            :         0x9240, 0xffffffff, 0x00070000,
<span class="lineNum">     673 </span>            :         0x9244, 0xffffffff, 0x00030002,
<span class="lineNum">     674 </span>            :         0x9248, 0xffffffff, 0x00050004,
<span class="lineNum">     675 </span>            :         0x9254, 0xffffffff, 0x00010006,
<span class="lineNum">     676 </span>            :         0x9258, 0xffffffff, 0x00090008,
<span class="lineNum">     677 </span>            :         0x925c, 0xffffffff, 0x00070000,
<span class="lineNum">     678 </span>            :         0x9260, 0xffffffff, 0x00030002,
<span class="lineNum">     679 </span>            :         0x9264, 0xffffffff, 0x00050004,
<span class="lineNum">     680 </span>            :         0x9270, 0xffffffff, 0x00010006,
<span class="lineNum">     681 </span>            :         0x9274, 0xffffffff, 0x00090008,
<span class="lineNum">     682 </span>            :         0x9278, 0xffffffff, 0x00070000,
<span class="lineNum">     683 </span>            :         0x927c, 0xffffffff, 0x00030002,
<span class="lineNum">     684 </span>            :         0x9280, 0xffffffff, 0x00050004,
<span class="lineNum">     685 </span>            :         0x928c, 0xffffffff, 0x00010006,
<span class="lineNum">     686 </span>            :         0x9290, 0xffffffff, 0x00090008,
<span class="lineNum">     687 </span>            :         0x9294, 0xffffffff, 0x00000000,
<span class="lineNum">     688 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     689 </span>            :         0x802c, 0xffffffff, 0xc0000000,
<span class="lineNum">     690 </span>            :         0x977c, 0xffffffff, 0x00000100,
<span class="lineNum">     691 </span>            :         0x3f80, 0xffffffff, 0x00000100,
<span class="lineNum">     692 </span>            :         0xa210, 0xffffffff, 0x00000100,
<span class="lineNum">     693 </span>            :         0xa214, 0xffffffff, 0x00000100,
<span class="lineNum">     694 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     695 </span>            :         0x9784, 0xffffffff, 0x00000100,
<span class="lineNum">     696 </span>            :         0x9698, 0xffffffff, 0x00000100,
<span class="lineNum">     697 </span>            :         0x4d4, 0xffffffff, 0x00000200,
<span class="lineNum">     698 </span>            :         0x30cc, 0xffffffff, 0x00000100,
<span class="lineNum">     699 </span>            :         0x802c, 0xffffffff, 0xc0000000
<span class="lineNum">     700 </span>            : };
<span class="lineNum">     701 </span>            : 
<span class="lineNum">     702 </span>            : static const u32 supersumo_golden_registers[] =
<span class="lineNum">     703 </span>            : {
<span class="lineNum">     704 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     705 </span>            :         0x5c4, 0xffffffff, 0x00000001,
<span class="lineNum">     706 </span>            :         0x7030, 0xffffffff, 0x00000011,
<span class="lineNum">     707 </span>            :         0x7c30, 0xffffffff, 0x00000011,
<span class="lineNum">     708 </span>            :         0x6104, 0x01000300, 0x00000000,
<span class="lineNum">     709 </span>            :         0x5bc0, 0x00300000, 0x00000000,
<span class="lineNum">     710 </span>            :         0x8c04, 0xffffffff, 0x40600060,
<span class="lineNum">     711 </span>            :         0x8c08, 0xffffffff, 0x001c001c,
<span class="lineNum">     712 </span>            :         0x8c20, 0xffffffff, 0x00800080,
<span class="lineNum">     713 </span>            :         0x8c24, 0xffffffff, 0x00800080,
<span class="lineNum">     714 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     715 </span>            :         0x8c1c, 0xffffffff, 0x00001010,
<span class="lineNum">     716 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     717 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     718 </span>            :         0x91c4, 0xffffffff, 0x00010006,
<span class="lineNum">     719 </span>            :         0x91e0, 0xffffffff, 0x00010006,
<span class="lineNum">     720 </span>            :         0x9200, 0xffffffff, 0x00010006,
<span class="lineNum">     721 </span>            :         0x9150, 0xffffffff, 0x6e944040,
<span class="lineNum">     722 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     723 </span>            :         0x9180, 0xffffffff, 0x00050004,
<span class="lineNum">     724 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     725 </span>            :         0x919c, 0xffffffff, 0x00050004,
<span class="lineNum">     726 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     727 </span>            :         0x91b8, 0xffffffff, 0x00050004,
<span class="lineNum">     728 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     729 </span>            :         0x91d4, 0xffffffff, 0x00050004,
<span class="lineNum">     730 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     731 </span>            :         0x91f4, 0xffffffff, 0x00050004,
<span class="lineNum">     732 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     733 </span>            :         0x9160, 0xffffffff, 0x00030002,
<span class="lineNum">     734 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     735 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     736 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     737 </span>            :         0x91b0, 0xffffffff, 0x00070000,
<span class="lineNum">     738 </span>            :         0x91cc, 0xffffffff, 0x00070000,
<span class="lineNum">     739 </span>            :         0x91ec, 0xffffffff, 0x00070000,
<span class="lineNum">     740 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     741 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     742 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     743 </span>            :         0x91c8, 0xffffffff, 0x00090008,
<span class="lineNum">     744 </span>            :         0x91e4, 0xffffffff, 0x00090008,
<span class="lineNum">     745 </span>            :         0x9204, 0xffffffff, 0x00090008,
<span class="lineNum">     746 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     747 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     748 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     749 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     750 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     751 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     752 </span>            :         0x5644, 0xffffffff, 0x00000100,
<span class="lineNum">     753 </span>            :         0x9b7c, 0xffffffff, 0x00000000,
<span class="lineNum">     754 </span>            :         0x8030, 0xffffffff, 0x0000100a,
<span class="lineNum">     755 </span>            :         0x8a14, 0xffffffff, 0x00000007,
<span class="lineNum">     756 </span>            :         0x8b24, 0xffffffff, 0x00ff0fff,
<span class="lineNum">     757 </span>            :         0x8b10, 0xffffffff, 0x00000000,
<span class="lineNum">     758 </span>            :         0x28a4c, 0x06000000, 0x06000000,
<span class="lineNum">     759 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     760 </span>            :         0x913c, 0xffff000f, 0x0100000a,
<span class="lineNum">     761 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     762 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     763 </span>            :         0x88d4, 0xffffffff, 0x00000010,
<span class="lineNum">     764 </span>            :         0x8974, 0xffffffff, 0x00000000,
<span class="lineNum">     765 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     766 </span>            :         0x5e78, 0xffffffff, 0x001000f0,
<span class="lineNum">     767 </span>            :         0xd02c, 0xffffffff, 0x08421000,
<span class="lineNum">     768 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     769 </span>            :         0x8d00, 0xffffffff, 0x100e4848,
<span class="lineNum">     770 </span>            :         0x8d04, 0xffffffff, 0x00164745,
<span class="lineNum">     771 </span>            :         0x8c00, 0xffffffff, 0xe4000003,
<span class="lineNum">     772 </span>            :         0x8cf0, 0x1fffffff, 0x08e00620,
<span class="lineNum">     773 </span>            :         0x28350, 0xffffffff, 0x00000000,
<span class="lineNum">     774 </span>            :         0x9508, 0xffffffff, 0x00000002
<span class="lineNum">     775 </span>            : };
<span class="lineNum">     776 </span>            : 
<span class="lineNum">     777 </span>            : static const u32 sumo_golden_registers[] =
<span class="lineNum">     778 </span>            : {
<span class="lineNum">     779 </span>            :         0x900c, 0x00ffffff, 0x0017071f,
<span class="lineNum">     780 </span>            :         0x8c18, 0xffffffff, 0x10101060,
<span class="lineNum">     781 </span>            :         0x8c1c, 0xffffffff, 0x00001010,
<span class="lineNum">     782 </span>            :         0x8c30, 0x0000000f, 0x00000005,
<span class="lineNum">     783 </span>            :         0x9688, 0x0000000f, 0x00000007
<span class="lineNum">     784 </span>            : };
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            : static const u32 wrestler_golden_registers[] =
<span class="lineNum">     787 </span>            : {
<span class="lineNum">     788 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     789 </span>            :         0x5c4, 0xffffffff, 0x00000001,
<span class="lineNum">     790 </span>            :         0x7030, 0xffffffff, 0x00000011,
<span class="lineNum">     791 </span>            :         0x7c30, 0xffffffff, 0x00000011,
<span class="lineNum">     792 </span>            :         0x6104, 0x01000300, 0x00000000,
<span class="lineNum">     793 </span>            :         0x5bc0, 0x00300000, 0x00000000,
<span class="lineNum">     794 </span>            :         0x918c, 0xffffffff, 0x00010006,
<span class="lineNum">     795 </span>            :         0x91a8, 0xffffffff, 0x00010006,
<span class="lineNum">     796 </span>            :         0x9150, 0xffffffff, 0x6e944040,
<span class="lineNum">     797 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     798 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     799 </span>            :         0x915c, 0xffffffff, 0x00010000,
<span class="lineNum">     800 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     801 </span>            :         0x9178, 0xffffffff, 0x00070000,
<span class="lineNum">     802 </span>            :         0x9194, 0xffffffff, 0x00070000,
<span class="lineNum">     803 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     804 </span>            :         0x9190, 0xffffffff, 0x00090008,
<span class="lineNum">     805 </span>            :         0x91ac, 0xffffffff, 0x00090008,
<span class="lineNum">     806 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     807 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     808 </span>            :         0x929c, 0xffffffff, 0x00000001,
<span class="lineNum">     809 </span>            :         0x8a18, 0xffffffff, 0x00000100,
<span class="lineNum">     810 </span>            :         0x8b28, 0xffffffff, 0x00000100,
<span class="lineNum">     811 </span>            :         0x9144, 0xffffffff, 0x00000100,
<span class="lineNum">     812 </span>            :         0x9b7c, 0xffffffff, 0x00000000,
<span class="lineNum">     813 </span>            :         0x8030, 0xffffffff, 0x0000100a,
<span class="lineNum">     814 </span>            :         0x8a14, 0xffffffff, 0x00000001,
<span class="lineNum">     815 </span>            :         0x8b24, 0xffffffff, 0x00ff0fff,
<span class="lineNum">     816 </span>            :         0x8b10, 0xffffffff, 0x00000000,
<span class="lineNum">     817 </span>            :         0x28a4c, 0x06000000, 0x06000000,
<span class="lineNum">     818 </span>            :         0x4d8, 0xffffffff, 0x00000100,
<span class="lineNum">     819 </span>            :         0x913c, 0xffff000f, 0x0100000a,
<span class="lineNum">     820 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     821 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     822 </span>            :         0x88d4, 0xffffffff, 0x00000010,
<span class="lineNum">     823 </span>            :         0x8974, 0xffffffff, 0x00000000,
<span class="lineNum">     824 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     825 </span>            :         0x5e78, 0xffffffff, 0x001000f0,
<span class="lineNum">     826 </span>            :         0xd02c, 0xffffffff, 0x08421000,
<span class="lineNum">     827 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     828 </span>            :         0x8d00, 0xffffffff, 0x100e4848,
<span class="lineNum">     829 </span>            :         0x8d04, 0xffffffff, 0x00164745,
<span class="lineNum">     830 </span>            :         0x8c00, 0xffffffff, 0xe4000003,
<span class="lineNum">     831 </span>            :         0x8cf0, 0x1fffffff, 0x08e00410,
<span class="lineNum">     832 </span>            :         0x28350, 0xffffffff, 0x00000000,
<span class="lineNum">     833 </span>            :         0x9508, 0xffffffff, 0x00000002,
<span class="lineNum">     834 </span>            :         0x900c, 0xffffffff, 0x0017071f,
<span class="lineNum">     835 </span>            :         0x8c18, 0xffffffff, 0x10101060,
<span class="lineNum">     836 </span>            :         0x8c1c, 0xffffffff, 0x00001010
<span class="lineNum">     837 </span>            : };
<span class="lineNum">     838 </span>            : 
<span class="lineNum">     839 </span>            : static const u32 barts_golden_registers[] =
<span class="lineNum">     840 </span>            : {
<span class="lineNum">     841 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     842 </span>            :         0x5e78, 0x8f311ff1, 0x001000f0,
<span class="lineNum">     843 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     844 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     845 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     846 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     847 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     848 </span>            :         0xbd4, 0x70073777, 0x00010001,
<span class="lineNum">     849 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     850 </span>            :         0xd0b8, 0x03773777, 0x02011003,
<span class="lineNum">     851 </span>            :         0x5bc0, 0x00200000, 0x50100000,
<span class="lineNum">     852 </span>            :         0x98f8, 0x33773777, 0x02011003,
<span class="lineNum">     853 </span>            :         0x98fc, 0xffffffff, 0x76543210,
<span class="lineNum">     854 </span>            :         0x7030, 0x31000311, 0x00000011,
<span class="lineNum">     855 </span>            :         0x2f48, 0x00000007, 0x02011003,
<span class="lineNum">     856 </span>            :         0x6b28, 0x00000010, 0x00000012,
<span class="lineNum">     857 </span>            :         0x7728, 0x00000010, 0x00000012,
<span class="lineNum">     858 </span>            :         0x10328, 0x00000010, 0x00000012,
<span class="lineNum">     859 </span>            :         0x10f28, 0x00000010, 0x00000012,
<span class="lineNum">     860 </span>            :         0x11b28, 0x00000010, 0x00000012,
<span class="lineNum">     861 </span>            :         0x12728, 0x00000010, 0x00000012,
<span class="lineNum">     862 </span>            :         0x240c, 0x000007ff, 0x00000380,
<span class="lineNum">     863 </span>            :         0x8a14, 0xf000001f, 0x00000007,
<span class="lineNum">     864 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     865 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     866 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     867 </span>            :         0x10c, 0x00000001, 0x00010003,
<span class="lineNum">     868 </span>            :         0xa02c, 0xffffffff, 0x0000009b,
<span class="lineNum">     869 </span>            :         0x913c, 0x0000000f, 0x0100000a,
<span class="lineNum">     870 </span>            :         0x8d00, 0xffff7f7f, 0x100e4848,
<span class="lineNum">     871 </span>            :         0x8d04, 0x00ffffff, 0x00164745,
<span class="lineNum">     872 </span>            :         0x8c00, 0xfffc0003, 0xe4000003,
<span class="lineNum">     873 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     874 </span>            :         0x8c08, 0x00ff00ff, 0x001c001c,
<span class="lineNum">     875 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00620,
<span class="lineNum">     876 </span>            :         0x8c20, 0x0fff0fff, 0x00800080,
<span class="lineNum">     877 </span>            :         0x8c24, 0x0fff0fff, 0x00800080,
<span class="lineNum">     878 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     879 </span>            :         0x8c1c, 0x0000ffff, 0x00001010,
<span class="lineNum">     880 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     881 </span>            :         0x9508, 0x3700001f, 0x00000002,
<span class="lineNum">     882 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     883 </span>            :         0x88c4, 0x001f3ae3, 0x000000c2,
<span class="lineNum">     884 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     885 </span>            :         0x8974, 0xffffffff, 0x00000000
<span class="lineNum">     886 </span>            : };
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span>            : static const u32 turks_golden_registers[] =
<span class="lineNum">     889 </span>            : {
<span class="lineNum">     890 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     891 </span>            :         0x5e78, 0x8f311ff1, 0x001000f0,
<span class="lineNum">     892 </span>            :         0x8c8, 0x00003000, 0x00001070,
<span class="lineNum">     893 </span>            :         0x8cc, 0x000fffff, 0x00040035,
<span class="lineNum">     894 </span>            :         0x3f90, 0xffff0000, 0xfff00000,
<span class="lineNum">     895 </span>            :         0x9148, 0xffff0000, 0xfff00000,
<span class="lineNum">     896 </span>            :         0x3f94, 0xffff0000, 0xfff00000,
<span class="lineNum">     897 </span>            :         0x914c, 0xffff0000, 0xfff00000,
<span class="lineNum">     898 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     899 </span>            :         0xbd4, 0x00073007, 0x00010002,
<span class="lineNum">     900 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     901 </span>            :         0xd0b8, 0x03773777, 0x02010002,
<span class="lineNum">     902 </span>            :         0x5bc0, 0x00200000, 0x50100000,
<span class="lineNum">     903 </span>            :         0x98f8, 0x33773777, 0x00010002,
<span class="lineNum">     904 </span>            :         0x98fc, 0xffffffff, 0x33221100,
<span class="lineNum">     905 </span>            :         0x7030, 0x31000311, 0x00000011,
<span class="lineNum">     906 </span>            :         0x2f48, 0x33773777, 0x00010002,
<span class="lineNum">     907 </span>            :         0x6b28, 0x00000010, 0x00000012,
<span class="lineNum">     908 </span>            :         0x7728, 0x00000010, 0x00000012,
<span class="lineNum">     909 </span>            :         0x10328, 0x00000010, 0x00000012,
<span class="lineNum">     910 </span>            :         0x10f28, 0x00000010, 0x00000012,
<span class="lineNum">     911 </span>            :         0x11b28, 0x00000010, 0x00000012,
<span class="lineNum">     912 </span>            :         0x12728, 0x00000010, 0x00000012,
<span class="lineNum">     913 </span>            :         0x240c, 0x000007ff, 0x00000380,
<span class="lineNum">     914 </span>            :         0x8a14, 0xf000001f, 0x00000007,
<span class="lineNum">     915 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     916 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     917 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     918 </span>            :         0x10c, 0x00000001, 0x00010003,
<span class="lineNum">     919 </span>            :         0xa02c, 0xffffffff, 0x0000009b,
<span class="lineNum">     920 </span>            :         0x913c, 0x0000000f, 0x0100000a,
<span class="lineNum">     921 </span>            :         0x8d00, 0xffff7f7f, 0x100e4848,
<span class="lineNum">     922 </span>            :         0x8d04, 0x00ffffff, 0x00164745,
<span class="lineNum">     923 </span>            :         0x8c00, 0xfffc0003, 0xe4000003,
<span class="lineNum">     924 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     925 </span>            :         0x8c08, 0x00ff00ff, 0x001c001c,
<span class="lineNum">     926 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00410,
<span class="lineNum">     927 </span>            :         0x8c20, 0x0fff0fff, 0x00800080,
<span class="lineNum">     928 </span>            :         0x8c24, 0x0fff0fff, 0x00800080,
<span class="lineNum">     929 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     930 </span>            :         0x8c1c, 0x0000ffff, 0x00001010,
<span class="lineNum">     931 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     932 </span>            :         0x9508, 0x3700001f, 0x00000002,
<span class="lineNum">     933 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     934 </span>            :         0x88c4, 0x001f3ae3, 0x000000c2,
<span class="lineNum">     935 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     936 </span>            :         0x8974, 0xffffffff, 0x00000000
<span class="lineNum">     937 </span>            : };
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span>            : static const u32 caicos_golden_registers[] =
<span class="lineNum">     940 </span>            : {
<span class="lineNum">     941 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     942 </span>            :         0x5e78, 0x8f311ff1, 0x001000f0,
<span class="lineNum">     943 </span>            :         0x8c8, 0x00003420, 0x00001450,
<span class="lineNum">     944 </span>            :         0x8cc, 0x000fffff, 0x00040035,
<span class="lineNum">     945 </span>            :         0x3f90, 0xffff0000, 0xfffc0000,
<span class="lineNum">     946 </span>            :         0x9148, 0xffff0000, 0xfffc0000,
<span class="lineNum">     947 </span>            :         0x3f94, 0xffff0000, 0xfffc0000,
<span class="lineNum">     948 </span>            :         0x914c, 0xffff0000, 0xfffc0000,
<span class="lineNum">     949 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     950 </span>            :         0xbd4, 0x00073007, 0x00010001,
<span class="lineNum">     951 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     952 </span>            :         0xd0b8, 0x03773777, 0x02010001,
<span class="lineNum">     953 </span>            :         0x5bc0, 0x00200000, 0x50100000,
<span class="lineNum">     954 </span>            :         0x98f8, 0x33773777, 0x02010001,
<span class="lineNum">     955 </span>            :         0x98fc, 0xffffffff, 0x33221100,
<span class="lineNum">     956 </span>            :         0x7030, 0x31000311, 0x00000011,
<span class="lineNum">     957 </span>            :         0x2f48, 0x33773777, 0x02010001,
<span class="lineNum">     958 </span>            :         0x6b28, 0x00000010, 0x00000012,
<span class="lineNum">     959 </span>            :         0x7728, 0x00000010, 0x00000012,
<span class="lineNum">     960 </span>            :         0x10328, 0x00000010, 0x00000012,
<span class="lineNum">     961 </span>            :         0x10f28, 0x00000010, 0x00000012,
<span class="lineNum">     962 </span>            :         0x11b28, 0x00000010, 0x00000012,
<span class="lineNum">     963 </span>            :         0x12728, 0x00000010, 0x00000012,
<span class="lineNum">     964 </span>            :         0x240c, 0x000007ff, 0x00000380,
<span class="lineNum">     965 </span>            :         0x8a14, 0xf000001f, 0x00000001,
<span class="lineNum">     966 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     967 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     968 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     969 </span>            :         0x10c, 0x00000001, 0x00010003,
<span class="lineNum">     970 </span>            :         0xa02c, 0xffffffff, 0x0000009b,
<span class="lineNum">     971 </span>            :         0x913c, 0x0000000f, 0x0100000a,
<span class="lineNum">     972 </span>            :         0x8d00, 0xffff7f7f, 0x100e4848,
<span class="lineNum">     973 </span>            :         0x8d04, 0x00ffffff, 0x00164745,
<span class="lineNum">     974 </span>            :         0x8c00, 0xfffc0003, 0xe4000003,
<span class="lineNum">     975 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     976 </span>            :         0x8c08, 0x00ff00ff, 0x001c001c,
<span class="lineNum">     977 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00410,
<span class="lineNum">     978 </span>            :         0x8c20, 0x0fff0fff, 0x00800080,
<span class="lineNum">     979 </span>            :         0x8c24, 0x0fff0fff, 0x00800080,
<span class="lineNum">     980 </span>            :         0x8c18, 0xffffffff, 0x20202078,
<span class="lineNum">     981 </span>            :         0x8c1c, 0x0000ffff, 0x00001010,
<span class="lineNum">     982 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     983 </span>            :         0x9508, 0x3700001f, 0x00000002,
<span class="lineNum">     984 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     985 </span>            :         0x88c4, 0x001f3ae3, 0x000000c2,
<span class="lineNum">     986 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     987 </span>            :         0x8974, 0xffffffff, 0x00000000
<a name="988"><span class="lineNum">     988 </span>            : };</a>
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 : static void evergreen_init_golden_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     991 </span>            : {
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     993 </span>            :         case CHIP_CYPRESS:
<span class="lineNum">     994 </span>            :         case CHIP_HEMLOCK:
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     996 </span>            :                                                  evergreen_golden_registers,
<span class="lineNum">     997 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers));
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     999 </span>            :                                                  evergreen_golden_registers2,
<span class="lineNum">    1000 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers2));
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1002 </span>            :                                                  cypress_mgcg_init,
<span class="lineNum">    1003 </span>            :                                                  (const u32)ARRAY_SIZE(cypress_mgcg_init));
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1005 </span>            :         case CHIP_JUNIPER:
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1007 </span>            :                                                  evergreen_golden_registers,
<span class="lineNum">    1008 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers));
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1010 </span>            :                                                  evergreen_golden_registers2,
<span class="lineNum">    1011 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers2));
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1013 </span>            :                                                  juniper_mgcg_init,
<span class="lineNum">    1014 </span>            :                                                  (const u32)ARRAY_SIZE(juniper_mgcg_init));
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1016 </span>            :         case CHIP_REDWOOD:
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1018 </span>            :                                                  evergreen_golden_registers,
<span class="lineNum">    1019 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers));
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1021 </span>            :                                                  evergreen_golden_registers2,
<span class="lineNum">    1022 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers2));
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1024 </span>            :                                                  redwood_mgcg_init,
<span class="lineNum">    1025 </span>            :                                                  (const u32)ARRAY_SIZE(redwood_mgcg_init));
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1027 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1029 </span>            :                                                  cedar_golden_registers,
<span class="lineNum">    1030 </span>            :                                                  (const u32)ARRAY_SIZE(cedar_golden_registers));
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1032 </span>            :                                                  evergreen_golden_registers2,
<span class="lineNum">    1033 </span>            :                                                  (const u32)ARRAY_SIZE(evergreen_golden_registers2));
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1035 </span>            :                                                  cedar_mgcg_init,
<span class="lineNum">    1036 </span>            :                                                  (const u32)ARRAY_SIZE(cedar_mgcg_init));
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1038 </span>            :         case CHIP_PALM:
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1040 </span>            :                                                  wrestler_golden_registers,
<span class="lineNum">    1041 </span>            :                                                  (const u32)ARRAY_SIZE(wrestler_golden_registers));
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1043 </span>            :         case CHIP_SUMO:
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1045 </span>            :                                                  supersumo_golden_registers,
<span class="lineNum">    1046 </span>            :                                                  (const u32)ARRAY_SIZE(supersumo_golden_registers));
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1048 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1050 </span>            :                                                  supersumo_golden_registers,
<span class="lineNum">    1051 </span>            :                                                  (const u32)ARRAY_SIZE(supersumo_golden_registers));
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1053 </span>            :                                                  sumo_golden_registers,
<span class="lineNum">    1054 </span>            :                                                  (const u32)ARRAY_SIZE(sumo_golden_registers));
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1056 </span>            :         case CHIP_BARTS:
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1058 </span>            :                                                  barts_golden_registers,
<span class="lineNum">    1059 </span>            :                                                  (const u32)ARRAY_SIZE(barts_golden_registers));
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1061 </span>            :         case CHIP_TURKS:
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1063 </span>            :                                                  turks_golden_registers,
<span class="lineNum">    1064 </span>            :                                                  (const u32)ARRAY_SIZE(turks_golden_registers));
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1066 </span>            :         case CHIP_CAICOS:
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">    1068 </span>            :                                                  caicos_golden_registers,
<span class="lineNum">    1069 </span>            :                                                  (const u32)ARRAY_SIZE(caicos_golden_registers));
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1071 </span>            :         default:
<span class="lineNum">    1072 </span>            :                 break;
<span class="lineNum">    1073 </span>            :         }
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1075 </span>            : 
<span class="lineNum">    1076 </span>            : /**
<span class="lineNum">    1077 </span>            :  * evergreen_get_allowed_info_register - fetch the register for the info ioctl
<span class="lineNum">    1078 </span>            :  *
<span class="lineNum">    1079 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1080 </span>            :  * @reg: register offset in bytes
<span class="lineNum">    1081 </span>            :  * @val: register value
<span class="lineNum">    1082 </span>            :  *
<span class="lineNum">    1083 </span>            :  * Returns 0 for success or -EINVAL for an invalid register
<a name="1084"><span class="lineNum">    1084 </span>            :  *</a>
<span class="lineNum">    1085 </span>            :  */
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 : int evergreen_get_allowed_info_register(struct radeon_device *rdev,</span>
<span class="lineNum">    1087 </span>            :                                         u32 reg, u32 *val)
<span class="lineNum">    1088 </span>            : {
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">    1090 </span>            :         case GRBM_STATUS:
<span class="lineNum">    1091 </span>            :         case GRBM_STATUS_SE0:
<span class="lineNum">    1092 </span>            :         case GRBM_STATUS_SE1:
<span class="lineNum">    1093 </span>            :         case SRBM_STATUS:
<span class="lineNum">    1094 </span>            :         case SRBM_STATUS2:
<span class="lineNum">    1095 </span>            :         case DMA_STATUS_REG:
<span class="lineNum">    1096 </span>            :         case UVD_STATUS:
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 *val = RREG32(reg);</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1099 </span>            :         default:
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1101 </span>            :         }
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 : void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,</span>
<span class="lineNum">    1105 </span>            :                              unsigned *bankh, unsigned *mtaspect,
<span class="lineNum">    1106 </span>            :                              unsigned *tile_split)
<span class="lineNum">    1107 </span>            : {
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         *bankw = (tiling_flags &gt;&gt; RADEON_TILING_EG_BANKW_SHIFT) &amp; RADEON_TILING_EG_BANKW_MASK;</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         *bankh = (tiling_flags &gt;&gt; RADEON_TILING_EG_BANKH_SHIFT) &amp; RADEON_TILING_EG_BANKH_MASK;</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         *mtaspect = (tiling_flags &gt;&gt; RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT) &amp; RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK;</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         *tile_split = (tiling_flags &gt;&gt; RADEON_TILING_EG_TILE_SPLIT_SHIFT) &amp; RADEON_TILING_EG_TILE_SPLIT_MASK;</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         switch (*bankw) {</span>
<span class="lineNum">    1113 </span>            :         default:
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         case 1: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_1; break;</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         case 2: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_2; break;</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         case 4: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_4; break;</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         case 8: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_8; break;</span>
<span class="lineNum">    1118 </span>            :         }
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         switch (*bankh) {</span>
<span class="lineNum">    1120 </span>            :         default:
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         case 1: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_1; break;</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         case 2: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_2; break;</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         case 4: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_4; break;</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         case 8: *bankh = EVERGREEN_ADDR_SURF_BANK_HEIGHT_8; break;</span>
<span class="lineNum">    1125 </span>            :         }
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         switch (*mtaspect) {</span>
<span class="lineNum">    1127 </span>            :         default:
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         case 1: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1; break;</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         case 2: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2; break;</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         case 4: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4; break;</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         case 8: *mtaspect = EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8; break;</span>
<span class="lineNum">    1132 </span>            :         }
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 : static int sumo_set_uvd_clock(struct radeon_device *rdev, u32 clock,</span>
<span class="lineNum">    1136 </span>            :                               u32 cntl_reg, u32 status_reg)
<span class="lineNum">    1137 </span>            : {
<span class="lineNum">    1138 </span>            :         int r, i;
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         r = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    1142 </span>            :                                            clock, false, &amp;dividers);
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1145 </span>            : 
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         WREG32_P(cntl_reg, dividers.post_div, ~(DCLK_DIR_CNTL_EN|DCLK_DIVIDER_MASK));</span>
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 if (RREG32(status_reg) &amp; DCLK_STATUS)</span>
<span class="lineNum">    1150 </span>            :                         break;
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 mdelay(10);</span>
<span class="lineNum">    1152 </span>            :         }
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         if (i == 100)</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1158 </span>            : 
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 : int sumo_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk)</span>
<span class="lineNum">    1160 </span>            : {
<span class="lineNum">    1161 </span>            :         int r = 0;
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         u32 cg_scratch = RREG32(CG_SCRATCH1);</span>
<span class="lineNum">    1163 </span>            : 
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         r = sumo_set_uvd_clock(rdev, vclk, CG_VCLK_CNTL, CG_VCLK_STATUS);</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1166 </span>            :                 goto done;
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         cg_scratch &amp;= 0xffff0000;</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         cg_scratch |= vclk / 100; /* Mhz */</span>
<span class="lineNum">    1169 </span>            : 
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         r = sumo_set_uvd_clock(rdev, dclk, CG_DCLK_CNTL, CG_DCLK_STATUS);</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1172 </span>            :                 goto done;
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         cg_scratch &amp;= 0x0000ffff;</span>
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         cg_scratch |= (dclk / 100) &lt;&lt; 16; /* Mhz */</span>
<span class="lineNum">    1175 </span>            : 
<span class="lineNum">    1176 </span>            : done:
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         WREG32(CG_SCRATCH1, cg_scratch);</span>
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1180"><span class="lineNum">    1180 </span>            : }</a>
<span class="lineNum">    1181 </span>            : 
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 : int evergreen_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk)</span>
<span class="lineNum">    1183 </span>            : {
<span class="lineNum">    1184 </span>            :         /* start off with something large */
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         unsigned fb_div = 0, vclk_div = 0, dclk_div = 0;</span>
<span class="lineNum">    1186 </span>            :         int r;
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span>            :         /* bypass vclk and dclk with bclk */
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">    1190 </span>            :                 VCLK_SRC_SEL(1) | DCLK_SRC_SEL(1),
<span class="lineNum">    1191 </span>            :                 ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span>            :         /* put PLL in bypass mode */
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_BYPASS_EN_MASK, ~UPLL_BYPASS_EN_MASK);</span>
<span class="lineNum">    1195 </span>            : 
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :         if (!vclk || !dclk) {</span>
<span class="lineNum">    1197 </span>            :                 /* keep the Bypass mode, put PLL to sleep */
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_SLEEP_MASK, ~UPLL_SLEEP_MASK);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1200 </span>            :         }
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         r = radeon_uvd_calc_upll_dividers(rdev, vclk, dclk, 125000, 250000,</span>
<span class="lineNum">    1203 </span>            :                                           16384, 0x03FFFFFF, 0, 128, 5,
<span class="lineNum">    1204 </span>            :                                           &amp;fb_div, &amp;vclk_div, &amp;dclk_div);
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span>            :         /* set VCO_MODE to 1 */
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_VCO_MODE_MASK, ~UPLL_VCO_MODE_MASK);</span>
<span class="lineNum">    1210 </span>            : 
<span class="lineNum">    1211 </span>            :         /* toggle UPLL_SLEEP to 1 then back to 0 */
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_SLEEP_MASK, ~UPLL_SLEEP_MASK);</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_SLEEP_MASK);</span>
<span class="lineNum">    1214 </span>            : 
<span class="lineNum">    1215 </span>            :         /* deassert UPLL_RESET */
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);</span>
<span class="lineNum">    1217 </span>            : 
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    1219 </span>            : 
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1223 </span>            : 
<span class="lineNum">    1224 </span>            :         /* assert UPLL_RESET again */
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_RESET_MASK, ~UPLL_RESET_MASK);</span>
<span class="lineNum">    1226 </span>            : 
<span class="lineNum">    1227 </span>            :         /* disable spread spectrum. */
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_SPREAD_SPECTRUM, 0, ~SSEN_MASK);</span>
<span class="lineNum">    1229 </span>            : 
<span class="lineNum">    1230 </span>            :         /* set feedback divider */
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK);</span>
<span class="lineNum">    1232 </span>            : 
<span class="lineNum">    1233 </span>            :         /* set ref divider to 0 */
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_REF_DIV_MASK);</span>
<span class="lineNum">    1235 </span>            : 
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         if (fb_div &lt; 307200)</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL_4, 0, ~UPLL_SPARE_ISPARE9);</span>
<span class="lineNum">    1238 </span>            :         else
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL_4, UPLL_SPARE_ISPARE9, ~UPLL_SPARE_ISPARE9);</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span>            :         /* set PDIV_A and PDIV_B */
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">    1243 </span>            :                 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div),
<span class="lineNum">    1244 </span>            :                 ~(UPLL_PDIV_A_MASK | UPLL_PDIV_B_MASK));
<span class="lineNum">    1245 </span>            : 
<span class="lineNum">    1246 </span>            :         /* give the PLL some time to settle */
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    1248 </span>            : 
<span class="lineNum">    1249 </span>            :         /* deassert PLL_RESET */
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);</span>
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span>            :         /* switch from bypass mode to normal mode */
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_BYPASS_EN_MASK);</span>
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span>            :         /* switch VCLK and DCLK selection */
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">    1263 </span>            :                 VCLK_SRC_SEL(2) | DCLK_SRC_SEL(2),
<span class="lineNum">    1264 </span>            :                 ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         mdelay(100);</span>
<span class="lineNum">    1267 </span>            : 
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span>            : #ifdef __linux__
<span class="lineNum">    1272 </span>            : void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev)
<span class="lineNum">    1273 </span>            : {
<span class="lineNum">    1274 </span>            :         int readrq;
<span class="lineNum">    1275 </span>            :         u16 v;
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span>            :         readrq = pcie_get_readrq(rdev-&gt;pdev);
<span class="lineNum">    1278 </span>            :         v = ffs(readrq) - 8;
<span class="lineNum">    1279 </span>            :         /* if bios or OS sets MAX_READ_REQUEST_SIZE to an invalid value, fix it
<span class="lineNum">    1280 </span>            :          * to avoid hangs or perfomance issues
<span class="lineNum">    1281 </span>            :          */
<span class="lineNum">    1282 </span>            :         if ((v == 0) || (v == 6) || (v == 7))
<span class="lineNum">    1283 </span>            :                 pcie_set_readrq(rdev-&gt;pdev, 512);
<a name="1284"><span class="lineNum">    1284 </span>            : }</a>
<span class="lineNum">    1285 </span>            : #else
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 : void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev)</span>
<span class="lineNum">    1287 </span>            : {
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         pcireg_t ctl, v;</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         int off;</span>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         if (pci_get_capability(rdev-&gt;pc, rdev-&gt;pa_tag, PCI_CAP_PCIEXPRESS,</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                                &amp;off, &amp;ctl) == 0)</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1294 </span>            : 
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         ctl = pci_conf_read(rdev-&gt;pc, rdev-&gt;pa_tag, off + PCI_PCIE_DCSR);</span>
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         v = (ctl &amp; PCI_PCIE_DCSR_MPS) &gt;&gt; 12;</span>
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span>            :         /* if bios or OS sets MAX_READ_REQUEST_SIZE to an invalid value, fix it
<span class="lineNum">    1300 </span>            :          * to avoid hangs or perfomance issues
<span class="lineNum">    1301 </span>            :          */
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         if ((v == 0) || (v == 6) || (v == 7)) {</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 ctl &amp;= ~PCI_PCIE_DCSR_MPS;</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                 ctl |= (2 &lt;&lt; 12);</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 pci_conf_write(rdev-&gt;pc, rdev-&gt;pa_tag, off + PCI_PCIE_DCSR, ctl);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 : }</span>
<a name="1308"><span class="lineNum">    1308 </span>            : #endif</a>
<span class="lineNum">    1309 </span>            : 
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 : void dce4_program_fmt(struct drm_encoder *encoder)</span>
<span class="lineNum">    1311 </span>            : {
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder-&gt;crtc);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">    1317 </span>            :         int bpc = 0;
<span class="lineNum">    1318 </span>            :         u32 tmp = 0;
<span class="lineNum">    1319 </span>            :         enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE;
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         if (connector) {</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 bpc = radeon_get_monitor_bpc(connector);</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 dither = radeon_connector-&gt;dither;</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span>            :         /* LVDS/eDP FMT is set up by atom */
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;devices &amp; ATOM_DEVICE_LCD_SUPPORT)</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span>            :         /* not needed for analog */
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         if ((radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :             (radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1335 </span>            : 
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         if (bpc == 0)</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1338 </span>            : 
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         switch (bpc) {</span>
<span class="lineNum">    1340 </span>            :         case 6:
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">    1342 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                         tmp |= (FMT_FRAME_RANDOM_ENABLE | FMT_HIGHPASS_RANDOM_ENABLE |</span>
<span class="lineNum">    1344 </span>            :                                 FMT_SPATIAL_DITHER_EN);
<span class="lineNum">    1345 </span>            :                 else
<span class="lineNum">    1346 </span>            :                         tmp |= FMT_TRUNCATE_EN;
<span class="lineNum">    1347 </span>            :                 break;
<span class="lineNum">    1348 </span>            :         case 8:
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">    1350 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                         tmp |= (FMT_FRAME_RANDOM_ENABLE | FMT_HIGHPASS_RANDOM_ENABLE |</span>
<span class="lineNum">    1352 </span>            :                                 FMT_RGB_RANDOM_ENABLE |
<span class="lineNum">    1353 </span>            :                                 FMT_SPATIAL_DITHER_EN | FMT_SPATIAL_DITHER_DEPTH);
<span class="lineNum">    1354 </span>            :                 else
<span class="lineNum">    1355 </span>            :                         tmp |= (FMT_TRUNCATE_EN | FMT_TRUNCATE_DEPTH);
<span class="lineNum">    1356 </span>            :                 break;
<span class="lineNum">    1357 </span>            :         case 10:
<span class="lineNum">    1358 </span>            :         default:
<span class="lineNum">    1359 </span>            :                 /* not needed */
<span class="lineNum">    1360 </span>            :                 break;
<span class="lineNum">    1361 </span>            :         }
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         WREG32(FMT_BIT_DEPTH_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 : static bool dce4_is_in_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">    1367 </span>            : {
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         if (RREG32(EVERGREEN_CRTC_STATUS + crtc_offsets[crtc]) &amp; EVERGREEN_CRTC_V_BLANK)</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1370 </span>            :         else
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 : static bool dce4_is_counter_moving(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">    1375 </span>            : {
<span class="lineNum">    1376 </span>            :         u32 pos1, pos2;
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         pos1 = RREG32(EVERGREEN_CRTC_STATUS_POSITION + crtc_offsets[crtc]);</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         pos2 = RREG32(EVERGREEN_CRTC_STATUS_POSITION + crtc_offsets[crtc]);</span>
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         if (pos1 != pos2)</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1383 </span>            :         else
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span>            : /**
<span class="lineNum">    1388 </span>            :  * dce4_wait_for_vblank - vblank wait asic callback.
<span class="lineNum">    1389 </span>            :  *
<span class="lineNum">    1390 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1391 </span>            :  * @crtc: crtc to wait for vblank on
<span class="lineNum">    1392 </span>            :  *
<a name="1393"><span class="lineNum">    1393 </span>            :  * Wait for vblank on the requested crtc (evergreen+).</a>
<span class="lineNum">    1394 </span>            :  */
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 : void dce4_wait_for_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">    1396 </span>            : {
<span class="lineNum">    1397 </span>            :         unsigned i = 0;
<span class="lineNum">    1398 </span>            : 
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         if (crtc &gt;= rdev-&gt;num_crtc)</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         if (!(RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[crtc]) &amp; EVERGREEN_CRTC_MASTER_EN))</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span>            :         /* depending on when we hit vblank, we may be close to active; if so,
<span class="lineNum">    1406 </span>            :          * wait for another frame.
<span class="lineNum">    1407 </span>            :          */
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         while (dce4_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :                         if (!dce4_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">    1411 </span>            :                                 break;
<span class="lineNum">    1412 </span>            :                 }
<span class="lineNum">    1413 </span>            :         }
<span class="lineNum">    1414 </span>            : 
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         while (!dce4_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                         if (!dce4_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">    1418 </span>            :                                 break;
<span class="lineNum">    1419 </span>            :                 }
<span class="lineNum">    1420 </span>            :         }
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1422 </span>            : 
<span class="lineNum">    1423 </span>            : /**
<span class="lineNum">    1424 </span>            :  * evergreen_page_flip - pageflip callback.
<span class="lineNum">    1425 </span>            :  *
<span class="lineNum">    1426 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1427 </span>            :  * @crtc_id: crtc to cleanup pageflip on
<span class="lineNum">    1428 </span>            :  * @crtc_base: new address of the crtc (GPU MC address)
<span class="lineNum">    1429 </span>            :  *
<span class="lineNum">    1430 </span>            :  * Triggers the actual pageflip by updating the primary
<a name="1431"><span class="lineNum">    1431 </span>            :  * surface base address (evergreen+).</a>
<span class="lineNum">    1432 </span>            :  */
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 : void evergreen_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)</span>
<span class="lineNum">    1434 </span>            : {
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span>            :         /* update the scanout addresses */
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1439 </span>            :                upper_32_bits(crtc_base));
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1441 </span>            :                (u32)crtc_base);
<span class="lineNum">    1442 </span>            :         /* post the write */
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         RREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span>            : /**
<span class="lineNum">    1447 </span>            :  * evergreen_page_flip_pending - check if page flip is still pending
<span class="lineNum">    1448 </span>            :  *
<span class="lineNum">    1449 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1450 </span>            :  * @crtc_id: crtc to check
<span class="lineNum">    1451 </span>            :  *
<a name="1452"><span class="lineNum">    1452 </span>            :  * Returns the current update pending status.</a>
<span class="lineNum">    1453 </span>            :  */
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 : bool evergreen_page_flip_pending(struct radeon_device *rdev, int crtc_id)</span>
<span class="lineNum">    1455 </span>            : {
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">    1457 </span>            : 
<span class="lineNum">    1458 </span>            :         /* Return current update_pending status: */
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         return !!(RREG32(EVERGREEN_GRPH_UPDATE + radeon_crtc-&gt;crtc_offset) &amp;</span>
<span class="lineNum">    1460 </span>            :                 EVERGREEN_GRPH_SURFACE_UPDATE_PENDING);
<span class="lineNum">    1461 </span>            : }
<a name="1462"><span class="lineNum">    1462 </span>            : </a>
<span class="lineNum">    1463 </span>            : /* get temperature in millidegrees */
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 : int evergreen_get_temp(struct radeon_device *rdev)</span>
<span class="lineNum">    1465 </span>            : {
<span class="lineNum">    1466 </span>            :         u32 temp, toffset;
<span class="lineNum">    1467 </span>            :         int actual_temp = 0;
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_JUNIPER) {</span>
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                 toffset = (RREG32(CG_THERMAL_CTRL) &amp; TOFFSET_MASK) &gt;&gt;</span>
<span class="lineNum">    1471 </span>            :                         TOFFSET_SHIFT;
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 temp = (RREG32(CG_TS0_STATUS) &amp; TS0_ADC_DOUT_MASK) &gt;&gt;</span>
<span class="lineNum">    1473 </span>            :                         TS0_ADC_DOUT_SHIFT;
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                 if (toffset &amp; 0x100)</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                         actual_temp = temp / 2 - (0x200 - toffset);</span>
<span class="lineNum">    1477 </span>            :                 else
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :                         actual_temp = temp / 2 + toffset;</span>
<span class="lineNum">    1479 </span>            : 
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 actual_temp = actual_temp * 1000;</span>
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                 temp = (RREG32(CG_MULT_THERMAL_STATUS) &amp; ASIC_T_MASK) &gt;&gt;</span>
<span class="lineNum">    1484 </span>            :                         ASIC_T_SHIFT;
<span class="lineNum">    1485 </span>            : 
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 if (temp &amp; 0x400)</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                         actual_temp = -256;</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 else if (temp &amp; 0x200)</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                         actual_temp = 255;</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                 else if (temp &amp; 0x100) {</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                         actual_temp = temp &amp; 0x1ff;</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                         actual_temp |= ~0x1ff;</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                         actual_temp = temp &amp; 0xff;</span>
<span class="lineNum">    1495 </span>            : 
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 actual_temp = (actual_temp * 1000) / 2;</span>
<span class="lineNum">    1497 </span>            :         }
<span class="lineNum">    1498 </span>            : 
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         return actual_temp;</span>
<a name="1500"><span class="lineNum">    1500 </span>            : }</a>
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 : int sumo_get_temp(struct radeon_device *rdev)</span>
<span class="lineNum">    1503 </span>            : {
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         u32 temp = RREG32(CG_THERMAL_STATUS) &amp; 0xff;</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         int actual_temp = temp - 49;</span>
<span class="lineNum">    1506 </span>            : 
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         return actual_temp * 1000;</span>
<span class="lineNum">    1508 </span>            : }
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span>            : /**
<span class="lineNum">    1511 </span>            :  * sumo_pm_init_profile - Initialize power profiles callback.
<span class="lineNum">    1512 </span>            :  *
<span class="lineNum">    1513 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1514 </span>            :  *
<span class="lineNum">    1515 </span>            :  * Initialize the power states used in profile mode
<span class="lineNum">    1516 </span>            :  * (sumo, trinity, SI).
<a name="1517"><span class="lineNum">    1517 </span>            :  * Used for profile mode only.</a>
<span class="lineNum">    1518 </span>            :  */
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 : void sumo_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">    1520 </span>            : {
<span class="lineNum">    1521 </span>            :         int idx;
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span>            :         /* default */
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1528 </span>            : 
<span class="lineNum">    1529 </span>            :         /* low,mid sh/mh */
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_MOBILITY)</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 0);</span>
<span class="lineNum">    1532 </span>            :         else
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0);</span>
<span class="lineNum">    1534 </span>            : 
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1539 </span>            : 
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1554 </span>            : 
<span class="lineNum">    1555 </span>            :         /* high sh/mh */
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0);</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx =</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.power_state[idx].num_clock_modes - 1;</span>
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx =</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.power_state[idx].num_clock_modes - 1;</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1569 </span>            : 
<span class="lineNum">    1570 </span>            : /**
<span class="lineNum">    1571 </span>            :  * btc_pm_init_profile - Initialize power profiles callback.
<span class="lineNum">    1572 </span>            :  *
<span class="lineNum">    1573 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1574 </span>            :  *
<span class="lineNum">    1575 </span>            :  * Initialize the power states used in profile mode
<span class="lineNum">    1576 </span>            :  * (BTC, cayman).
<a name="1577"><span class="lineNum">    1577 </span>            :  * Used for profile mode only.</a>
<span class="lineNum">    1578 </span>            :  */
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 : void btc_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">    1580 </span>            : {
<span class="lineNum">    1581 </span>            :         int idx;
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span>            :         /* default */
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">    1588 </span>            :         /* starting with BTC, there is one state that is used for both
<span class="lineNum">    1589 </span>            :          * MH and SH.  Difference is that we always use the high clock index for
<span class="lineNum">    1590 </span>            :          * mclk.
<span class="lineNum">    1591 </span>            :          */
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_MOBILITY)</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 0);</span>
<span class="lineNum">    1594 </span>            :         else
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0);</span>
<span class="lineNum">    1596 </span>            :         /* low sh */
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1601 </span>            :         /* mid sh */
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">    1606 </span>            :         /* high sh */
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">    1611 </span>            :         /* low mh */
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">    1616 </span>            :         /* mid mh */
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">    1621 </span>            :         /* high mh */
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1627 </span>            : 
<span class="lineNum">    1628 </span>            : /**
<span class="lineNum">    1629 </span>            :  * evergreen_pm_misc - set additional pm hw parameters callback.
<span class="lineNum">    1630 </span>            :  *
<span class="lineNum">    1631 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1632 </span>            :  *
<span class="lineNum">    1633 </span>            :  * Set non-clock parameters associated with a power state
<a name="1634"><span class="lineNum">    1634 </span>            :  * (voltage, etc.) (evergreen+).</a>
<span class="lineNum">    1635 </span>            :  */
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 : void evergreen_pm_misc(struct radeon_device *rdev)</span>
<span class="lineNum">    1637 </span>            : {
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         int req_ps_idx = rdev-&gt;pm.requested_power_state_index;</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         int req_cm_idx = rdev-&gt;pm.requested_clock_mode_index;</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         struct radeon_power_state *ps = &amp;rdev-&gt;pm.power_state[req_ps_idx];</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         struct radeon_voltage *voltage = &amp;ps-&gt;clock_info[req_cm_idx].voltage;</span>
<span class="lineNum">    1642 </span>            : 
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         if (voltage-&gt;type == VOLTAGE_SW) {</span>
<span class="lineNum">    1644 </span>            :                 /* 0xff0x are flags rather then an actual voltage */
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :                 if ((voltage-&gt;voltage &amp; 0xff00) == 0xff00)</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;voltage &amp;&amp; (voltage-&gt;voltage != rdev-&gt;pm.current_vddc)) {</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                         radeon_atom_set_voltage(rdev, voltage-&gt;voltage, SET_VOLTAGE_TYPE_ASIC_VDDC);</span>
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.current_vddc = voltage-&gt;voltage;</span>
<span class="lineNum">    1650 </span>            :                         DRM_DEBUG(&quot;Setting: vddc: %d\n&quot;, voltage-&gt;voltage);
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span>            :                 /* starting with BTC, there is one state that is used for both
<span class="lineNum">    1654 </span>            :                  * MH and SH.  Difference is that we always use the high clock index for
<span class="lineNum">    1655 </span>            :                  * mclk and vddci.
<span class="lineNum">    1656 </span>            :                  */
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pm.pm_method == PM_METHOD_PROFILE) &amp;&amp;</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family &gt;= CHIP_BARTS) &amp;&amp;</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                     rdev-&gt;pm.active_crtc_count &amp;&amp;</span>
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :                     ((rdev-&gt;pm.profile_index == PM_PROFILE_MID_MH_IDX) ||</span>
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                      (rdev-&gt;pm.profile_index == PM_PROFILE_LOW_MH_IDX)))</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                         voltage = &amp;rdev-&gt;pm.power_state[req_ps_idx].</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                                 clock_info[rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx].voltage;</span>
<span class="lineNum">    1664 </span>            : 
<span class="lineNum">    1665 </span>            :                 /* 0xff0x are flags rather then an actual voltage */
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 if ((voltage-&gt;vddci &amp; 0xff00) == 0xff00)</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;vddci &amp;&amp; (voltage-&gt;vddci != rdev-&gt;pm.current_vddci)) {</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                         radeon_atom_set_voltage(rdev, voltage-&gt;vddci, SET_VOLTAGE_TYPE_ASIC_VDDCI);</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.current_vddci = voltage-&gt;vddci;</span>
<span class="lineNum">    1671 </span>            :                         DRM_DEBUG(&quot;Setting: vddci: %d\n&quot;, voltage-&gt;vddci);
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1673 </span>            :         }
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1675 </span>            : 
<span class="lineNum">    1676 </span>            : /**
<span class="lineNum">    1677 </span>            :  * evergreen_pm_prepare - pre-power state change callback.
<span class="lineNum">    1678 </span>            :  *
<span class="lineNum">    1679 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1680 </span>            :  *
<a name="1681"><span class="lineNum">    1681 </span>            :  * Prepare for a power state change (evergreen+).</a>
<span class="lineNum">    1682 </span>            :  */
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 : void evergreen_pm_prepare(struct radeon_device *rdev)</span>
<span class="lineNum">    1684 </span>            : {
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">    1686 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    1687 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">    1688 </span>            :         u32 tmp;
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span>            :         /* disable any active CRTCs */
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                         tmp |= EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1698 </span>            :         }
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1700 </span>            : 
<span class="lineNum">    1701 </span>            : /**
<span class="lineNum">    1702 </span>            :  * evergreen_pm_finish - post-power state change callback.
<span class="lineNum">    1703 </span>            :  *
<span class="lineNum">    1704 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1705 </span>            :  *
<a name="1706"><span class="lineNum">    1706 </span>            :  * Clean up after a power state change (evergreen+).</a>
<span class="lineNum">    1707 </span>            :  */
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 : void evergreen_pm_finish(struct radeon_device *rdev)</span>
<span class="lineNum">    1709 </span>            : {
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">    1711 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    1712 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">    1713 </span>            :         u32 tmp;
<span class="lineNum">    1714 </span>            : 
<span class="lineNum">    1715 </span>            :         /* enable any active CRTCs */
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_CRTC_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1723 </span>            :         }
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1725 </span>            : 
<span class="lineNum">    1726 </span>            : /**
<span class="lineNum">    1727 </span>            :  * evergreen_hpd_sense - hpd sense callback.
<span class="lineNum">    1728 </span>            :  *
<span class="lineNum">    1729 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1730 </span>            :  * @hpd: hpd (hotplug detect) pin
<span class="lineNum">    1731 </span>            :  *
<span class="lineNum">    1732 </span>            :  * Checks if a digital monitor is connected (evergreen+).
<a name="1733"><span class="lineNum">    1733 </span>            :  * Returns true if connected, false if not connected.</a>
<span class="lineNum">    1734 </span>            :  */
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 : bool evergreen_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)</span>
<span class="lineNum">    1736 </span>            : {
<span class="lineNum">    1737 </span>            :         bool connected = false;
<span class="lineNum">    1738 </span>            : 
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">    1740 </span>            :         case RADEON_HPD_1:
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD1_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1743 </span>            :                 break;
<span class="lineNum">    1744 </span>            :         case RADEON_HPD_2:
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD2_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1747 </span>            :                 break;
<span class="lineNum">    1748 </span>            :         case RADEON_HPD_3:
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD3_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1751 </span>            :                 break;
<span class="lineNum">    1752 </span>            :         case RADEON_HPD_4:
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD4_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1755 </span>            :                 break;
<span class="lineNum">    1756 </span>            :         case RADEON_HPD_5:
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD5_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1759 </span>            :                 break;
<span class="lineNum">    1760 </span>            :         case RADEON_HPD_6:
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :                 if (RREG32(DC_HPD6_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">    1763 </span>            :                 break;
<span class="lineNum">    1764 </span>            :         default:
<span class="lineNum">    1765 </span>            :                 break;
<span class="lineNum">    1766 </span>            :         }
<span class="lineNum">    1767 </span>            : 
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         return connected;</span>
<span class="lineNum">    1769 </span>            : }
<span class="lineNum">    1770 </span>            : 
<span class="lineNum">    1771 </span>            : /**
<span class="lineNum">    1772 </span>            :  * evergreen_hpd_set_polarity - hpd set polarity callback.
<span class="lineNum">    1773 </span>            :  *
<span class="lineNum">    1774 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1775 </span>            :  * @hpd: hpd (hotplug detect) pin
<span class="lineNum">    1776 </span>            :  *
<a name="1777"><span class="lineNum">    1777 </span>            :  * Set the polarity of the hpd pin (evergreen+).</a>
<span class="lineNum">    1778 </span>            :  */
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 : void evergreen_hpd_set_polarity(struct radeon_device *rdev,</span>
<span class="lineNum">    1780 </span>            :                                 enum radeon_hpd_id hpd)
<span class="lineNum">    1781 </span>            : {
<span class="lineNum">    1782 </span>            :         u32 tmp;
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         bool connected = evergreen_hpd_sense(rdev, hpd);</span>
<span class="lineNum">    1784 </span>            : 
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">    1786 </span>            :         case RADEON_HPD_1:
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD1_INT_CONTROL);</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1790 </span>            :                 else
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1794 </span>            :         case RADEON_HPD_2:
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD2_INT_CONTROL);</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1798 </span>            :                 else
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1802 </span>            :         case RADEON_HPD_3:
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD3_INT_CONTROL);</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1806 </span>            :                 else
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1810 </span>            :         case RADEON_HPD_4:
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD4_INT_CONTROL);</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1814 </span>            :                 else
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1818 </span>            :         case RADEON_HPD_5:
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD5_INT_CONTROL);</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1822 </span>            :                 else
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1826 </span>            :         case RADEON_HPD_6:
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD6_INT_CONTROL);</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1830 </span>            :                 else
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1834 </span>            :         default:
<span class="lineNum">    1835 </span>            :                 break;
<span class="lineNum">    1836 </span>            :         }
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1838 </span>            : 
<span class="lineNum">    1839 </span>            : /**
<span class="lineNum">    1840 </span>            :  * evergreen_hpd_init - hpd setup callback.
<span class="lineNum">    1841 </span>            :  *
<span class="lineNum">    1842 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1843 </span>            :  *
<span class="lineNum">    1844 </span>            :  * Setup the hpd pins used by the card (evergreen+).
<a name="1845"><span class="lineNum">    1845 </span>            :  * Enable the pin, set the polarity, and enable the hpd interrupts.</a>
<span class="lineNum">    1846 </span>            :  */
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 : void evergreen_hpd_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1848 </span>            : {
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">    1850 </span>            :         struct drm_connector *connector;
<span class="lineNum">    1851 </span>            :         unsigned enabled = 0;
<span class="lineNum">    1852 </span>            :         u32 tmp = DC_HPDx_CONNECTION_TIMER(0x9c4) |
<span class="lineNum">    1853 </span>            :                 DC_HPDx_RX_INT_TIMER(0xfa) | DC_HPDx_EN;
<span class="lineNum">    1854 </span>            : 
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">    1857 </span>            : 
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 if (connector-&gt;connector_type == DRM_MODE_CONNECTOR_eDP ||</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                     connector-&gt;connector_type == DRM_MODE_CONNECTOR_LVDS) {</span>
<span class="lineNum">    1860 </span>            :                         /* don't try to enable hpd on eDP or LVDS avoid breaking the
<span class="lineNum">    1861 </span>            :                          * aux dp channel on imac and help (but not completely fix)
<span class="lineNum">    1862 </span>            :                          * https://bugzilla.redhat.com/show_bug.cgi?id=726143
<span class="lineNum">    1863 </span>            :                          * also avoid interrupt storms during dpms.
<span class="lineNum">    1864 </span>            :                          */
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1866 </span>            :                 }
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :                 switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">    1868 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD1_CONTROL, tmp);</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1871 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD2_CONTROL, tmp);</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1874 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD3_CONTROL, tmp);</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1877 </span>            :                 case RADEON_HPD_4:
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD4_CONTROL, tmp);</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1880 </span>            :                 case RADEON_HPD_5:
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_CONTROL, tmp);</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1883 </span>            :                 case RADEON_HPD_6:
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_CONTROL, tmp);</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1886 </span>            :                 default:
<span class="lineNum">    1887 </span>            :                         break;
<span class="lineNum">    1888 </span>            :                 }
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 radeon_hpd_set_polarity(rdev, radeon_connector-&gt;hpd.hpd);</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                 enabled |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         radeon_irq_kms_enable_hpd(rdev, enabled);</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span>            : /**
<span class="lineNum">    1896 </span>            :  * evergreen_hpd_fini - hpd tear down callback.
<span class="lineNum">    1897 </span>            :  *
<span class="lineNum">    1898 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1899 </span>            :  *
<span class="lineNum">    1900 </span>            :  * Tear down the hpd pins used by the card (evergreen+).
<a name="1901"><span class="lineNum">    1901 </span>            :  * Disable the hpd interrupts.</a>
<span class="lineNum">    1902 </span>            :  */
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 : void evergreen_hpd_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1904 </span>            : {
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">    1906 </span>            :         struct drm_connector *connector;
<span class="lineNum">    1907 </span>            :         unsigned disabled = 0;
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">    1912 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD1_CONTROL, 0);</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1915 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD2_CONTROL, 0);</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1918 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD3_CONTROL, 0);</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1921 </span>            :                 case RADEON_HPD_4:
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD4_CONTROL, 0);</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1924 </span>            :                 case RADEON_HPD_5:
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_CONTROL, 0);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1927 </span>            :                 case RADEON_HPD_6:
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_CONTROL, 0);</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1930 </span>            :                 default:
<span class="lineNum">    1931 </span>            :                         break;
<span class="lineNum">    1932 </span>            :                 }
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 disabled |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">    1934 </span>            :         }
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         radeon_irq_kms_disable_hpd(rdev, disabled);</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1937 </span>            : 
<a name="1938"><span class="lineNum">    1938 </span>            : /* watermark setup */</a>
<span class="lineNum">    1939 </span>            : 
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 : static u32 evergreen_line_buffer_adjust(struct radeon_device *rdev,</span>
<span class="lineNum">    1941 </span>            :                                         struct radeon_crtc *radeon_crtc,
<span class="lineNum">    1942 </span>            :                                         struct drm_display_mode *mode,
<span class="lineNum">    1943 </span>            :                                         struct drm_display_mode *other_mode)
<span class="lineNum">    1944 </span>            : {
<span class="lineNum">    1945 </span>            :         u32 tmp, buffer_alloc, i;
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         u32 pipe_offset = radeon_crtc-&gt;crtc_id * 0x20;</span>
<span class="lineNum">    1947 </span>            :         /*
<span class="lineNum">    1948 </span>            :          * Line Buffer Setup
<span class="lineNum">    1949 </span>            :          * There are 3 line buffers, each one shared by 2 display controllers.
<span class="lineNum">    1950 </span>            :          * DC_LB_MEMORY_SPLIT controls how that line buffer is shared between
<span class="lineNum">    1951 </span>            :          * the display controllers.  The paritioning is done via one of four
<span class="lineNum">    1952 </span>            :          * preset allocations specified in bits 2:0:
<span class="lineNum">    1953 </span>            :          * first display controller
<span class="lineNum">    1954 </span>            :          *  0 - first half of lb (3840 * 2)
<span class="lineNum">    1955 </span>            :          *  1 - first 3/4 of lb (5760 * 2)
<span class="lineNum">    1956 </span>            :          *  2 - whole lb (7680 * 2), other crtc must be disabled
<span class="lineNum">    1957 </span>            :          *  3 - first 1/4 of lb (1920 * 2)
<span class="lineNum">    1958 </span>            :          * second display controller
<span class="lineNum">    1959 </span>            :          *  4 - second half of lb (3840 * 2)
<span class="lineNum">    1960 </span>            :          *  5 - second 3/4 of lb (5760 * 2)
<span class="lineNum">    1961 </span>            :          *  6 - whole lb (7680 * 2), other crtc must be disabled
<span class="lineNum">    1962 </span>            :          *  7 - last 1/4 of lb (1920 * 2)
<span class="lineNum">    1963 </span>            :          */
<span class="lineNum">    1964 </span>            :         /* this can get tricky if we have two large displays on a paired group
<span class="lineNum">    1965 </span>            :          * of crtcs.  Ideally for multiple large displays we'd assign them to
<span class="lineNum">    1966 </span>            :          * non-linked crtcs for maximum line buffer allocation.
<span class="lineNum">    1967 </span>            :          */
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;base.enabled &amp;&amp; mode) {</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                 if (other_mode) {</span>
<span class="lineNum">    1970 </span>            :                         tmp = 0; /* 1/2 */
<span class="lineNum">    1971 </span>            :                         buffer_alloc = 1;
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1973 </span>            :                         tmp = 2; /* whole */
<span class="lineNum">    1974 </span>            :                         buffer_alloc = 2;
<span class="lineNum">    1975 </span>            :                 }
<span class="lineNum">    1976 </span>            :         } else {
<span class="lineNum">    1977 </span>            :                 tmp = 0;
<span class="lineNum">    1978 </span>            :                 buffer_alloc = 0;
<span class="lineNum">    1979 </span>            :         }
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span>            :         /* second controller of the pair uses second half of the lb */
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id % 2)</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :                 tmp += 4;</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         WREG32(DC_LB_MEMORY_SPLIT + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                 WREG32(PIPE0_DMIF_BUFFER_CONTROL + pipe_offset,</span>
<span class="lineNum">    1988 </span>            :                        DMIF_BUFFERS_ALLOCATED(buffer_alloc));
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                         if (RREG32(PIPE0_DMIF_BUFFER_CONTROL + pipe_offset) &amp;</span>
<span class="lineNum">    1991 </span>            :                             DMIF_BUFFERS_ALLOCATED_COMPLETED)
<span class="lineNum">    1992 </span>            :                                 break;
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                         udelay(1);</span>
<span class="lineNum">    1994 </span>            :                 }
<span class="lineNum">    1995 </span>            :         }
<span class="lineNum">    1996 </span>            : 
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;base.enabled &amp;&amp; mode) {</span>
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :                 switch (tmp) {</span>
<span class="lineNum">    1999 </span>            :                 case 0:
<span class="lineNum">    2000 </span>            :                 case 4:
<span class="lineNum">    2001 </span>            :                 default:
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                                 return 4096 * 2;</span>
<span class="lineNum">    2004 </span>            :                         else
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                                 return 3840 * 2;</span>
<span class="lineNum">    2006 </span>            :                 case 1:
<span class="lineNum">    2007 </span>            :                 case 5:
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                                 return 6144 * 2;</span>
<span class="lineNum">    2010 </span>            :                         else
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                                 return 5760 * 2;</span>
<span class="lineNum">    2012 </span>            :                 case 2:
<span class="lineNum">    2013 </span>            :                 case 6:
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                                 return 8192 * 2;</span>
<span class="lineNum">    2016 </span>            :                         else
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                                 return 7680 * 2;</span>
<span class="lineNum">    2018 </span>            :                 case 3:
<span class="lineNum">    2019 </span>            :                 case 7:
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                                 return 2048 * 2;</span>
<span class="lineNum">    2022 </span>            :                         else
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                                 return 1920 * 2;</span>
<span class="lineNum">    2024 </span>            :                 }
<span class="lineNum">    2025 </span>            :         }
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span>            :         /* controller not enabled, so no lb used */
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2029"><span class="lineNum">    2029 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2030 </span>            : 
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 : u32 evergreen_get_number_of_dram_channels(struct radeon_device *rdev)</span>
<span class="lineNum">    2032 </span>            : {
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(MC_SHARED_CHMAP);</span>
<span class="lineNum">    2034 </span>            : 
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         switch ((tmp &amp; NOOFCHAN_MASK) &gt;&gt; NOOFCHAN_SHIFT) {</span>
<span class="lineNum">    2036 </span>            :         case 0:
<span class="lineNum">    2037 </span>            :         default:
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    2039 </span>            :         case 1:
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 return 2;</span>
<span class="lineNum">    2041 </span>            :         case 2:
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">    2043 </span>            :         case 3:
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 return 8;</span>
<span class="lineNum">    2045 </span>            :         }
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2047 </span>            : 
<span class="lineNum">    2048 </span>            : struct evergreen_wm_params {
<span class="lineNum">    2049 </span>            :         u32 dram_channels; /* number of dram channels */
<span class="lineNum">    2050 </span>            :         u32 yclk;          /* bandwidth per dram data pin in kHz */
<span class="lineNum">    2051 </span>            :         u32 sclk;          /* engine clock in kHz */
<span class="lineNum">    2052 </span>            :         u32 disp_clk;      /* display clock in kHz */
<span class="lineNum">    2053 </span>            :         u32 src_width;     /* viewport width */
<span class="lineNum">    2054 </span>            :         u32 active_time;   /* active display time in ns */
<span class="lineNum">    2055 </span>            :         u32 blank_time;    /* blank time in ns */
<span class="lineNum">    2056 </span>            :         bool interlaced;    /* mode is interlaced */
<span class="lineNum">    2057 </span>            :         fixed20_12 vsc;    /* vertical scale ratio */
<span class="lineNum">    2058 </span>            :         u32 num_heads;     /* number of active crtcs */
<span class="lineNum">    2059 </span>            :         u32 bytes_per_pixel; /* bytes per pixel display + overlay */
<span class="lineNum">    2060 </span>            :         u32 lb_size;       /* line buffer allocated to pipe */
<span class="lineNum">    2061 </span>            :         u32 vtaps;         /* vertical scaler taps */
<a name="2062"><span class="lineNum">    2062 </span>            : };</a>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 : static u32 evergreen_dram_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2065 </span>            : {
<span class="lineNum">    2066 </span>            :         /* Calculate DRAM Bandwidth and the part allocated to display. */
<span class="lineNum">    2067 </span>            :         fixed20_12 dram_efficiency; /* 0.7 */
<span class="lineNum">    2068 </span>            :         fixed20_12 yclk, dram_channels, bandwidth;
<span class="lineNum">    2069 </span>            :         fixed20_12 a;
<span class="lineNum">    2070 </span>            : 
<span class="lineNum">    2071 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_const(wm-&gt;yclk);</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_div(yclk, a);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         dram_channels.full = dfixed_const(wm-&gt;dram_channels * 4);</span>
<span class="lineNum">    2075 </span>            :         a.full = dfixed_const(10);
<span class="lineNum">    2076 </span>            :         dram_efficiency.full = dfixed_const(7);
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         dram_efficiency.full = dfixed_div(dram_efficiency, a);</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(dram_channels, yclk);</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);</span>
<span class="lineNum">    2080 </span>            : 
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span>
<a name="2082"><span class="lineNum">    2082 </span>            : }</a>
<span class="lineNum">    2083 </span>            : 
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 : static u32 evergreen_dram_bandwidth_for_display(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2085 </span>            : {
<span class="lineNum">    2086 </span>            :         /* Calculate DRAM Bandwidth and the part allocated to display. */
<span class="lineNum">    2087 </span>            :         fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
<span class="lineNum">    2088 </span>            :         fixed20_12 yclk, dram_channels, bandwidth;
<span class="lineNum">    2089 </span>            :         fixed20_12 a;
<span class="lineNum">    2090 </span>            : 
<span class="lineNum">    2091 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_const(wm-&gt;yclk);</span>
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_div(yclk, a);</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         dram_channels.full = dfixed_const(wm-&gt;dram_channels * 4);</span>
<span class="lineNum">    2095 </span>            :         a.full = dfixed_const(10);
<span class="lineNum">    2096 </span>            :         disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(dram_channels, yclk);</span>
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);</span>
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span>
<a name="2102"><span class="lineNum">    2102 </span>            : }</a>
<span class="lineNum">    2103 </span>            : 
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 : static u32 evergreen_data_return_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2105 </span>            : {
<span class="lineNum">    2106 </span>            :         /* Calculate the display Data return Bandwidth */
<span class="lineNum">    2107 </span>            :         fixed20_12 return_efficiency; /* 0.8 */
<span class="lineNum">    2108 </span>            :         fixed20_12 sclk, bandwidth;
<span class="lineNum">    2109 </span>            :         fixed20_12 a;
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_const(wm-&gt;sclk);</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_div(sclk, a);</span>
<span class="lineNum">    2114 </span>            :         a.full = dfixed_const(10);
<span class="lineNum">    2115 </span>            :         return_efficiency.full = dfixed_const(8);
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         return_efficiency.full = dfixed_div(return_efficiency, a);</span>
<span class="lineNum">    2117 </span>            :         a.full = dfixed_const(32);
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(a, sclk);</span>
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, return_efficiency);</span>
<span class="lineNum">    2120 </span>            : 
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span>
<a name="2122"><span class="lineNum">    2122 </span>            : }</a>
<span class="lineNum">    2123 </span>            : 
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 : static u32 evergreen_dmif_request_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2125 </span>            : {
<span class="lineNum">    2126 </span>            :         /* Calculate the DMIF Request Bandwidth */
<span class="lineNum">    2127 </span>            :         fixed20_12 disp_clk_request_efficiency; /* 0.8 */
<span class="lineNum">    2128 </span>            :         fixed20_12 disp_clk, bandwidth;
<span class="lineNum">    2129 </span>            :         fixed20_12 a;
<span class="lineNum">    2130 </span>            : 
<span class="lineNum">    2131 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         disp_clk.full = dfixed_const(wm-&gt;disp_clk);</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         disp_clk.full = dfixed_div(disp_clk, a);</span>
<span class="lineNum">    2134 </span>            :         a.full = dfixed_const(10);
<span class="lineNum">    2135 </span>            :         disp_clk_request_efficiency.full = dfixed_const(8);
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);</span>
<span class="lineNum">    2137 </span>            :         a.full = dfixed_const(32);
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(a, disp_clk);</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, disp_clk_request_efficiency);</span>
<span class="lineNum">    2140 </span>            : 
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span>
<a name="2142"><span class="lineNum">    2142 </span>            : }</a>
<span class="lineNum">    2143 </span>            : 
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 : static u32 evergreen_available_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2145 </span>            : {
<span class="lineNum">    2146 </span>            :         /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :         u32 dram_bandwidth = evergreen_dram_bandwidth(wm);</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :         u32 data_return_bandwidth = evergreen_data_return_bandwidth(wm);</span>
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         u32 dmif_req_bandwidth = evergreen_dmif_request_bandwidth(wm);</span>
<span class="lineNum">    2150 </span>            : 
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));</span>
<a name="2152"><span class="lineNum">    2152 </span>            : }</a>
<span class="lineNum">    2153 </span>            : 
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 : static u32 evergreen_average_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2155 </span>            : {
<span class="lineNum">    2156 </span>            :         /* Calculate the display mode Average Bandwidth
<span class="lineNum">    2157 </span>            :          * DisplayMode should contain the source and destination dimensions,
<span class="lineNum">    2158 </span>            :          * timing, etc.
<span class="lineNum">    2159 </span>            :          */
<span class="lineNum">    2160 </span>            :         fixed20_12 bpp;
<span class="lineNum">    2161 </span>            :         fixed20_12 line_time;
<span class="lineNum">    2162 </span>            :         fixed20_12 src_width;
<span class="lineNum">    2163 </span>            :         fixed20_12 bandwidth;
<span class="lineNum">    2164 </span>            :         fixed20_12 a;
<span class="lineNum">    2165 </span>            : 
<span class="lineNum">    2166 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_const(wm-&gt;active_time + wm-&gt;blank_time);</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_div(line_time, a);</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         bpp.full = dfixed_const(wm-&gt;bytes_per_pixel);</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         src_width.full = dfixed_const(wm-&gt;src_width);</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(src_width, bpp);</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, wm-&gt;vsc);</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_div(bandwidth, line_time);</span>
<span class="lineNum">    2174 </span>            : 
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span>
<a name="2176"><span class="lineNum">    2176 </span>            : }</a>
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 : static u32 evergreen_latency_watermark(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2179 </span>            : {
<span class="lineNum">    2180 </span>            :         /* First calcualte the latency in ns */
<span class="lineNum">    2181 </span>            :         u32 mc_latency = 2000; /* 2000 ns. */
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         u32 available_bandwidth = evergreen_available_bandwidth(wm);</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :         u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         u32 dc_latency = 40000000 / wm-&gt;disp_clk; /* dc pipe latency */</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         u32 other_heads_data_return_time = ((wm-&gt;num_heads + 1) * worst_chunk_return_time) +</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 (wm-&gt;num_heads * cursor_line_pair_return_time);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         u32 latency = mc_latency + other_heads_data_return_time + dc_latency;</span>
<span class="lineNum">    2189 </span>            :         u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
<span class="lineNum">    2190 </span>            :         fixed20_12 a, b, c;
<span class="lineNum">    2191 </span>            : 
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         if (wm-&gt;num_heads == 0)</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span>            :         a.full = dfixed_const(2);
<span class="lineNum">    2196 </span>            :         b.full = dfixed_const(1);
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :         if ((wm-&gt;vsc.full &gt; a.full) ||</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :             ((wm-&gt;vsc.full &gt; b.full) &amp;&amp; (wm-&gt;vtaps &gt;= 3)) ||</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :             (wm-&gt;vtaps &gt;= 5) ||</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :             ((wm-&gt;vsc.full &gt;= a.full) &amp;&amp; wm-&gt;interlaced))</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                 max_src_lines_per_dst_line = 4;</span>
<span class="lineNum">    2202 </span>            :         else
<span class="lineNum">    2203 </span>            :                 max_src_lines_per_dst_line = 2;
<span class="lineNum">    2204 </span>            : 
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(available_bandwidth);</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(wm-&gt;num_heads);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span>
<span class="lineNum">    2208 </span>            : 
<span class="lineNum">    2209 </span>            :         b.full = dfixed_const(1000);
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         c.full = dfixed_const(wm-&gt;disp_clk);</span>
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         b.full = dfixed_div(c, b);</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         c.full = dfixed_const(wm-&gt;bytes_per_pixel);</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         b.full = dfixed_mul(b, c);</span>
<span class="lineNum">    2214 </span>            : 
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         lb_fill_bw = min(dfixed_trunc(a), dfixed_trunc(b));</span>
<span class="lineNum">    2216 </span>            : 
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(max_src_lines_per_dst_line * wm-&gt;src_width * wm-&gt;bytes_per_pixel);</span>
<span class="lineNum">    2218 </span>            :         b.full = dfixed_const(1000);
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         c.full = dfixed_const(lb_fill_bw);</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         b.full = dfixed_div(c, b);</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         line_fill_time = dfixed_trunc(a);</span>
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         if (line_fill_time &lt; wm-&gt;active_time)</span>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 return latency;</span>
<span class="lineNum">    2226 </span>            :         else
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                 return latency + (line_fill_time - wm-&gt;active_time);</span>
<span class="lineNum">    2228 </span>            : 
<a name="2229"><span class="lineNum">    2229 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2230 </span>            : 
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 : static bool evergreen_average_bandwidth_vs_dram_bandwidth_for_display(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2232 </span>            : {
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         if (evergreen_average_bandwidth(wm) &lt;=</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :             (evergreen_dram_bandwidth_for_display(wm) / wm-&gt;num_heads))</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    2236 </span>            :         else
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 : };</span></a>
<span class="lineNum">    2239 </span>            : 
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 : static bool evergreen_average_bandwidth_vs_available_bandwidth(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2241 </span>            : {
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :         if (evergreen_average_bandwidth(wm) &lt;=</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :             (evergreen_available_bandwidth(wm) / wm-&gt;num_heads))</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    2245 </span>            :         else
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 : };</span></a>
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 : static bool evergreen_check_latency_hiding(struct evergreen_wm_params *wm)</span>
<span class="lineNum">    2250 </span>            : {
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         u32 lb_partitions = wm-&gt;lb_size / wm-&gt;src_width;</span>
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :         u32 line_time = wm-&gt;active_time + wm-&gt;blank_time;</span>
<span class="lineNum">    2253 </span>            :         u32 latency_tolerant_lines;
<span class="lineNum">    2254 </span>            :         u32 latency_hiding;
<span class="lineNum">    2255 </span>            :         fixed20_12 a;
<span class="lineNum">    2256 </span>            : 
<span class="lineNum">    2257 </span>            :         a.full = dfixed_const(1);
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         if (wm-&gt;vsc.full &gt; a.full)</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                 latency_tolerant_lines = 1;</span>
<span class="lineNum">    2260 </span>            :         else {
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 if (lb_partitions &lt;= (wm-&gt;vtaps + 1))</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                         latency_tolerant_lines = 1;</span>
<span class="lineNum">    2263 </span>            :                 else
<span class="lineNum">    2264 </span>            :                         latency_tolerant_lines = 2;
<span class="lineNum">    2265 </span>            :         }
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         latency_hiding = (latency_tolerant_lines * line_time + wm-&gt;blank_time);</span>
<span class="lineNum">    2268 </span>            : 
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         if (evergreen_latency_watermark(wm) &lt;= latency_hiding)</span>
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    2271 </span>            :         else
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2274 </span>            : 
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 : static void evergreen_program_watermarks(struct radeon_device *rdev,</span>
<span class="lineNum">    2276 </span>            :                                          struct radeon_crtc *radeon_crtc,
<span class="lineNum">    2277 </span>            :                                          u32 lb_size, u32 num_heads)
<span class="lineNum">    2278 </span>            : {
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         struct drm_display_mode *mode = &amp;radeon_crtc-&gt;base.mode;</span>
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         struct evergreen_wm_params wm_low, wm_high;</span>
<span class="lineNum">    2281 </span>            :         u32 dram_channels;
<span class="lineNum">    2282 </span>            :         u32 pixel_period;
<span class="lineNum">    2283 </span>            :         u32 line_time = 0;
<span class="lineNum">    2284 </span>            :         u32 latency_watermark_a = 0, latency_watermark_b = 0;
<span class="lineNum">    2285 </span>            :         u32 priority_a_mark = 0, priority_b_mark = 0;
<span class="lineNum">    2286 </span>            :         u32 priority_a_cnt = PRIORITY_OFF;
<span class="lineNum">    2287 </span>            :         u32 priority_b_cnt = PRIORITY_OFF;
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         u32 pipe_offset = radeon_crtc-&gt;crtc_id * 16;</span>
<span class="lineNum">    2289 </span>            :         u32 tmp, arb_control3;
<span class="lineNum">    2290 </span>            :         fixed20_12 a, b, c;
<span class="lineNum">    2291 </span>            : 
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;base.enabled &amp;&amp; num_heads &amp;&amp; mode) {</span>
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                 pixel_period = 1000000 / (u32)mode-&gt;clock;</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 line_time = min((u32)mode-&gt;crtc_htotal * pixel_period, (u32)65535);</span>
<span class="lineNum">    2295 </span>            :                 priority_a_cnt = 0;
<span class="lineNum">    2296 </span>            :                 priority_b_cnt = 0;
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                 dram_channels = evergreen_get_number_of_dram_channels(rdev);</span>
<span class="lineNum">    2298 </span>            : 
<span class="lineNum">    2299 </span>            :                 /* watermark for high clocks */
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pm.pm_method == PM_METHOD_DPM) &amp;&amp; rdev-&gt;pm.dpm_enabled) {</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                         wm_high.yclk =</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                                 radeon_dpm_get_mclk(rdev, false) * 10;</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                         wm_high.sclk =</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                                 radeon_dpm_get_sclk(rdev, false) * 10;</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                         wm_high.yclk = rdev-&gt;pm.current_mclk * 10;</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                         wm_high.sclk = rdev-&gt;pm.current_sclk * 10;</span>
<span class="lineNum">    2308 </span>            :                 }
<span class="lineNum">    2309 </span>            : 
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                 wm_high.disp_clk = mode-&gt;clock;</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                 wm_high.src_width = mode-&gt;crtc_hdisplay;</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                 wm_high.active_time = mode-&gt;crtc_hdisplay * pixel_period;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 wm_high.blank_time = line_time - wm_high.active_time;</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                 wm_high.interlaced = false;</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                 if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                         wm_high.interlaced = true;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                 wm_high.vsc = radeon_crtc-&gt;vsc;</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 wm_high.vtaps = 1;</span>
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;rmx_type != RMX_OFF)</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                         wm_high.vtaps = 2;</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */</span>
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                 wm_high.lb_size = lb_size;</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                 wm_high.dram_channels = dram_channels;</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                 wm_high.num_heads = num_heads;</span>
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span>            :                 /* watermark for low clocks */
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pm.pm_method == PM_METHOD_DPM) &amp;&amp; rdev-&gt;pm.dpm_enabled) {</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                         wm_low.yclk =</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                                 radeon_dpm_get_mclk(rdev, true) * 10;</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                         wm_low.sclk =</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                                 radeon_dpm_get_sclk(rdev, true) * 10;</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                         wm_low.yclk = rdev-&gt;pm.current_mclk * 10;</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                         wm_low.sclk = rdev-&gt;pm.current_sclk * 10;</span>
<span class="lineNum">    2335 </span>            :                 }
<span class="lineNum">    2336 </span>            : 
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                 wm_low.disp_clk = mode-&gt;clock;</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                 wm_low.src_width = mode-&gt;crtc_hdisplay;</span>
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 wm_low.active_time = mode-&gt;crtc_hdisplay * pixel_period;</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 wm_low.blank_time = line_time - wm_low.active_time;</span>
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                 wm_low.interlaced = false;</span>
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                 if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                         wm_low.interlaced = true;</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                 wm_low.vsc = radeon_crtc-&gt;vsc;</span>
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                 wm_low.vtaps = 1;</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;rmx_type != RMX_OFF)</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                         wm_low.vtaps = 2;</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                 wm_low.lb_size = lb_size;</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                 wm_low.dram_channels = dram_channels;</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                 wm_low.num_heads = num_heads;</span>
<span class="lineNum">    2352 </span>            : 
<span class="lineNum">    2353 </span>            :                 /* set for high clocks */
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                 latency_watermark_a = min(evergreen_latency_watermark(&amp;wm_high), (u32)65535);</span>
<span class="lineNum">    2355 </span>            :                 /* set for low clocks */
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                 latency_watermark_b = min(evergreen_latency_watermark(&amp;wm_low), (u32)65535);</span>
<span class="lineNum">    2357 </span>            : 
<span class="lineNum">    2358 </span>            :                 /* possibly force display priority to high */
<span class="lineNum">    2359 </span>            :                 /* should really do this at mode validation time... */
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 if (!evergreen_average_bandwidth_vs_dram_bandwidth_for_display(&amp;wm_high) ||</span>
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                     !evergreen_average_bandwidth_vs_available_bandwidth(&amp;wm_high) ||</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                     !evergreen_check_latency_hiding(&amp;wm_high) ||</span>
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                     (rdev-&gt;disp_priority == 2)) {</span>
<span class="lineNum">    2364 </span>            :                         DRM_DEBUG_KMS(&quot;force priority a to high\n&quot;);
<span class="lineNum">    2365 </span>            :                         priority_a_cnt |= PRIORITY_ALWAYS_ON;
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 if (!evergreen_average_bandwidth_vs_dram_bandwidth_for_display(&amp;wm_low) ||</span>
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                     !evergreen_average_bandwidth_vs_available_bandwidth(&amp;wm_low) ||</span>
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                     !evergreen_check_latency_hiding(&amp;wm_low) ||</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                     (rdev-&gt;disp_priority == 2)) {</span>
<span class="lineNum">    2371 </span>            :                         DRM_DEBUG_KMS(&quot;force priority b to high\n&quot;);
<span class="lineNum">    2372 </span>            :                         priority_b_cnt |= PRIORITY_ALWAYS_ON;
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2374 </span>            : 
<span class="lineNum">    2375 </span>            :                 a.full = dfixed_const(1000);
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :                 b.full = dfixed_const(mode-&gt;clock);</span>
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :                 b.full = dfixed_div(b, a);</span>
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :                 c.full = dfixed_const(latency_watermark_a);</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :                 c.full = dfixed_mul(c, b);</span>
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                 c.full = dfixed_mul(c, radeon_crtc-&gt;hsc);</span>
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :                 c.full = dfixed_div(c, a);</span>
<span class="lineNum">    2382 </span>            :                 a.full = dfixed_const(16);
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :                 c.full = dfixed_div(c, a);</span>
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                 priority_a_mark = dfixed_trunc(c);</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :                 priority_a_cnt |= priority_a_mark &amp; PRIORITY_MARK_MASK;</span>
<span class="lineNum">    2386 </span>            : 
<span class="lineNum">    2387 </span>            :                 a.full = dfixed_const(1000);
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                 b.full = dfixed_const(mode-&gt;clock);</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 b.full = dfixed_div(b, a);</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                 c.full = dfixed_const(latency_watermark_b);</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                 c.full = dfixed_mul(c, b);</span>
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :                 c.full = dfixed_mul(c, radeon_crtc-&gt;hsc);</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :                 c.full = dfixed_div(c, a);</span>
<span class="lineNum">    2394 </span>            :                 a.full = dfixed_const(16);
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :                 c.full = dfixed_div(c, a);</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :                 priority_b_mark = dfixed_trunc(c);</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 priority_b_cnt |= priority_b_mark &amp; PRIORITY_MARK_MASK;</span>
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span>            :                 /* Save number of lines the linebuffer leads before the scanout */
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode-&gt;crtc_hdisplay);</span>
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2402 </span>            : 
<span class="lineNum">    2403 </span>            :         /* select wm A */
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         arb_control3 = RREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset);</span>
<span class="lineNum">    2405 </span>            :         tmp = arb_control3;
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         tmp &amp;= ~LATENCY_WATERMARK_MASK(3);</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         tmp |= LATENCY_WATERMARK_MASK(1);</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, tmp);</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         WREG32(PIPE0_LATENCY_CONTROL + pipe_offset,</span>
<span class="lineNum">    2410 </span>            :                (LATENCY_LOW_WATERMARK(latency_watermark_a) |
<span class="lineNum">    2411 </span>            :                 LATENCY_HIGH_WATERMARK(line_time)));
<span class="lineNum">    2412 </span>            :         /* select wm B */
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         tmp = RREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset);</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :         tmp &amp;= ~LATENCY_WATERMARK_MASK(3);</span>
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :         tmp |= LATENCY_WATERMARK_MASK(2);</span>
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, tmp);</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :         WREG32(PIPE0_LATENCY_CONTROL + pipe_offset,</span>
<span class="lineNum">    2418 </span>            :                (LATENCY_LOW_WATERMARK(latency_watermark_b) |
<span class="lineNum">    2419 </span>            :                 LATENCY_HIGH_WATERMARK(line_time)));
<span class="lineNum">    2420 </span>            :         /* restore original selection */
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :         WREG32(PIPE0_ARBITRATION_CONTROL3 + pipe_offset, arb_control3);</span>
<span class="lineNum">    2422 </span>            : 
<span class="lineNum">    2423 </span>            :         /* write the priority marks */
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :         WREG32(PRIORITY_A_CNT + radeon_crtc-&gt;crtc_offset, priority_a_cnt);</span>
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :         WREG32(PRIORITY_B_CNT + radeon_crtc-&gt;crtc_offset, priority_b_cnt);</span>
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span>            :         /* save values for DPM */
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;line_time = line_time;</span>
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;wm_high = latency_watermark_a;</span>
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;wm_low = latency_watermark_b;</span>
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span>            : /**
<span class="lineNum">    2434 </span>            :  * evergreen_bandwidth_update - update display watermarks callback.
<span class="lineNum">    2435 </span>            :  *
<span class="lineNum">    2436 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2437 </span>            :  *
<span class="lineNum">    2438 </span>            :  * Update the display watermarks based on the requested mode(s)
<a name="2439"><span class="lineNum">    2439 </span>            :  * (evergreen+).</a>
<span class="lineNum">    2440 </span>            :  */
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 : void evergreen_bandwidth_update(struct radeon_device *rdev)</span>
<span class="lineNum">    2442 </span>            : {
<span class="lineNum">    2443 </span>            :         struct drm_display_mode *mode0 = NULL;
<span class="lineNum">    2444 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">    2445 </span>            :         u32 num_heads = 0, lb_size;
<span class="lineNum">    2446 </span>            :         int i;
<span class="lineNum">    2447 </span>            : 
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mode_info.mode_config_initialized)</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2450 </span>            : 
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :         radeon_update_display_priority(rdev);</span>
<span class="lineNum">    2452 </span>            : 
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mode_info.crtcs[i]-&gt;base.enabled)</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                         num_heads++;</span>
<span class="lineNum">    2456 </span>            :         }
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i += 2) {</span>
<span class="lineNum">    2458 </span><span class="lineNoCov">          0 :                 mode0 = &amp;rdev-&gt;mode_info.crtcs[i]-&gt;base.mode;</span>
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[i+1]-&gt;base.mode;</span>
<span class="lineNum">    2460 </span><span class="lineNoCov">          0 :                 lb_size = evergreen_line_buffer_adjust(rdev, rdev-&gt;mode_info.crtcs[i], mode0, mode1);</span>
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                 evergreen_program_watermarks(rdev, rdev-&gt;mode_info.crtcs[i], lb_size, num_heads);</span>
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :                 lb_size = evergreen_line_buffer_adjust(rdev, rdev-&gt;mode_info.crtcs[i+1], mode1, mode0);</span>
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :                 evergreen_program_watermarks(rdev, rdev-&gt;mode_info.crtcs[i+1], lb_size, num_heads);</span>
<span class="lineNum">    2464 </span>            :         }
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2466 </span>            : 
<span class="lineNum">    2467 </span>            : /**
<span class="lineNum">    2468 </span>            :  * evergreen_mc_wait_for_idle - wait for MC idle callback.
<span class="lineNum">    2469 </span>            :  *
<span class="lineNum">    2470 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2471 </span>            :  *
<span class="lineNum">    2472 </span>            :  * Wait for the MC (memory controller) to be idle.
<span class="lineNum">    2473 </span>            :  * (evergreen+).
<a name="2474"><span class="lineNum">    2474 </span>            :  * Returns 0 if the MC is idle, -1 if not.</a>
<span class="lineNum">    2475 </span>            :  */
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 : int evergreen_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">    2477 </span>            : {
<span class="lineNum">    2478 </span>            :         unsigned i;
<span class="lineNum">    2479 </span>            :         u32 tmp;
<span class="lineNum">    2480 </span>            : 
<span class="lineNum">    2481 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2482 </span>            :                 /* read MC_STATUS */
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_STATUS) &amp; 0x1F00;</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :                 if (!tmp)</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    2487 </span>            :         }
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2490 </span>            : 
<span class="lineNum">    2491 </span>            : /*
<a name="2492"><span class="lineNum">    2492 </span>            :  * GART</a>
<span class="lineNum">    2493 </span>            :  */
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 : void evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">    2495 </span>            : {
<span class="lineNum">    2496 </span>            :         unsigned i;
<span class="lineNum">    2497 </span>            :         u32 tmp;
<span class="lineNum">    2498 </span>            : 
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);</span>
<span class="lineNum">    2500 </span>            : 
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1));</span>
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2503 </span>            :                 /* read MC_STATUS */
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                 tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE);</span>
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 tmp = (tmp &amp; RESPONSE_TYPE_MASK) &gt;&gt; RESPONSE_TYPE_SHIFT;</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                 if (tmp == 2) {</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         printk(KERN_WARNING &quot;[drm] r600 flush TLB failed\n&quot;);</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    2509 </span>            :                 }
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    2512 </span>            :                 }
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    2514 </span>            :         }
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2516 </span>            : 
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 : static int evergreen_pcie_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    2518 </span>            : {
<span class="lineNum">    2519 </span>            :         u32 tmp;
<span class="lineNum">    2520 </span>            :         int r;
<span class="lineNum">    2521 </span>            : 
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2525 </span>            :         }
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2529 </span>            :         /* Setup L2 cache */
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    2531 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    2532 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">    2535 </span>            :         /* Setup TLB control */
<span class="lineNum">    2536 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">    2537 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    2538 </span>            :                 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
<span class="lineNum">    2539 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 WREG32(FUS_MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                 WREG32(FUS_MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                 WREG32(FUS_MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_JUNIPER) ||</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_CYPRESS) ||</span>
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_HEMLOCK) ||</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_BARTS))</span>
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_MD_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">    2553 </span>            :         }
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev-&gt;mc.gtt_start &gt;&gt; 12);</span>
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev-&gt;mc.gtt_end &gt;&gt; 12);</span>
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev-&gt;gart.table_addr &gt;&gt; 12);</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |</span>
<span class="lineNum">    2562 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,</span>
<span class="lineNum">    2564 </span>            :                         (u32)(rdev-&gt;dummy_page.addr &gt;&gt; 12));
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL, 0);</span>
<span class="lineNum">    2566 </span>            : 
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :         evergreen_pcie_gart_tlb_flush(rdev);</span>
<span class="lineNum">    2568 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">    2569 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">    2570 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2573"><span class="lineNum">    2573 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2574 </span>            : 
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 : static void evergreen_pcie_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    2576 </span>            : {
<span class="lineNum">    2577 </span>            :         u32 tmp;
<span class="lineNum">    2578 </span>            : 
<span class="lineNum">    2579 </span>            :         /* Disable all tables */
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, 0);</span>
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL, 0);</span>
<span class="lineNum">    2582 </span>            : 
<span class="lineNum">    2583 </span>            :         /* Setup L2 cache */
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    2585 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">    2588 </span>            :         /* Setup TLB control */
<span class="lineNum">    2589 </span>            :         tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 : static void evergreen_pcie_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    2601 </span>            : {
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         evergreen_pcie_gart_disable(rdev);</span>
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 : }</span>
<a name="2606"><span class="lineNum">    2606 </span>            : </a>
<span class="lineNum">    2607 </span>            : 
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 : static void evergreen_agp_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    2609 </span>            : {
<span class="lineNum">    2610 </span>            :         u32 tmp;
<span class="lineNum">    2611 </span>            : 
<span class="lineNum">    2612 </span>            :         /* Setup L2 cache */
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    2614 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    2615 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">    2618 </span>            :         /* Setup TLB control */
<span class="lineNum">    2619 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">    2620 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    2621 </span>            :                 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
<span class="lineNum">    2622 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, 0);</span>
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL, 0);</span>
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2633 </span>            : 
<span class="lineNum">    2634 </span>            : static const unsigned ni_dig_offsets[] =
<span class="lineNum">    2635 </span>            : {
<span class="lineNum">    2636 </span>            :         NI_DIG0_REGISTER_OFFSET,
<span class="lineNum">    2637 </span>            :         NI_DIG1_REGISTER_OFFSET,
<span class="lineNum">    2638 </span>            :         NI_DIG2_REGISTER_OFFSET,
<span class="lineNum">    2639 </span>            :         NI_DIG3_REGISTER_OFFSET,
<span class="lineNum">    2640 </span>            :         NI_DIG4_REGISTER_OFFSET,
<span class="lineNum">    2641 </span>            :         NI_DIG5_REGISTER_OFFSET
<span class="lineNum">    2642 </span>            : };
<span class="lineNum">    2643 </span>            : 
<span class="lineNum">    2644 </span>            : static const unsigned ni_tx_offsets[] =
<span class="lineNum">    2645 </span>            : {
<span class="lineNum">    2646 </span>            :         NI_DCIO_UNIPHY0_UNIPHY_TX_CONTROL1,
<span class="lineNum">    2647 </span>            :         NI_DCIO_UNIPHY1_UNIPHY_TX_CONTROL1,
<span class="lineNum">    2648 </span>            :         NI_DCIO_UNIPHY2_UNIPHY_TX_CONTROL1,
<span class="lineNum">    2649 </span>            :         NI_DCIO_UNIPHY3_UNIPHY_TX_CONTROL1,
<span class="lineNum">    2650 </span>            :         NI_DCIO_UNIPHY4_UNIPHY_TX_CONTROL1,
<span class="lineNum">    2651 </span>            :         NI_DCIO_UNIPHY5_UNIPHY_TX_CONTROL1
<span class="lineNum">    2652 </span>            : };
<span class="lineNum">    2653 </span>            : 
<span class="lineNum">    2654 </span>            : static const unsigned evergreen_dp_offsets[] =
<span class="lineNum">    2655 </span>            : {
<span class="lineNum">    2656 </span>            :         EVERGREEN_DP0_REGISTER_OFFSET,
<span class="lineNum">    2657 </span>            :         EVERGREEN_DP1_REGISTER_OFFSET,
<span class="lineNum">    2658 </span>            :         EVERGREEN_DP2_REGISTER_OFFSET,
<span class="lineNum">    2659 </span>            :         EVERGREEN_DP3_REGISTER_OFFSET,
<span class="lineNum">    2660 </span>            :         EVERGREEN_DP4_REGISTER_OFFSET,
<span class="lineNum">    2661 </span>            :         EVERGREEN_DP5_REGISTER_OFFSET
<span class="lineNum">    2662 </span>            : };
<span class="lineNum">    2663 </span>            : 
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span>            : /*
<span class="lineNum">    2666 </span>            :  * Assumption is that EVERGREEN_CRTC_MASTER_EN enable for requested crtc
<span class="lineNum">    2667 </span>            :  * We go from crtc to connector and it is not relible  since it
<span class="lineNum">    2668 </span>            :  * should be an opposite direction .If crtc is enable then
<span class="lineNum">    2669 </span>            :  * find the dig_fe which selects this crtc and insure that it enable.
<span class="lineNum">    2670 </span>            :  * if such dig_fe is found then find dig_be which selects found dig_be and
<span class="lineNum">    2671 </span>            :  * insure that it enable and in DP_SST mode.
<span class="lineNum">    2672 </span>            :  * if UNIPHY_PLL_CONTROL1.enable then we should disconnect timing
<a name="2673"><span class="lineNum">    2673 </span>            :  * from dp symbols clocks .</a>
<span class="lineNum">    2674 </span>            :  */
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 : static bool evergreen_is_dp_sst_stream_enabled(struct radeon_device *rdev,</span>
<span class="lineNum">    2676 </span>            :                                                unsigned crtc_id, unsigned *ret_dig_fe)
<span class="lineNum">    2677 </span>            : {
<span class="lineNum">    2678 </span>            :         unsigned i;
<span class="lineNum">    2679 </span>            :         unsigned dig_fe;
<span class="lineNum">    2680 </span>            :         unsigned dig_be;
<span class="lineNum">    2681 </span>            :         unsigned dig_en_be;
<span class="lineNum">    2682 </span>            :         unsigned uniphy_pll;
<span class="lineNum">    2683 </span>            :         unsigned digs_fe_selected;
<span class="lineNum">    2684 </span>            :         unsigned dig_be_mode;
<span class="lineNum">    2685 </span>            :         unsigned dig_fe_mask;
<span class="lineNum">    2686 </span>            :         bool is_enabled = false;
<span class="lineNum">    2687 </span>            :         bool found_crtc = false;
<span class="lineNum">    2688 </span>            : 
<span class="lineNum">    2689 </span>            :         /* loop through all running dig_fe to find selected crtc */
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(ni_dig_offsets); i++) {</span>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                 dig_fe = RREG32(NI_DIG_FE_CNTL + ni_dig_offsets[i]);</span>
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :                 if (dig_fe &amp; NI_DIG_FE_CNTL_SYMCLK_FE_ON &amp;&amp;</span>
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                     crtc_id == NI_DIG_FE_CNTL_SOURCE_SELECT(dig_fe)) {</span>
<span class="lineNum">    2694 </span>            :                         /* found running pipe */
<span class="lineNum">    2695 </span>            :                         found_crtc = true;
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                         dig_fe_mask = 1 &lt;&lt; i;</span>
<span class="lineNum">    2697 </span>            :                         dig_fe = i;
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2699 </span>            :                 }
<span class="lineNum">    2700 </span>            :         }
<span class="lineNum">    2701 </span>            : 
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         if (found_crtc) {</span>
<span class="lineNum">    2703 </span>            :                 /* loop through all running dig_be to find selected dig_fe */
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARRAY_SIZE(ni_dig_offsets); i++) {</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :                         dig_be = RREG32(NI_DIG_BE_CNTL + ni_dig_offsets[i]);</span>
<span class="lineNum">    2706 </span>            :                         /* if dig_fe_selected by dig_be? */
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                         digs_fe_selected = NI_DIG_BE_CNTL_FE_SOURCE_SELECT(dig_be);</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                         dig_be_mode = NI_DIG_FE_CNTL_MODE(dig_be);</span>
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :                         if (dig_fe_mask &amp;  digs_fe_selected &amp;&amp;</span>
<span class="lineNum">    2710 </span>            :                             /* if dig_be in sst mode? */
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                             dig_be_mode == NI_DIG_BE_DPSST) {</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                                 dig_en_be = RREG32(NI_DIG_BE_EN_CNTL +</span>
<span class="lineNum">    2713 </span>            :                                                    ni_dig_offsets[i]);
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :                                 uniphy_pll = RREG32(NI_DCIO_UNIPHY0_PLL_CONTROL1 +</span>
<span class="lineNum">    2715 </span>            :                                                     ni_tx_offsets[i]);
<span class="lineNum">    2716 </span>            :                                 /* dig_be enable and tx is running */
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                                 if (dig_en_be &amp; NI_DIG_BE_EN_CNTL_ENABLE &amp;&amp;</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                                     dig_en_be &amp; NI_DIG_BE_EN_CNTL_SYMBCLK_ON &amp;&amp;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                                     uniphy_pll &amp; NI_DCIO_UNIPHY0_PLL_CONTROL1_ENABLE) {</span>
<span class="lineNum">    2720 </span>            :                                         is_enabled = true;
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                                         *ret_dig_fe = dig_fe;</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2723 </span>            :                                 }
<span class="lineNum">    2724 </span>            :                         }
<span class="lineNum">    2725 </span>            :                 }
<span class="lineNum">    2726 </span>            :         }
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         return is_enabled;</span>
<span class="lineNum">    2729 </span>            : }
<span class="lineNum">    2730 </span>            : 
<span class="lineNum">    2731 </span>            : /*
<span class="lineNum">    2732 </span>            :  * Blank dig when in dp sst mode
<a name="2733"><span class="lineNum">    2733 </span>            :  * Dig ignores crtc timing</a>
<span class="lineNum">    2734 </span>            :  */
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 : static void evergreen_blank_dp_output(struct radeon_device *rdev,</span>
<span class="lineNum">    2736 </span>            :                                       unsigned dig_fe)
<span class="lineNum">    2737 </span>            : {
<span class="lineNum">    2738 </span>            :         unsigned stream_ctrl;
<span class="lineNum">    2739 </span>            :         unsigned fifo_ctrl;
<span class="lineNum">    2740 </span>            :         unsigned counter = 0;
<span class="lineNum">    2741 </span>            : 
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         if (dig_fe &gt;= ARRAY_SIZE(evergreen_dp_offsets)) {</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid dig_fe %d\n&quot;, dig_fe);</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2745 </span>            :         }
<span class="lineNum">    2746 </span>            : 
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         stream_ctrl = RREG32(EVERGREEN_DP_VID_STREAM_CNTL +</span>
<span class="lineNum">    2748 </span>            :                              evergreen_dp_offsets[dig_fe]);
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :         if (!(stream_ctrl &amp; EVERGREEN_DP_VID_STREAM_CNTL_ENABLE)) {</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;dig %d , should be enable\n&quot;, dig_fe);</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2752 </span>            :         }
<span class="lineNum">    2753 </span>            : 
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         stream_ctrl &amp;=~EVERGREEN_DP_VID_STREAM_CNTL_ENABLE;</span>
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_DP_VID_STREAM_CNTL +</span>
<span class="lineNum">    2756 </span>            :                evergreen_dp_offsets[dig_fe], stream_ctrl);
<span class="lineNum">    2757 </span>            : 
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :         stream_ctrl = RREG32(EVERGREEN_DP_VID_STREAM_CNTL +</span>
<span class="lineNum">    2759 </span>            :                              evergreen_dp_offsets[dig_fe]);
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         while (counter &lt; 32 &amp;&amp; stream_ctrl &amp; EVERGREEN_DP_VID_STREAM_STATUS) {</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                 drm_msleep(1);</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :                 counter++;</span>
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :                 stream_ctrl = RREG32(EVERGREEN_DP_VID_STREAM_CNTL +</span>
<span class="lineNum">    2764 </span>            :                                      evergreen_dp_offsets[dig_fe]);
<span class="lineNum">    2765 </span>            :         }
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         if (counter &gt;= 32 )</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;counter exceeds %d\n&quot;, counter);</span>
<span class="lineNum">    2768 </span>            : 
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :         fifo_ctrl = RREG32(EVERGREEN_DP_STEER_FIFO + evergreen_dp_offsets[dig_fe]);</span>
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         fifo_ctrl |= EVERGREEN_DP_STEER_FIFO_RESET;</span>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_DP_STEER_FIFO + evergreen_dp_offsets[dig_fe], fifo_ctrl);</span>
<span class="lineNum">    2772 </span>            : 
<a name="2773"><span class="lineNum">    2773 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2774 </span>            : 
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 : void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save)</span>
<span class="lineNum">    2776 </span>            : {
<span class="lineNum">    2777 </span>            :         u32 crtc_enabled, tmp, frame_count, blackout;
<span class="lineNum">    2778 </span>            :         int i, j;
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         unsigned dig_fe;</span>
<span class="lineNum">    2780 </span>            : 
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_NODCE(rdev)) {</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                 save-&gt;vga_render_control = RREG32(VGA_RENDER_CONTROL);</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :                 save-&gt;vga_hdp_control = RREG32(VGA_HDP_CONTROL);</span>
<span class="lineNum">    2784 </span>            : 
<span class="lineNum">    2785 </span>            :                 /* disable VGA render */
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :                 WREG32(VGA_RENDER_CONTROL, 0);</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2788 </span>            :         /* blank the display controllers */
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :                 crtc_enabled = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]) &amp; EVERGREEN_CRTC_MASTER_EN;</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                 if (crtc_enabled) {</span>
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = true;</span>
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE6(rdev)) {</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :                                 if (!(tmp &amp; EVERGREEN_CRTC_BLANK_DATA_EN)) {</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                                         radeon_wait_for_vblank(rdev, i);</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :                                         tmp |= EVERGREEN_CRTC_BLANK_DATA_EN;</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2802 </span>            :                         } else {
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :                                 if (!(tmp &amp; EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE)) {</span>
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                                         radeon_wait_for_vblank(rdev, i);</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :                                         tmp |= EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2811 </span>            :                         }
<span class="lineNum">    2812 </span>            :                         /* wait for the next frame */
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                         frame_count = radeon_get_vblank_counter(rdev, i);</span>
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :                                 if (radeon_get_vblank_counter(rdev, i) != frame_count)</span>
<span class="lineNum">    2816 </span>            :                                         break;
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    2818 </span>            :                         }
<span class="lineNum">    2819 </span>            :                         /*we should disable dig if it drives dp sst*/
<span class="lineNum">    2820 </span>            :                         /*but we are in radeon_device_init and the topology is unknown*/
<span class="lineNum">    2821 </span>            :                         /*and it is available after radeon_modeset_init*/
<span class="lineNum">    2822 </span>            :                         /*the following method radeon_atom_encoder_dpms_dig*/
<span class="lineNum">    2823 </span>            :                         /*does the job if we initialize it properly*/
<span class="lineNum">    2824 </span>            :                         /*for now we do it this manually*/
<span class="lineNum">    2825 </span>            :                         /**/
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE5(rdev) &amp;&amp;</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :                             evergreen_is_dp_sst_stream_enabled(rdev, i ,&amp;dig_fe))</span>
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                                 evergreen_blank_dp_output(rdev, dig_fe);</span>
<span class="lineNum">    2829 </span>            :                         /*we could remove 6 lines below*/
<span class="lineNum">    2830 </span>            :                         /* XXX this is a hack to avoid strange behavior with EFI on certain systems */
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~EVERGREEN_CRTC_MASTER_EN;</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = false;</span>
<span class="lineNum">    2837 </span>            :                         /* ***** */
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = false;</span>
<span class="lineNum">    2840 </span>            :                 }
<span class="lineNum">    2841 </span>            :         }
<span class="lineNum">    2842 </span>            : 
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :         radeon_mc_wait_for_idle(rdev);</span>
<span class="lineNum">    2844 </span>            : 
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         blackout = RREG32(MC_SHARED_BLACKOUT_CNTL);</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         if ((blackout &amp; BLACKOUT_MODE_MASK) != 1) {</span>
<span class="lineNum">    2847 </span>            :                 /* Block CPU access */
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                 WREG32(BIF_FB_EN, 0);</span>
<span class="lineNum">    2849 </span>            :                 /* blackout the MC */
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :                 blackout &amp;= ~BLACKOUT_MODE_MASK;</span>
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :                 WREG32(MC_SHARED_BLACKOUT_CNTL, blackout | 1);</span>
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2853 </span>            :         /* wait for the MC to settle */
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">    2855 </span>            : 
<span class="lineNum">    2856 </span>            :         /* lock double buffered regs */
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                         if (!(tmp &amp; EVERGREEN_GRPH_UPDATE_LOCK)) {</span>
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                                 tmp |= EVERGREEN_GRPH_UPDATE_LOCK;</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_GRPH_UPDATE + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_MASTER_UPDATE_LOCK + crtc_offsets[i]);</span>
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :                         if (!(tmp &amp; 1)) {</span>
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                                 tmp |= 1;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2869 </span>            :                 }
<span class="lineNum">    2870 </span>            :         }
<a name="2871"><span class="lineNum">    2871 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2872 </span>            : 
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 : void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save)</span>
<span class="lineNum">    2874 </span>            : {
<span class="lineNum">    2875 </span>            :         u32 tmp, frame_count;
<span class="lineNum">    2876 </span>            :         int i, j;
<span class="lineNum">    2877 </span>            : 
<span class="lineNum">    2878 </span>            :         /* update crtc base addresses */
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i],</span>
<span class="lineNum">    2881 </span>            :                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i],</span>
<span class="lineNum">    2883 </span>            :                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + crtc_offsets[i],</span>
<span class="lineNum">    2885 </span>            :                        (u32)rdev-&gt;mc.vram_start);
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + crtc_offsets[i],</span>
<span class="lineNum">    2887 </span>            :                        (u32)rdev-&gt;mc.vram_start);
<span class="lineNum">    2888 </span>            :         }
<span class="lineNum">    2889 </span>            : 
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_NODCE(rdev)) {</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH, upper_32_bits(rdev-&gt;mc.vram_start));</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_VGA_MEMORY_BASE_ADDRESS, (u32)rdev-&gt;mc.vram_start);</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2894 </span>            : 
<span class="lineNum">    2895 </span>            :         /* unlock regs and wait for update */
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_MASTER_UPDATE_MODE + crtc_offsets[i]);</span>
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                         if ((tmp &amp; 0x7) != 3) {</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~0x7;</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                                 tmp |= 0x3;</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_MASTER_UPDATE_MODE + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :                         if (tmp &amp; EVERGREEN_GRPH_UPDATE_LOCK) {</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~EVERGREEN_GRPH_UPDATE_LOCK;</span>
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_GRPH_UPDATE + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                         tmp = RREG32(EVERGREEN_MASTER_UPDATE_LOCK + crtc_offsets[i]);</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :                         if (tmp &amp; 1) {</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~1;</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                                 if ((tmp &amp; EVERGREEN_GRPH_SURFACE_UPDATE_PENDING) == 0)</span>
<span class="lineNum">    2917 </span>            :                                         break;
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    2919 </span>            :                         }
<span class="lineNum">    2920 </span>            :                 }
<span class="lineNum">    2921 </span>            :         }
<span class="lineNum">    2922 </span>            : 
<span class="lineNum">    2923 </span>            :         /* unblackout the MC */
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SHARED_BLACKOUT_CNTL);</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         tmp &amp;= ~BLACKOUT_MODE_MASK;</span>
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         WREG32(MC_SHARED_BLACKOUT_CNTL, tmp);</span>
<span class="lineNum">    2927 </span>            :         /* allow CPU access */
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         WREG32(BIF_FB_EN, FB_READ_EN | FB_WRITE_EN);</span>
<span class="lineNum">    2929 </span>            : 
<span class="lineNum">    2930 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE6(rdev)) {</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~EVERGREEN_CRTC_BLANK_DATA_EN;</span>
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_BLANK_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :                                 WREG32(EVERGREEN_CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">    2944 </span>            :                         }
<span class="lineNum">    2945 </span>            :                         /* wait for the next frame */
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :                         frame_count = radeon_get_vblank_counter(rdev, i);</span>
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :                                 if (radeon_get_vblank_counter(rdev, i) != frame_count)</span>
<span class="lineNum">    2949 </span>            :                                         break;
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    2951 </span>            :                         }
<span class="lineNum">    2952 </span>            :                 }
<span class="lineNum">    2953 </span>            :         }
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_NODCE(rdev)) {</span>
<span class="lineNum">    2955 </span>            :                 /* Unlock vga access */
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :                 WREG32(VGA_HDP_CONTROL, save-&gt;vga_hdp_control);</span>
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :                 mdelay(1);</span>
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                 WREG32(VGA_RENDER_CONTROL, save-&gt;vga_render_control);</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         }</span>
<a name="2960"><span class="lineNum">    2960 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2961 </span>            : 
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 : void evergreen_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">    2963 </span>            : {
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         struct evergreen_mc_save save;</span>
<span class="lineNum">    2965 </span>            :         u32 tmp;
<span class="lineNum">    2966 </span>            :         int i, j;
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span>            :         /* Initialize HDP */
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    2975 </span>            :         }
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :         WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0);</span>
<span class="lineNum">    2977 </span>            : 
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         evergreen_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :         if (evergreen_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2982 </span>            :         /* Lockout access through VGA aperture*/
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :         WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);</span>
<span class="lineNum">    2984 </span>            :         /* Update configuration */
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.vram_start &lt; rdev-&gt;mc.gtt_start) {</span>
<span class="lineNum">    2987 </span>            :                         /* VRAM before AGP */
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    2989 </span>            :                                 rdev-&gt;mc.vram_start &gt;&gt; 12);
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    2991 </span>            :                                 rdev-&gt;mc.gtt_end &gt;&gt; 12);
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2993 </span>            :                         /* VRAM after AGP */
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    2995 </span>            :                                 rdev-&gt;mc.gtt_start &gt;&gt; 12);
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    2997 </span>            :                                 rdev-&gt;mc.vram_end &gt;&gt; 12);
<span class="lineNum">    2998 </span>            :                 }
<span class="lineNum">    2999 </span>            :         } else {
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    3001 </span>            :                         rdev-&gt;mc.vram_start &gt;&gt; 12);
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    3003 </span>            :                         rdev-&gt;mc.vram_end &gt;&gt; 12);
<span class="lineNum">    3004 </span>            :         }
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, rdev-&gt;vram_scratch.gpu_addr &gt;&gt; 12);</span>
<span class="lineNum">    3006 </span>            :         /* llano/ontario only */
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_PALM) ||</span>
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO) ||</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO2)) {</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :                 tmp = RREG32(MC_FUS_VM_FB_OFFSET) &amp; 0x000FFFFF;</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                 tmp |= ((rdev-&gt;mc.vram_end &gt;&gt; 20) &amp; 0xF) &lt;&lt; 24;</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :                 tmp |= ((rdev-&gt;mc.vram_start &gt;&gt; 20) &amp; 0xF) &lt;&lt; 20;</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                 WREG32(MC_FUS_VM_FB_OFFSET, tmp);</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         tmp = ((rdev-&gt;mc.vram_end &gt;&gt; 24) &amp; 0xFFFF) &lt;&lt; 16;</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :         tmp |= ((rdev-&gt;mc.vram_start &gt;&gt; 24) &amp; 0xFFFF);</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_FB_LOCATION, tmp);</span>
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_BASE, (rdev-&gt;mc.vram_start &gt;&gt; 8));</span>
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_INFO, (2 &lt;&lt; 7) | (1 &lt;&lt; 30));</span>
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, rdev-&gt;mc.gtt_end &gt;&gt; 16);</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, rdev-&gt;mc.gtt_start &gt;&gt; 16);</span>
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, rdev-&gt;mc.agp_base &gt;&gt; 22);</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, 0);</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);</span>
<span class="lineNum">    3028 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);</span>
<span class="lineNum">    3029 </span>            :         }
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         if (evergreen_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :         evergreen_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    3034 </span>            :         /* we need to own VRAM, so turn off the VGA renderer here
<span class="lineNum">    3035 </span>            :          * to stop it overwriting our objects */
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3038 </span>            : 
<span class="lineNum">    3039 </span>            : /*
<a name="3040"><span class="lineNum">    3040 </span>            :  * CP.</a>
<span class="lineNum">    3041 </span>            :  */
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 : void evergreen_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    3043 </span>            : {
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">    3045 </span>            :         u32 next_rptr;
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span>            :         /* set to DX10/11 mode */
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_MODE_CONTROL, 0));</span>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">    3050 </span>            : 
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :         if (ring-&gt;rptr_save_reg) {</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 next_rptr = ring-&gt;wptr + 3 + 4;</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ((ring-&gt;rptr_save_reg - </span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                                           PACKET3_SET_CONFIG_REG_START) &gt;&gt; 2));</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                 next_rptr = ring-&gt;wptr + 5 + 4;</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_MEM_WRITE, 3));</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ring-&gt;next_rptr_gpu_addr &amp; 0xfffffffc);</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (upper_32_bits(ring-&gt;next_rptr_gpu_addr) &amp; 0xff) | (1 &lt;&lt; 18));</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2));</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">    3068 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    3069 </span>            :                           (2 &lt;&lt; 0) |
<span class="lineNum">    3070 </span>            : #endif
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                           (ib-&gt;gpu_addr &amp; 0xFFFFFFFC));</span>
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr) &amp; 0xFF);</span>
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw);</span>
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 : }</span>
<a name="3075"><span class="lineNum">    3075 </span>            : </a>
<span class="lineNum">    3076 </span>            : 
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 : static int evergreen_cp_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    3078 </span>            : {
<span class="lineNum">    3079 </span>            :         const __be32 *fw_data;
<span class="lineNum">    3080 </span>            :         int i;
<span class="lineNum">    3081 </span>            : 
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw)</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3084 </span>            : 
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :         r700_cp_stop(rdev);</span>
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL,</span>
<span class="lineNum">    3087 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    3088 </span>            :                BUF_SWAP_32BIT |
<span class="lineNum">    3089 </span>            : #endif
<span class="lineNum">    3090 </span>            :                RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
<span class="lineNum">    3091 </span>            : 
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;pfp_fw-&gt;data;</span>
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; EVERGREEN_PFP_UCODE_SIZE; i++)</span>
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :                 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    3097 </span>            : 
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;me_fw-&gt;data;</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; EVERGREEN_PM4_UCODE_SIZE; i++)</span>
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    3102 </span>            : 
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_RADDR, 0);</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3107"><span class="lineNum">    3107 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3108 </span>            : 
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 : static int evergreen_cp_start(struct radeon_device *rdev)</span>
<span class="lineNum">    3110 </span>            : {
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    3112 </span>            :         int r, i;
<span class="lineNum">    3113 </span>            :         uint32_t cp_me;
<span class="lineNum">    3114 </span>            : 
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 7);</span>
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3119 </span>            :         }
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5));</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x1);</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x0);</span>
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.evergreen.max_hw_contexts - 1);</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1));</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    3128 </span>            : 
<span class="lineNum">    3129 </span>            :         cp_me = 0xff;
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_CNTL, cp_me);</span>
<span class="lineNum">    3131 </span>            : 
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, evergreen_default_size + 19);</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3136 </span>            :         }
<span class="lineNum">    3137 </span>            : 
<span class="lineNum">    3138 </span>            :         /* setup clear context state */
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);</span>
<span class="lineNum">    3141 </span>            : 
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; evergreen_default_size; i++)</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, evergreen_default_state[i]);</span>
<span class="lineNum">    3144 </span>            : 
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE);</span>
<span class="lineNum">    3147 </span>            : 
<span class="lineNum">    3148 </span>            :         /* set clear context state */
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0));</span>
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span>            :         /* SQ_VTX_BASE_VTX_LOC */
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0026f00);</span>
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    3156 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    3157 </span>            : 
<span class="lineNum">    3158 </span>            :         /* Clear consts */
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0036f00);</span>
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000bc4);</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    3164 </span>            : 
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0026900);</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000316);</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x0000000e); /* VGT_VERTEX_REUSE_BLOCK_CNTL */</span>
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000010); /*  */</span>
<span class="lineNum">    3169 </span>            : 
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    3171 </span>            : 
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3174 </span>            : 
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 : static int evergreen_cp_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    3176 </span>            : {
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    3178 </span>            :         u32 tmp;
<span class="lineNum">    3179 </span>            :         u32 rb_bufsz;
<span class="lineNum">    3180 </span>            :         int r;
<span class="lineNum">    3181 </span>            : 
<span class="lineNum">    3182 </span>            :         /* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP |</span>
<span class="lineNum">    3184 </span>            :                                  SOFT_RESET_PA |
<span class="lineNum">    3185 </span>            :                                  SOFT_RESET_SH |
<span class="lineNum">    3186 </span>            :                                  SOFT_RESET_VGT |
<span class="lineNum">    3187 </span>            :                                  SOFT_RESET_SPI |
<span class="lineNum">    3188 </span>            :                                  SOFT_RESET_SX));
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    3192 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    3193 </span>            : 
<span class="lineNum">    3194 </span>            :         /* Set ring buffer size */
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring-&gt;ring_size / 8);</span>
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         tmp = (order_base_2(RADEON_GPU_PAGE_SIZE/8) &lt;&lt; 8) | rb_bufsz;</span>
<span class="lineNum">    3197 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    3198 </span>            :         tmp |= BUF_SWAP_32BIT;
<span class="lineNum">    3199 </span>            : #endif
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp);</span>
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         WREG32(CP_SEM_WAIT_TIMER, 0x0);</span>
<span class="lineNum">    3202 </span><span class="lineNoCov">          0 :         WREG32(CP_SEM_INCOMPLETE_TIMER_CNTL, 0x0);</span>
<span class="lineNum">    3203 </span>            : 
<span class="lineNum">    3204 </span>            :         /* Set the write pointer delay */
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_WPTR_DELAY, 0);</span>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span>            :         /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp | RB_RPTR_WR_ENA);</span>
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    3212 </span>            : 
<span class="lineNum">    3213 </span>            :         /* set the wb address whether it's enabled or not */
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_ADDR,</span>
<span class="lineNum">    3215 </span>            :                ((rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) &amp; 0xFFFFFFFC));
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_ADDR_HI, upper_32_bits(rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) &amp; 0xFF);</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_ADDR, ((rdev-&gt;wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) &gt;&gt; 8) &amp; 0xFFFFFFFF);</span>
<span class="lineNum">    3218 </span>            : 
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                 WREG32(SCRATCH_UMSK, 0xff);</span>
<span class="lineNum">    3221 </span>            :         else {
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 tmp |= RB_NO_UPDATE;</span>
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :                 WREG32(SCRATCH_UMSK, 0);</span>
<span class="lineNum">    3224 </span>            :         }
<span class="lineNum">    3225 </span>            : 
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp);</span>
<span class="lineNum">    3228 </span>            : 
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_BASE, ring-&gt;gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    3230 </span><span class="lineNoCov">          0 :         WREG32(CP_DEBUG, (1 &lt;&lt; 27) | (1 &lt;&lt; 28));</span>
<span class="lineNum">    3231 </span>            : 
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         evergreen_cp_start(rdev);</span>
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         ring-&gt;ready = true;</span>
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, ring);</span>
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :                 ring-&gt;ready = false;</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3238 </span>            :         }
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3241 </span>            : 
<span class="lineNum">    3242 </span>            : /*
<a name="3243"><span class="lineNum">    3243 </span>            :  * Core functions</a>
<span class="lineNum">    3244 </span>            :  */
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 : static void evergreen_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3246 </span>            : {
<span class="lineNum">    3247 </span>            :         u32 gb_addr_config;
<span class="lineNum">    3248 </span>            :         u32 mc_shared_chmap, mc_arb_ramcfg;
<span class="lineNum">    3249 </span>            :         u32 sx_debug_1;
<span class="lineNum">    3250 </span>            :         u32 smx_dc_ctl0;
<span class="lineNum">    3251 </span>            :         u32 sq_config;
<span class="lineNum">    3252 </span>            :         u32 sq_lds_resource_mgmt;
<span class="lineNum">    3253 </span>            :         u32 sq_gpr_resource_mgmt_1;
<span class="lineNum">    3254 </span>            :         u32 sq_gpr_resource_mgmt_2;
<span class="lineNum">    3255 </span>            :         u32 sq_gpr_resource_mgmt_3;
<span class="lineNum">    3256 </span>            :         u32 sq_thread_resource_mgmt;
<span class="lineNum">    3257 </span>            :         u32 sq_thread_resource_mgmt_2;
<span class="lineNum">    3258 </span>            :         u32 sq_stack_resource_mgmt_1;
<span class="lineNum">    3259 </span>            :         u32 sq_stack_resource_mgmt_2;
<span class="lineNum">    3260 </span>            :         u32 sq_stack_resource_mgmt_3;
<span class="lineNum">    3261 </span>            :         u32 vgt_cache_invalidation;
<span class="lineNum">    3262 </span>            :         u32 hdp_host_path_cntl, tmp;
<span class="lineNum">    3263 </span>            :         u32 disabled_rb_mask;
<span class="lineNum">    3264 </span>            :         int i, j, ps_thread_count;
<span class="lineNum">    3265 </span>            : 
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    3267 </span>            :         case CHIP_CYPRESS:
<span class="lineNum">    3268 </span>            :         case CHIP_HEMLOCK:
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 2;</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 8;</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 10;</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 4 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 512;</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3284 </span>            : 
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3288 </span>            :                 gb_addr_config = CYPRESS_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3290 </span>            :         case CHIP_JUNIPER:
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 4;</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 10;</span>
<span class="lineNum">    3295 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 4 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 512;</span>
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3306 </span>            : 
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3310 </span>            :                 gb_addr_config = JUNIPER_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3312 </span>            :         case CHIP_REDWOOD:
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 4;</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 5;</span>
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 2 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3328 </span>            : 
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3332 </span>            :                 gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3334 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    3335 </span>            :         default:
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 2;</span>
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 2;</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 2;</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 1 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 192;</span>
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 16;</span>
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3346 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 128;</span>
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 32;</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 96;</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 4;</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 1;</span>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3355 </span>            :                 gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3357 </span>            :         case CHIP_PALM:
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 2;</span>
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 2;</span>
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 2;</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 1 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 192;</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 16;</span>
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 128;</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 32;</span>
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 96;</span>
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 4;</span>
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 1;</span>
<span class="lineNum">    3373 </span>            : 
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3377 </span>            :                 gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3379 </span>            :         case CHIP_SUMO:
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 4;</span>
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pdev-&gt;device == 0x9648)</span>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.max_simds = 3;</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                 else if ((rdev-&gt;pdev-&gt;device == 0x9647) ||</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                          (rdev-&gt;pdev-&gt;device == 0x964a))</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.max_simds = 4;</span>
<span class="lineNum">    3388 </span>            :                 else
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.max_simds = 5;</span>
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 2 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3401 </span>            : 
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3405 </span>            :                 gb_addr_config = SUMO_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3407 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 4;</span>
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 2;</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 1 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 512;</span>
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3420 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 4;</span>
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3423 </span>            : 
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3427 </span>            :                 gb_addr_config = SUMO2_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3429 </span>            :         case CHIP_BARTS:
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 2;</span>
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 8;</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 7;</span>
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 4 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 512;</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3445 </span>            : 
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3449 </span>            :                 gb_addr_config = BARTS_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3451 </span>            :         case CHIP_TURKS:
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 4;</span>
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 4;</span>
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 6;</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 2 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 248;</span>
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 32;</span>
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 256;</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 64;</span>
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 192;</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 8;</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 2;</span>
<span class="lineNum">    3467 </span>            : 
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3471 </span>            :                 gb_addr_config = TURKS_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3473 </span>            :         case CHIP_CAICOS:
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.num_ses = 1;</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_pipes = 2;</span>
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_tile_pipes = 2;</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_simds = 2;</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_backends = 1 * rdev-&gt;config.evergreen.num_ses;</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gprs = 256;</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_threads = 192;</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_gs_threads = 16;</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_stack_entries = 256;</span>
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_num_of_sets = 4;</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_size = 128;</span>
<span class="lineNum">    3485 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_pos_size = 32;</span>
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sx_max_export_smx_size = 96;</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.max_hw_contexts = 4;</span>
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sq_num_cf_insts = 1;</span>
<span class="lineNum">    3489 </span>            : 
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    3493 </span>            :                 gb_addr_config = CAICOS_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3495 </span>            :         }
<span class="lineNum">    3496 </span>            : 
<span class="lineNum">    3497 </span>            :         /* Initialize HDP */
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    3504 </span>            :         }
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :         WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         WREG32(SRBM_INT_CNTL, 0x1);</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         WREG32(SRBM_INT_ACK, 0x1);</span>
<span class="lineNum">    3509 </span>            : 
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :         evergreen_fix_pci_max_read_req_size(rdev);</span>
<span class="lineNum">    3511 </span>            : 
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :         mc_shared_chmap = RREG32(MC_SHARED_CHMAP);</span>
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_PALM) ||</span>
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO) ||</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO2))</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :                 mc_arb_ramcfg = RREG32(FUS_MC_ARB_RAMCFG);</span>
<span class="lineNum">    3517 </span>            :         else
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :                 mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    3519 </span>            : 
<span class="lineNum">    3520 </span>            :         /* setup tiling info dword.  gb_addr_config is not adequate since it does
<span class="lineNum">    3521 </span>            :          * not have bank info, so create a custom tiling dword.
<span class="lineNum">    3522 </span>            :          * bits 3:0   num_pipes
<span class="lineNum">    3523 </span>            :          * bits 7:4   num_banks
<span class="lineNum">    3524 </span>            :          * bits 11:8  group_size
<span class="lineNum">    3525 </span>            :          * bits 15:12 row_size
<span class="lineNum">    3526 </span>            :          */
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :         rdev-&gt;config.evergreen.tile_config = 0;</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;config.evergreen.max_tile_pipes) {</span>
<span class="lineNum">    3529 </span>            :         case 1:
<span class="lineNum">    3530 </span>            :         default:
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.tile_config |= (0 &lt;&lt; 0);</span>
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3533 </span>            :         case 2:
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.tile_config |= (1 &lt;&lt; 0);</span>
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3536 </span>            :         case 4:
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.tile_config |= (2 &lt;&lt; 0);</span>
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3539 </span>            :         case 8:
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.tile_config |= (3 &lt;&lt; 0);</span>
<span class="lineNum">    3541 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3542 </span>            :         }
<span class="lineNum">    3543 </span>            :         /* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    3545 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.evergreen.tile_config |= 1 &lt;&lt; 4;</span>
<span class="lineNum">    3546 </span>            :         else {
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :                 switch ((mc_arb_ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT) {</span>
<span class="lineNum">    3548 </span>            :                 case 0: /* four banks */
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.tile_config |= 0 &lt;&lt; 4;</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3551 </span>            :                 case 1: /* eight banks */
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.tile_config |= 1 &lt;&lt; 4;</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3554 </span>            :                 case 2: /* sixteen banks */
<span class="lineNum">    3555 </span>            :                 default:
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.evergreen.tile_config |= 2 &lt;&lt; 4;</span>
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3558 </span>            :                 }
<span class="lineNum">    3559 </span>            :         }
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         rdev-&gt;config.evergreen.tile_config |= 0 &lt;&lt; 8;</span>
<span class="lineNum">    3561 </span>            :         rdev-&gt;config.evergreen.tile_config |=
<span class="lineNum">    3562 </span>            :                 ((gb_addr_config &amp; 0x30000000) &gt;&gt; 28) &lt;&lt; 12;
<span class="lineNum">    3563 </span>            : 
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_CEDAR) &amp;&amp; (rdev-&gt;family &lt;= CHIP_HEMLOCK)) {</span>
<span class="lineNum">    3565 </span>            :                 u32 efuse_straps_4;
<span class="lineNum">    3566 </span>            :                 u32 efuse_straps_3;
<span class="lineNum">    3567 </span>            : 
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :                 efuse_straps_4 = RREG32_RCU(0x204);</span>
<span class="lineNum">    3569 </span><span class="lineNoCov">          0 :                 efuse_straps_3 = RREG32_RCU(0x203);</span>
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :                 tmp = (((efuse_straps_4 &amp; 0xf) &lt;&lt; 4) |</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :                       ((efuse_straps_3 &amp; 0xf0000000) &gt;&gt; 28));</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3573 </span>            :                 tmp = 0;
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :                 for (i = (rdev-&gt;config.evergreen.num_ses - 1); i &gt;= 0; i--) {</span>
<span class="lineNum">    3575 </span>            :                         u32 rb_disable_bitmap;
<span class="lineNum">    3576 </span>            : 
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :                         WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :                         WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :                         rb_disable_bitmap = (RREG32(CC_RB_BACKEND_DISABLE) &amp; 0x00ff0000) &gt;&gt; 16;</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :                         tmp &lt;&lt;= 4;</span>
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :                         tmp |= rb_disable_bitmap;</span>
<span class="lineNum">    3582 </span>            :                 }
<span class="lineNum">    3583 </span>            :         }
<span class="lineNum">    3584 </span>            :         /* enabled rb are just the one not disabled :) */
<span class="lineNum">    3585 </span>            :         disabled_rb_mask = tmp;
<span class="lineNum">    3586 </span>            :         tmp = 0;
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.evergreen.max_backends; i++)</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                 tmp |= (1 &lt;&lt; i);</span>
<span class="lineNum">    3589 </span>            :         /* if all the backends are disabled, fix it up here */
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :         if ((disabled_rb_mask &amp; tmp) == tmp) {</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;config.evergreen.max_backends; i++)</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :                         disabled_rb_mask &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    3593 </span>            :         }
<span class="lineNum">    3594 </span>            : 
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.evergreen.num_ses; i++) {</span>
<span class="lineNum">    3596 </span>            :                 u32 simd_disable_bitmap;
<span class="lineNum">    3597 </span>            : 
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                 simd_disable_bitmap = (RREG32(CC_GC_SHADER_PIPE_CONFIG) &amp; 0xffff0000) &gt;&gt; 16;</span>
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                 simd_disable_bitmap |= 0xffffffff &lt;&lt; rdev-&gt;config.evergreen.max_simds;</span>
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 16;</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                 tmp |= simd_disable_bitmap;</span>
<span class="lineNum">    3604 </span>            :         }
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :         rdev-&gt;config.evergreen.active_simds = hweight32(~tmp);</span>
<span class="lineNum">    3606 </span>            : 
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :         WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES);</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :         WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES);</span>
<span class="lineNum">    3609 </span>            : 
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :         WREG32(GB_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :         WREG32(DMIF_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :         WREG32(HDP_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_DB_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_DBW_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    3617 </span>            : 
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;config.evergreen.max_backends == 1) &amp;&amp;</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :             (rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :                 if ((disabled_rb_mask &amp; 3) == 1) {</span>
<span class="lineNum">    3621 </span>            :                         /* RB0 disabled, RB1 enabled */
<span class="lineNum">    3622 </span>            :                         tmp = 0x11111111;
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3624 </span>            :                         /* RB1 disabled, RB0 enabled */
<span class="lineNum">    3625 </span>            :                         tmp = 0x00000000;
<span class="lineNum">    3626 </span>            :                 }
<span class="lineNum">    3627 </span>            :         } else {
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :                 tmp = gb_addr_config &amp; NUM_PIPES_MASK;</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :                 tmp = r6xx_remap_render_backend(rdev, tmp, rdev-&gt;config.evergreen.max_backends,</span>
<span class="lineNum">    3630 </span>            :                                                 EVERGREEN_MAX_BACKENDS, disabled_rb_mask);
<span class="lineNum">    3631 </span>            :         }
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         WREG32(GB_BACKEND_MAP, tmp);</span>
<span class="lineNum">    3633 </span>            : 
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         WREG32(CGTS_SYS_TCC_DISABLE, 0);</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         WREG32(CGTS_TCC_DISABLE, 0);</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_SYS_TCC_DISABLE, 0);</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_TCC_DISABLE, 0);</span>
<span class="lineNum">    3638 </span>            : 
<span class="lineNum">    3639 </span>            :         /* set HW defaults for 3D engine */
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :         WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) |</span>
<span class="lineNum">    3641 </span>            :                                      ROQ_IB2_START(0x2b)));
<span class="lineNum">    3642 </span>            : 
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30));</span>
<span class="lineNum">    3644 </span>            : 
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :         WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO |</span>
<span class="lineNum">    3646 </span>            :                              SYNC_GRADIENT |
<span class="lineNum">    3647 </span>            :                              SYNC_WALKER |
<span class="lineNum">    3648 </span>            :                              SYNC_ALIGNER));
<span class="lineNum">    3649 </span>            : 
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         sx_debug_1 = RREG32(SX_DEBUG_1);</span>
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :         sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS;</span>
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         WREG32(SX_DEBUG_1, sx_debug_1);</span>
<span class="lineNum">    3653 </span>            : 
<span class="lineNum">    3654 </span>            : 
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 = RREG32(SMX_DC_CTL0);</span>
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 &amp;= ~NUMBER_OF_SETS(0x1ff);</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 |= NUMBER_OF_SETS(rdev-&gt;config.evergreen.sx_num_of_sets);</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         WREG32(SMX_DC_CTL0, smx_dc_ctl0);</span>
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt;= CHIP_SUMO2)</span>
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :                 WREG32(SMX_SAR_CTL0, 0x00010000);</span>
<span class="lineNum">    3662 </span>            : 
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :         WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev-&gt;config.evergreen.sx_max_export_size / 4) - 1) |</span>
<span class="lineNum">    3664 </span>            :                                         POSITION_BUFFER_SIZE((rdev-&gt;config.evergreen.sx_max_export_pos_size / 4) - 1) |
<span class="lineNum">    3665 </span>            :                                         SMX_BUFFER_SIZE((rdev-&gt;config.evergreen.sx_max_export_smx_size / 4) - 1)));
<span class="lineNum">    3666 </span>            : 
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev-&gt;config.evergreen.sc_prim_fifo_size) |</span>
<span class="lineNum">    3668 </span>            :                                  SC_HIZ_TILE_FIFO_SIZE(rdev-&gt;config.evergreen.sc_hiz_tile_fifo_size) |
<span class="lineNum">    3669 </span>            :                                  SC_EARLYZ_TILE_FIFO_SIZE(rdev-&gt;config.evergreen.sc_earlyz_tile_fifo_size)));
<span class="lineNum">    3670 </span>            : 
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         WREG32(VGT_NUM_INSTANCES, 1);</span>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL, 0);</span>
<span class="lineNum">    3673 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4));</span>
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         WREG32(CP_PERFMON_CNTL, 0);</span>
<span class="lineNum">    3675 </span>            : 
<span class="lineNum">    3676 </span><span class="lineNoCov">          0 :         WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev-&gt;config.evergreen.sq_num_cf_insts) |</span>
<span class="lineNum">    3677 </span>            :                                   FETCH_FIFO_HIWATER(0x4) |
<span class="lineNum">    3678 </span>            :                                   DONE_FIFO_HIWATER(0xe0) |
<span class="lineNum">    3679 </span>            :                                   ALU_UPDATE_FIFO_HIWATER(0x8)));
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         sq_config = RREG32(SQ_CONFIG);</span>
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         sq_config &amp;= ~(PS_PRIO(3) |</span>
<span class="lineNum">    3683 </span>            :                        VS_PRIO(3) |
<span class="lineNum">    3684 </span>            :                        GS_PRIO(3) |
<span class="lineNum">    3685 </span>            :                        ES_PRIO(3));
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         sq_config |= (VC_ENABLE |</span>
<span class="lineNum">    3687 </span>            :                       EXPORT_SRC_C |
<span class="lineNum">    3688 </span>            :                       PS_PRIO(0) |
<span class="lineNum">    3689 </span>            :                       VS_PRIO(1) |
<span class="lineNum">    3690 </span>            :                       GS_PRIO(2) |
<span class="lineNum">    3691 </span>            :                       ES_PRIO(3));
<span class="lineNum">    3692 </span>            : 
<span class="lineNum">    3693 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    3694 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    3695 </span>            :         case CHIP_PALM:
<span class="lineNum">    3696 </span>            :         case CHIP_SUMO:
<span class="lineNum">    3697 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    3698 </span>            :         case CHIP_CAICOS:
<span class="lineNum">    3699 </span>            :                 /* no vertex cache */
<span class="lineNum">    3700 </span><span class="lineNoCov">          0 :                 sq_config &amp;= ~VC_ENABLE;</span>
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3702 </span>            :         default:
<span class="lineNum">    3703 </span>            :                 break;
<span class="lineNum">    3704 </span>            :         }
<span class="lineNum">    3705 </span>            : 
<span class="lineNum">    3706 </span><span class="lineNoCov">          0 :         sq_lds_resource_mgmt = RREG32(SQ_LDS_RESOURCE_MGMT);</span>
<span class="lineNum">    3707 </span>            : 
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_1 = NUM_PS_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2))* 12 / 32);</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_1 |= NUM_VS_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2)) * 6 / 32);</span>
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_1 |= NUM_CLAUSE_TEMP_GPRS(4);</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_2 = NUM_GS_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2)) * 4 / 32);</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_2 |= NUM_ES_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2)) * 4 / 32);</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_3 = NUM_HS_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2)) * 3 / 32);</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :         sq_gpr_resource_mgmt_3 |= NUM_LS_GPRS((rdev-&gt;config.evergreen.max_gprs - (4 * 2)) * 3 / 32);</span>
<span class="lineNum">    3715 </span>            : 
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    3717 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    3718 </span>            :         case CHIP_PALM:
<span class="lineNum">    3719 </span>            :         case CHIP_SUMO:
<span class="lineNum">    3720 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    3721 </span>            :                 ps_thread_count = 96;
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3723 </span>            :         default:
<span class="lineNum">    3724 </span>            :                 ps_thread_count = 128;
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3726 </span>            :         }
<span class="lineNum">    3727 </span>            : 
<span class="lineNum">    3728 </span>            :         sq_thread_resource_mgmt = NUM_PS_THREADS(ps_thread_count);
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :         sq_thread_resource_mgmt |= NUM_VS_THREADS((((rdev-&gt;config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8);</span>
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :         sq_thread_resource_mgmt |= NUM_GS_THREADS((((rdev-&gt;config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8);</span>
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :         sq_thread_resource_mgmt |= NUM_ES_THREADS((((rdev-&gt;config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8);</span>
<span class="lineNum">    3732 </span>            :         sq_thread_resource_mgmt_2 = NUM_HS_THREADS((((rdev-&gt;config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8);
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :         sq_thread_resource_mgmt_2 |= NUM_LS_THREADS((((rdev-&gt;config.evergreen.max_threads - ps_thread_count) / 6) / 8) * 8);</span>
<span class="lineNum">    3734 </span>            : 
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :         sq_stack_resource_mgmt_1 = NUM_PS_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         sq_stack_resource_mgmt_1 |= NUM_VS_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);</span>
<span class="lineNum">    3737 </span>            :         sq_stack_resource_mgmt_2 = NUM_GS_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);
<span class="lineNum">    3738 </span>            :         sq_stack_resource_mgmt_2 |= NUM_ES_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);
<span class="lineNum">    3739 </span>            :         sq_stack_resource_mgmt_3 = NUM_HS_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);
<span class="lineNum">    3740 </span>            :         sq_stack_resource_mgmt_3 |= NUM_LS_STACK_ENTRIES((rdev-&gt;config.evergreen.max_stack_entries * 1) / 6);
<span class="lineNum">    3741 </span>            : 
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :         WREG32(SQ_CONFIG, sq_config);</span>
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_1, sq_gpr_resource_mgmt_1);</span>
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_2, sq_gpr_resource_mgmt_2);</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_3, sq_gpr_resource_mgmt_3);</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :         WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);</span>
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :         WREG32(SQ_THREAD_RESOURCE_MGMT_2, sq_thread_resource_mgmt_2);</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1);</span>
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2);</span>
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_3, sq_stack_resource_mgmt_3);</span>
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0);</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :         WREG32(SQ_LDS_RESOURCE_MGMT, sq_lds_resource_mgmt);</span>
<span class="lineNum">    3753 </span>            : 
<span class="lineNum">    3754 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |</span>
<span class="lineNum">    3755 </span>            :                                           FORCE_EOV_MAX_REZ_CNT(255)));
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    3758 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    3759 </span>            :         case CHIP_PALM:
<span class="lineNum">    3760 </span>            :         case CHIP_SUMO:
<span class="lineNum">    3761 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    3762 </span>            :         case CHIP_CAICOS:
<span class="lineNum">    3763 </span>            :                 vgt_cache_invalidation = CACHE_INVALIDATION(TC_ONLY);
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3765 </span>            :         default:
<span class="lineNum">    3766 </span>            :                 vgt_cache_invalidation = CACHE_INVALIDATION(VC_AND_TC);
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3768 </span>            :         }
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         vgt_cache_invalidation |= AUTO_INVLD_EN(ES_AND_GS_AUTO);</span>
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 :         WREG32(VGT_CACHE_INVALIDATION, vgt_cache_invalidation);</span>
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_VERTEX_REUSE, 16);</span>
<span class="lineNum">    3773 </span><span class="lineNoCov">          0 :         WREG32(PA_SU_LINE_STIPPLE_VALUE, 0);</span>
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE_STATE, 0);</span>
<span class="lineNum">    3775 </span>            : 
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :         WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, 14);</span>
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :         WREG32(VGT_OUT_DEALLOC_CNTL, 16);</span>
<span class="lineNum">    3778 </span>            : 
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR0_SEL_0, 0);</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR0_SEL_1, 0);</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR1_SEL_0, 0);</span>
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR1_SEL_1, 0);</span>
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR2_SEL_0, 0);</span>
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR2_SEL_1, 0);</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR3_SEL_0, 0);</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR3_SEL_1, 0);</span>
<span class="lineNum">    3787 </span>            : 
<span class="lineNum">    3788 </span>            :         /* clear render buffer base addresses */
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR0_BASE, 0);</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR1_BASE, 0);</span>
<span class="lineNum">    3791 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR2_BASE, 0);</span>
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR3_BASE, 0);</span>
<span class="lineNum">    3793 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR4_BASE, 0);</span>
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR5_BASE, 0);</span>
<span class="lineNum">    3795 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR6_BASE, 0);</span>
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_BASE, 0);</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR8_BASE, 0);</span>
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR9_BASE, 0);</span>
<span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR10_BASE, 0);</span>
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR11_BASE, 0);</span>
<span class="lineNum">    3801 </span>            : 
<span class="lineNum">    3802 </span>            :         /* set the shader const cache sizes to 0 */
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         for (i = SQ_ALU_CONST_BUFFER_SIZE_PS_0; i &lt; 0x28200; i += 4)</span>
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                 WREG32(i, 0);</span>
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         for (i = SQ_ALU_CONST_BUFFER_SIZE_HS_0; i &lt; 0x29000; i += 4)</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :                 WREG32(i, 0);</span>
<span class="lineNum">    3807 </span>            : 
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         tmp = RREG32(HDP_MISC_CNTL);</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :         tmp |= HDP_FLUSH_INVALIDATE_CACHE;</span>
<span class="lineNum">    3810 </span><span class="lineNoCov">          0 :         WREG32(HDP_MISC_CNTL, tmp);</span>
<span class="lineNum">    3811 </span>            : 
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :         hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);</span>
<span class="lineNum">    3814 </span>            : 
<span class="lineNum">    3815 </span><span class="lineNoCov">          0 :         WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3));</span>
<span class="lineNum">    3816 </span>            : 
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    3818 </span>            : 
<a name="3819"><span class="lineNum">    3819 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3820 </span>            : 
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 : int evergreen_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3822 </span>            : {
<span class="lineNum">    3823 </span>            :         u32 tmp;
<span class="lineNum">    3824 </span>            :         int chansize, numchan;
<span class="lineNum">    3825 </span>            : 
<span class="lineNum">    3826 </span>            :         /* Get VRAM informations */
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_PALM) ||</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO) ||</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO2))</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                 tmp = RREG32(FUS_MC_ARB_RAMCFG);</span>
<span class="lineNum">    3832 </span>            :         else
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :                 tmp = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         if (tmp &amp; CHANSIZE_OVERRIDE) {</span>
<span class="lineNum">    3835 </span>            :                 chansize = 16;
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         } else if (tmp &amp; CHANSIZE_MASK) {</span>
<span class="lineNum">    3837 </span>            :                 chansize = 64;
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3839 </span>            :                 chansize = 32;
<span class="lineNum">    3840 </span>            :         }
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SHARED_CHMAP);</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :         switch ((tmp &amp; NOOFCHAN_MASK) &gt;&gt; NOOFCHAN_SHIFT) {</span>
<span class="lineNum">    3843 </span>            :         case 0:
<span class="lineNum">    3844 </span>            :         default:
<span class="lineNum">    3845 </span>            :                 numchan = 1;
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3847 </span>            :         case 1:
<span class="lineNum">    3848 </span>            :                 numchan = 2;
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3850 </span>            :         case 2:
<span class="lineNum">    3851 </span>            :                 numchan = 4;
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3853 </span>            :         case 3:
<span class="lineNum">    3854 </span>            :                 numchan = 8;
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3856 </span>            :         }
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = numchan * chansize;</span>
<span class="lineNum">    3858 </span>            :         /* Could aper size report 0 ? */
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">    3861 </span>            :         /* Setup GPU memory space */
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_PALM) ||</span>
<span class="lineNum">    3863 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO) ||</span>
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_SUMO2)) {</span>
<span class="lineNum">    3865 </span>            :                 /* size in bytes on fusion */
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.real_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3869 </span>            :                 /* size in MB on evergreen/cayman/tn */
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.mc_vram_size = RREG32(CONFIG_MEMSIZE) * 1024ULL * 1024ULL;</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.real_vram_size = RREG32(CONFIG_MEMSIZE) * 1024ULL * 1024ULL;</span>
<span class="lineNum">    3872 </span>            :         }
<span class="lineNum">    3873 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         r700_vram_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">    3875 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<span class="lineNum">    3876 </span>            : 
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3878"><span class="lineNum">    3878 </span>            : }</a>
<span class="lineNum">    3879 </span>            : 
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 : void evergreen_print_gpu_status_regs(struct radeon_device *rdev)</span>
<span class="lineNum">    3881 </span>            : {
<span class="lineNum">    3882 </span>            :         dev_info(rdev-&gt;dev, &quot;  GRBM_STATUS               = 0x%08X\n&quot;,
<span class="lineNum">    3883 </span>            :                 RREG32(GRBM_STATUS));
<span class="lineNum">    3884 </span>            :         dev_info(rdev-&gt;dev, &quot;  GRBM_STATUS_SE0           = 0x%08X\n&quot;,
<span class="lineNum">    3885 </span>            :                 RREG32(GRBM_STATUS_SE0));
<span class="lineNum">    3886 </span>            :         dev_info(rdev-&gt;dev, &quot;  GRBM_STATUS_SE1           = 0x%08X\n&quot;,
<span class="lineNum">    3887 </span>            :                 RREG32(GRBM_STATUS_SE1));
<span class="lineNum">    3888 </span>            :         dev_info(rdev-&gt;dev, &quot;  SRBM_STATUS               = 0x%08X\n&quot;,
<span class="lineNum">    3889 </span>            :                 RREG32(SRBM_STATUS));
<span class="lineNum">    3890 </span>            :         dev_info(rdev-&gt;dev, &quot;  SRBM_STATUS2              = 0x%08X\n&quot;,
<span class="lineNum">    3891 </span>            :                 RREG32(SRBM_STATUS2));
<span class="lineNum">    3892 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008674_CP_STALLED_STAT1 = 0x%08X\n&quot;,
<span class="lineNum">    3893 </span>            :                 RREG32(CP_STALLED_STAT1));
<span class="lineNum">    3894 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008678_CP_STALLED_STAT2 = 0x%08X\n&quot;,
<span class="lineNum">    3895 </span>            :                 RREG32(CP_STALLED_STAT2));
<span class="lineNum">    3896 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_00867C_CP_BUSY_STAT     = 0x%08X\n&quot;,
<span class="lineNum">    3897 </span>            :                 RREG32(CP_BUSY_STAT));
<span class="lineNum">    3898 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008680_CP_STAT          = 0x%08X\n&quot;,
<span class="lineNum">    3899 </span>            :                 RREG32(CP_STAT));
<span class="lineNum">    3900 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_00D034_DMA_STATUS_REG   = 0x%08X\n&quot;,
<span class="lineNum">    3901 </span>            :                 RREG32(DMA_STATUS_REG));
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    3903 </span>            :                 dev_info(rdev-&gt;dev, &quot;  R_00D834_DMA_STATUS_REG   = 0x%08X\n&quot;,
<span class="lineNum">    3904 </span>            :                          RREG32(DMA_STATUS_REG + 0x800));
<span class="lineNum">    3905 </span>            :         }
<a name="3906"><span class="lineNum">    3906 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3907 </span>            : 
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 : bool evergreen_is_display_hung(struct radeon_device *rdev)</span>
<span class="lineNum">    3909 </span>            : {
<span class="lineNum">    3910 </span>            :         u32 crtc_hung = 0;
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :         u32 crtc_status[6];</span>
<span class="lineNum">    3912 </span>            :         u32 i, j, tmp;
<span class="lineNum">    3913 </span>            : 
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                 if (RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]) &amp; EVERGREEN_CRTC_MASTER_EN) {</span>
<span class="lineNum">    3916 </span><span class="lineNoCov">          0 :                         crtc_status[i] = RREG32(EVERGREEN_CRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span>
<span class="lineNum">    3917 </span><span class="lineNoCov">          0 :                         crtc_hung |= (1 &lt;&lt; i);</span>
<span class="lineNum">    3918 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3919 </span>            :         }
<span class="lineNum">    3920 </span>            : 
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; 10; j++) {</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                         if (crtc_hung &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(EVERGREEN_CRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span>
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :                                 if (tmp != crtc_status[i])</span>
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                                         crtc_hung &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    3927 </span>            :                         }
<span class="lineNum">    3928 </span>            :                 }
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                 if (crtc_hung == 0)</span>
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    3931 </span><span class="lineNoCov">          0 :                 udelay(100);</span>
<span class="lineNum">    3932 </span>            :         }
<span class="lineNum">    3933 </span>            : 
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="3935"><span class="lineNum">    3935 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3936 </span>            : 
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 : u32 evergreen_gpu_check_soft_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    3938 </span>            : {
<span class="lineNum">    3939 </span>            :         u32 reset_mask = 0;
<span class="lineNum">    3940 </span>            :         u32 tmp;
<span class="lineNum">    3941 </span>            : 
<span class="lineNum">    3942 </span>            :         /* GRBM_STATUS */
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :         tmp = RREG32(GRBM_STATUS);</span>
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :         if (tmp &amp; (PA_BUSY | SC_BUSY |</span>
<span class="lineNum">    3945 </span>            :                    SH_BUSY | SX_BUSY |
<span class="lineNum">    3946 </span>            :                    TA_BUSY | VGT_BUSY |
<span class="lineNum">    3947 </span>            :                    DB_BUSY | CB_BUSY |
<span class="lineNum">    3948 </span>            :                    SPI_BUSY | VGT_BUSY_NO_DMA))
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GFX;</span>
<span class="lineNum">    3950 </span>            : 
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         if (tmp &amp; (CF_RQ_PENDING | PF_RQ_PENDING |</span>
<span class="lineNum">    3952 </span>            :                    CP_BUSY | CP_COHERENCY_BUSY))
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_CP;</span>
<span class="lineNum">    3954 </span>            : 
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :         if (tmp &amp; GRBM_EE_BUSY)</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM | RADEON_RESET_GFX | RADEON_RESET_CP;</span>
<span class="lineNum">    3957 </span>            : 
<span class="lineNum">    3958 </span>            :         /* DMA_STATUS_REG */
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_STATUS_REG);</span>
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; DMA_IDLE))</span>
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA;</span>
<span class="lineNum">    3962 </span>            : 
<span class="lineNum">    3963 </span>            :         /* SRBM_STATUS2 */
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         tmp = RREG32(SRBM_STATUS2);</span>
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         if (tmp &amp; DMA_BUSY)</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA;</span>
<span class="lineNum">    3967 </span>            : 
<span class="lineNum">    3968 </span>            :         /* SRBM_STATUS */
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :         tmp = RREG32(SRBM_STATUS);</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :         if (tmp &amp; (RLC_RQ_PENDING | RLC_BUSY))</span>
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_RLC;</span>
<span class="lineNum">    3972 </span>            : 
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :         if (tmp &amp; IH_BUSY)</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_IH;</span>
<span class="lineNum">    3975 </span>            : 
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :         if (tmp &amp; SEM_BUSY)</span>
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_SEM;</span>
<span class="lineNum">    3978 </span>            : 
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :         if (tmp &amp; GRBM_RQ_PENDING)</span>
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM;</span>
<span class="lineNum">    3981 </span>            : 
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :         if (tmp &amp; VMC_BUSY)</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_VMC;</span>
<span class="lineNum">    3984 </span>            : 
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :         if (tmp &amp; (MCB_BUSY | MCB_NON_DISPLAY_BUSY |</span>
<span class="lineNum">    3986 </span>            :                    MCC_BUSY | MCD_BUSY))
<span class="lineNum">    3987 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_MC;</span>
<span class="lineNum">    3988 </span>            : 
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :         if (evergreen_is_display_hung(rdev))</span>
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DISPLAY;</span>
<span class="lineNum">    3991 </span>            : 
<span class="lineNum">    3992 </span>            :         /* VM_L2_STATUS */
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         tmp = RREG32(VM_L2_STATUS);</span>
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :         if (tmp &amp; L2_BUSY)</span>
<span class="lineNum">    3995 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_VMC;</span>
<span class="lineNum">    3996 </span>            : 
<span class="lineNum">    3997 </span>            :         /* Skip MC reset as it's mostly likely not hung, just busy */
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_MC) {</span>
<span class="lineNum">    3999 </span>            :                 DRM_DEBUG(&quot;MC busy: 0x%08X, clearing.\n&quot;, reset_mask);
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :                 reset_mask &amp;= ~RADEON_RESET_MC;</span>
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4002 </span>            : 
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :         return reset_mask;</span>
<a name="4004"><span class="lineNum">    4004 </span>            : }</a>
<span class="lineNum">    4005 </span>            : 
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 : static void evergreen_gpu_soft_reset(struct radeon_device *rdev, u32 reset_mask)</span>
<span class="lineNum">    4007 </span>            : {
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :         struct evergreen_mc_save save;</span>
<span class="lineNum">    4009 </span>            :         u32 grbm_soft_reset = 0, srbm_soft_reset = 0;
<span class="lineNum">    4010 </span>            :         u32 tmp;
<span class="lineNum">    4011 </span>            : 
<span class="lineNum">    4012 </span><span class="lineNoCov">          0 :         if (reset_mask == 0)</span>
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4014 </span>            : 
<span class="lineNum">    4015 </span>            :         dev_info(rdev-&gt;dev, &quot;GPU softreset: 0x%08X\n&quot;, reset_mask);
<span class="lineNum">    4016 </span>            : 
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         evergreen_print_gpu_status_regs(rdev);</span>
<span class="lineNum">    4018 </span>            : 
<span class="lineNum">    4019 </span>            :         /* Disable CP parsing/prefetching */
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT);</span>
<span class="lineNum">    4021 </span>            : 
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA) {</span>
<span class="lineNum">    4023 </span>            :                 /* Disable DMA */
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DMA_RB_CNTL);</span>
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL, tmp);</span>
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4028 </span>            : 
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    4030 </span>            : 
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :         evergreen_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 :         if (evergreen_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4035 </span>            : 
<span class="lineNum">    4036 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; (RADEON_RESET_GFX | RADEON_RESET_COMPUTE)) {</span>
<span class="lineNum">    4037 </span>            :                 grbm_soft_reset |= SOFT_RESET_DB |
<span class="lineNum">    4038 </span>            :                         SOFT_RESET_CB |
<span class="lineNum">    4039 </span>            :                         SOFT_RESET_PA |
<span class="lineNum">    4040 </span>            :                         SOFT_RESET_SC |
<span class="lineNum">    4041 </span>            :                         SOFT_RESET_SPI |
<span class="lineNum">    4042 </span>            :                         SOFT_RESET_SX |
<span class="lineNum">    4043 </span>            :                         SOFT_RESET_SH |
<span class="lineNum">    4044 </span>            :                         SOFT_RESET_TC |
<span class="lineNum">    4045 </span>            :                         SOFT_RESET_TA |
<span class="lineNum">    4046 </span>            :                         SOFT_RESET_VC |
<span class="lineNum">    4047 </span>            :                         SOFT_RESET_VGT;
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4049 </span>            : 
<span class="lineNum">    4050 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_CP) {</span>
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :                 grbm_soft_reset |= SOFT_RESET_CP |</span>
<span class="lineNum">    4052 </span>            :                         SOFT_RESET_VGT;
<span class="lineNum">    4053 </span>            : 
<span class="lineNum">    4054 </span>            :                 srbm_soft_reset |= SOFT_RESET_GRBM;
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4056 </span>            : 
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA)</span>
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_DMA;</span>
<span class="lineNum">    4059 </span>            : 
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DISPLAY)</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_DC;</span>
<span class="lineNum">    4062 </span>            : 
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_RLC)</span>
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_RLC;</span>
<span class="lineNum">    4065 </span>            : 
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_SEM)</span>
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_SEM;</span>
<span class="lineNum">    4068 </span>            : 
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_IH)</span>
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_IH;</span>
<span class="lineNum">    4071 </span>            : 
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_GRBM)</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_GRBM;</span>
<span class="lineNum">    4074 </span>            : 
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_VMC)</span>
<span class="lineNum">    4076 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_VMC;</span>
<span class="lineNum">    4077 </span>            : 
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                 if (reset_mask &amp; RADEON_RESET_MC)</span>
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :                         srbm_soft_reset |= SOFT_RESET_MC;</span>
<span class="lineNum">    4081 </span>            :         }
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         if (grbm_soft_reset) {</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :                 tmp |= grbm_soft_reset;</span>
<span class="lineNum">    4086 </span>            :                 dev_info(rdev-&gt;dev, &quot;GRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    4089 </span>            : 
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    4091 </span>            : 
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~grbm_soft_reset;</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4096 </span>            : 
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :         if (srbm_soft_reset) {</span>
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 :                 tmp |= srbm_soft_reset;</span>
<span class="lineNum">    4100 </span>            :                 dev_info(rdev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    4103 </span>            : 
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    4105 </span>            : 
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~srbm_soft_reset;</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4110 </span>            : 
<span class="lineNum">    4111 </span>            :         /* Wait a little for things to settle down */
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    4113 </span>            : 
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :         evergreen_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    4116 </span>            : 
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :         evergreen_print_gpu_status_regs(rdev);</span>
<a name="4118"><span class="lineNum">    4118 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4119 </span>            : 
<span class="lineNum">    4120 </span><span class="lineNoCov">          0 : void evergreen_gpu_pci_config_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    4121 </span>            : {
<span class="lineNum">    4122 </span><span class="lineNoCov">          0 :         struct evergreen_mc_save save;</span>
<span class="lineNum">    4123 </span>            :         u32 tmp, i;
<span class="lineNum">    4124 </span>            : 
<span class="lineNum">    4125 </span>            :         dev_info(rdev-&gt;dev, &quot;GPU pci config reset\n&quot;);
<span class="lineNum">    4126 </span>            : 
<span class="lineNum">    4127 </span>            :         /* disable dpm? */
<span class="lineNum">    4128 </span>            : 
<span class="lineNum">    4129 </span>            :         /* Disable CP parsing/prefetching */
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT);</span>
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    4132 </span>            :         /* Disable DMA */
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_RB_CNTL);</span>
<span class="lineNum">    4134 </span><span class="lineNoCov">          0 :         tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :         WREG32(DMA_RB_CNTL, tmp);</span>
<span class="lineNum">    4136 </span>            :         /* XXX other engines? */
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span>            :         /* halt the rlc */
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :         r600_rlc_stop(rdev);</span>
<span class="lineNum">    4140 </span>            : 
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    4142 </span>            : 
<span class="lineNum">    4143 </span>            :         /* set mclk/sclk to bypass */
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         rv770_set_clk_bypass_mode(rdev);</span>
<span class="lineNum">    4145 </span>            :         /* disable BM */
<span class="lineNum">    4146 </span>            :         pci_clear_master(rdev-&gt;pdev);
<span class="lineNum">    4147 </span>            :         /* disable mem access */
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :         evergreen_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    4149 </span><span class="lineNoCov">          0 :         if (evergreen_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timed out !\n&quot;);</span>
<span class="lineNum">    4151 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4152 </span>            :         /* reset */
<span class="lineNum">    4153 </span><span class="lineNoCov">          0 :         radeon_pci_config_reset(rdev);</span>
<span class="lineNum">    4154 </span>            :         /* wait for asic to come out of reset */
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :                 if (RREG32(CONFIG_MEMSIZE) != 0xffffffff)</span>
<span class="lineNum">    4157 </span>            :                         break;
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    4159 </span>            :         }
<a name="4160"><span class="lineNum">    4160 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4161 </span>            : 
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 : int evergreen_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    4163 </span>            : {
<span class="lineNum">    4164 </span>            :         u32 reset_mask;
<span class="lineNum">    4165 </span>            : 
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :         reset_mask = evergreen_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    4167 </span>            : 
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :         if (reset_mask)</span>
<span class="lineNum">    4169 </span><span class="lineNoCov">          0 :                 r600_set_bios_scratch_engine_hung(rdev, true);</span>
<span class="lineNum">    4170 </span>            : 
<span class="lineNum">    4171 </span>            :         /* try soft reset */
<span class="lineNum">    4172 </span><span class="lineNoCov">          0 :         evergreen_gpu_soft_reset(rdev, reset_mask);</span>
<span class="lineNum">    4173 </span>            : 
<span class="lineNum">    4174 </span><span class="lineNoCov">          0 :         reset_mask = evergreen_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    4175 </span>            : 
<span class="lineNum">    4176 </span>            :         /* try pci config reset */
<span class="lineNum">    4177 </span><span class="lineNoCov">          0 :         if (reset_mask &amp;&amp; radeon_hard_reset)</span>
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 :                 evergreen_gpu_pci_config_reset(rdev);</span>
<span class="lineNum">    4179 </span>            : 
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :         reset_mask = evergreen_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    4181 </span>            : 
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :         if (!reset_mask)</span>
<span class="lineNum">    4183 </span><span class="lineNoCov">          0 :                 r600_set_bios_scratch_engine_hung(rdev, false);</span>
<span class="lineNum">    4184 </span>            : 
<span class="lineNum">    4185 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4186 </span>            : }
<span class="lineNum">    4187 </span>            : 
<span class="lineNum">    4188 </span>            : /**
<span class="lineNum">    4189 </span>            :  * evergreen_gfx_is_lockup - Check if the GFX engine is locked up
<span class="lineNum">    4190 </span>            :  *
<span class="lineNum">    4191 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    4192 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">    4193 </span>            :  *
<span class="lineNum">    4194 </span>            :  * Check if the GFX engine is locked up.
<a name="4195"><span class="lineNum">    4195 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">    4196 </span>            :  */
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 : bool evergreen_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    4198 </span>            : {
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         u32 reset_mask = evergreen_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    4200 </span>            : 
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; (RADEON_RESET_GFX |</span>
<span class="lineNum">    4202 </span>            :                             RADEON_RESET_COMPUTE |
<span class="lineNum">    4203 </span>            :                             RADEON_RESET_CP))) {
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">    4205 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    4206 </span>            :         }
<span class="lineNum">    4207 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">    4208 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4209 </span>            : 
<span class="lineNum">    4210 </span>            : /*
<span class="lineNum">    4211 </span>            :  * RLC
<span class="lineNum">    4212 </span>            :  */
<span class="lineNum">    4213 </span>            : #define RLC_SAVE_RESTORE_LIST_END_MARKER    0x00000000
<a name="4214"><span class="lineNum">    4214 </span>            : #define RLC_CLEAR_STATE_END_MARKER          0x00000001</a>
<span class="lineNum">    4215 </span>            : 
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 : void sumo_rlc_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    4217 </span>            : {
<span class="lineNum">    4218 </span>            :         int r;
<span class="lineNum">    4219 </span>            : 
<span class="lineNum">    4220 </span>            :         /* save restore block */
<span class="lineNum">    4221 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc.save_restore_obj) {</span>
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.save_restore_obj, false);</span>
<span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    4224 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) reserve RLC sr bo failed\n&quot;, r);</span>
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4227 </span>            : 
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :                 radeon_bo_unref(&amp;rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.save_restore_obj = NULL;</span>
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4231 </span>            : 
<span class="lineNum">    4232 </span>            :         /* clear state block */
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc.clear_state_obj) {</span>
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.clear_state_obj, false);</span>
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) reserve RLC c bo failed\n&quot;, r);</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4239 </span>            : 
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :                 radeon_bo_unref(&amp;rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.clear_state_obj = NULL;</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4243 </span>            : 
<span class="lineNum">    4244 </span>            :         /* clear state block */
<span class="lineNum">    4245 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc.cp_table_obj) {</span>
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.cp_table_obj, false);</span>
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) reserve RLC cp table bo failed\n&quot;, r);</span>
<span class="lineNum">    4249 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4251 </span>            : 
<span class="lineNum">    4252 </span><span class="lineNoCov">          0 :                 radeon_bo_unref(&amp;rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.cp_table_obj = NULL;</span>
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4255 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4256 </span>            : 
<a name="4257"><span class="lineNum">    4257 </span>            : #define CP_ME_TABLE_SIZE    96</a>
<span class="lineNum">    4258 </span>            : 
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 : int sumo_rlc_init(struct radeon_device *rdev)</span>
<span class="lineNum">    4260 </span>            : {
<span class="lineNum">    4261 </span>            :         const u32 *src_ptr;
<span class="lineNum">    4262 </span>            :         volatile u32 *dst_ptr;
<span class="lineNum">    4263 </span>            :         u32 dws, data, i, j, k, reg_num;
<span class="lineNum">    4264 </span>            :         u32 reg_list_num, reg_list_hdr_blk_index, reg_list_blk_index = 0;
<span class="lineNum">    4265 </span>            :         u64 reg_list_mc_addr;
<span class="lineNum">    4266 </span>            :         const struct cs_section_def *cs_data;
<span class="lineNum">    4267 </span>            :         int r;
<span class="lineNum">    4268 </span>            : 
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :         src_ptr = rdev-&gt;rlc.reg_list;</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :         dws = rdev-&gt;rlc.reg_list_size;</span>
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :                 dws += (5 * 16) + 48 + 48 + 64;</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :         cs_data = rdev-&gt;rlc.cs_data;</span>
<span class="lineNum">    4275 </span>            : 
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :         if (src_ptr) {</span>
<span class="lineNum">    4277 </span>            :                 /* save restore block */
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;rlc.save_restore_obj == NULL) {</span>
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :                         r = radeon_bo_create(rdev, dws * 4, PAGE_SIZE, true,</span>
<span class="lineNum">    4280 </span>            :                                              RADEON_GEM_DOMAIN_VRAM, 0, NULL,
<span class="lineNum">    4281 </span>            :                                              NULL, &amp;rdev-&gt;rlc.save_restore_obj);
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;(%d) create RLC sr bo failed\n&quot;, r);</span>
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    4285 </span>            :                         }
<span class="lineNum">    4286 </span>            :                 }
<span class="lineNum">    4287 </span>            : 
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.save_restore_obj, false);</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span>
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4292 </span>            :                 }
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rdev-&gt;rlc.save_restore_obj, RADEON_GEM_DOMAIN_VRAM,</span>
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :                                   &amp;rdev-&gt;rlc.save_restore_gpu_addr);</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) pin RLC sr bo failed\n&quot;, r);</span>
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4299 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4300 </span>            :                 }
<span class="lineNum">    4301 </span>            : 
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 :                 r = radeon_bo_kmap(rdev-&gt;rlc.save_restore_obj, (void **)&amp;rdev-&gt;rlc.sr_ptr);</span>
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) map RLC sr bo failed\n&quot;, r);</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4307 </span>            :                 }
<span class="lineNum">    4308 </span>            :                 /* write the sr buffer */
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :                 dst_ptr = rdev-&gt;rlc.sr_ptr;</span>
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_TAHITI) {</span>
<span class="lineNum">    4311 </span>            :                         /* SI */
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; rdev-&gt;rlc.reg_list_size; i++)</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :                                 dst_ptr[i] = cpu_to_le32(src_ptr[i]);</span>
<span class="lineNum">    4314 </span>            :                 } else {
<span class="lineNum">    4315 </span>            :                         /* ON/LN/TN */
<span class="lineNum">    4316 </span>            :                         /* format:
<span class="lineNum">    4317 </span>            :                          * dw0: (reg2 &lt;&lt; 16) | reg1
<span class="lineNum">    4318 </span>            :                          * dw1: reg1 save space
<span class="lineNum">    4319 </span>            :                          * dw2: reg2 save space
<span class="lineNum">    4320 </span>            :                          */
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; dws; i++) {</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :                                 data = src_ptr[i] &gt;&gt; 2;</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :                                 i++;</span>
<span class="lineNum">    4324 </span><span class="lineNoCov">          0 :                                 if (i &lt; dws)</span>
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :                                         data |= (src_ptr[i] &gt;&gt; 2) &lt;&lt; 16;</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                                 j = (((i - 1) * 3) / 2);</span>
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :                                 dst_ptr[j] = cpu_to_le32(data);</span>
<span class="lineNum">    4328 </span>            :                         }
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :                         j = ((i * 3) / 2);</span>
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :                         dst_ptr[j] = cpu_to_le32(RLC_SAVE_RESTORE_LIST_END_MARKER);</span>
<span class="lineNum">    4331 </span>            :                 }
<span class="lineNum">    4332 </span><span class="lineNoCov">          0 :                 radeon_bo_kunmap(rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.save_restore_obj);</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4335 </span>            : 
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :         if (cs_data) {</span>
<span class="lineNum">    4337 </span>            :                 /* clear state block */
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :                         rdev-&gt;rlc.clear_state_size = dws = cik_get_csb_size(rdev);</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                 } else if (rdev-&gt;family &gt;= CHIP_TAHITI) {</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                         rdev-&gt;rlc.clear_state_size = si_get_csb_size(rdev);</span>
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :                         dws = rdev-&gt;rlc.clear_state_size + (256 / 4);</span>
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4344 </span>            :                         reg_list_num = 0;
<span class="lineNum">    4345 </span>            :                         dws = 0;
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :                         for (i = 0; cs_data[i].section != NULL; i++) {</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :                                 for (j = 0; cs_data[i].section[j].extent != NULL; j++) {</span>
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :                                         reg_list_num++;</span>
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :                                         dws += cs_data[i].section[j].reg_count;</span>
<span class="lineNum">    4350 </span>            :                                 }
<span class="lineNum">    4351 </span>            :                         }
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :                         reg_list_blk_index = (3 * reg_list_num + 2);</span>
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :                         dws += reg_list_blk_index;</span>
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :                         rdev-&gt;rlc.clear_state_size = dws;</span>
<span class="lineNum">    4355 </span>            :                 }
<span class="lineNum">    4356 </span>            : 
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;rlc.clear_state_obj == NULL) {</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :                         r = radeon_bo_create(rdev, dws * 4, PAGE_SIZE, true,</span>
<span class="lineNum">    4359 </span>            :                                              RADEON_GEM_DOMAIN_VRAM, 0, NULL,
<span class="lineNum">    4360 </span>            :                                              NULL, &amp;rdev-&gt;rlc.clear_state_obj);
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;(%d) create RLC c bo failed\n&quot;, r);</span>
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :                                 sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    4365 </span>            :                         }
<span class="lineNum">    4366 </span>            :                 }
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.clear_state_obj, false);</span>
<span class="lineNum">    4368 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span>
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4371 </span>            :                 }
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rdev-&gt;rlc.clear_state_obj, RADEON_GEM_DOMAIN_VRAM,</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :                                   &amp;rdev-&gt;rlc.clear_state_gpu_addr);</span>
<span class="lineNum">    4374 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) pin RLC c bo failed\n&quot;, r);</span>
<span class="lineNum">    4377 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4379 </span>            :                 }
<span class="lineNum">    4380 </span>            : 
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :                 r = radeon_bo_kmap(rdev-&gt;rlc.clear_state_obj, (void **)&amp;rdev-&gt;rlc.cs_ptr);</span>
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) map RLC c bo failed\n&quot;, r);</span>
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4386 </span>            :                 }
<span class="lineNum">    4387 </span>            :                 /* set up the cs buffer */
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :                 dst_ptr = rdev-&gt;rlc.cs_ptr;</span>
<span class="lineNum">    4389 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :                         cik_get_csb_buffer(rdev, dst_ptr);</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :                 } else if (rdev-&gt;family &gt;= CHIP_TAHITI) {</span>
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :                         reg_list_mc_addr = rdev-&gt;rlc.clear_state_gpu_addr + 256;</span>
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :                         dst_ptr[0] = cpu_to_le32(upper_32_bits(reg_list_mc_addr));</span>
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :                         dst_ptr[1] = cpu_to_le32(lower_32_bits(reg_list_mc_addr));</span>
<span class="lineNum">    4395 </span><span class="lineNoCov">          0 :                         dst_ptr[2] = cpu_to_le32(rdev-&gt;rlc.clear_state_size);</span>
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :                         si_get_csb_buffer(rdev, &amp;dst_ptr[(256/4)]);</span>
<span class="lineNum">    4397 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4398 </span>            :                         reg_list_hdr_blk_index = 0;
<span class="lineNum">    4399 </span><span class="lineNoCov">          0 :                         reg_list_mc_addr = rdev-&gt;rlc.clear_state_gpu_addr + (reg_list_blk_index * 4);</span>
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :                         data = upper_32_bits(reg_list_mc_addr);</span>
<span class="lineNum">    4401 </span><span class="lineNoCov">          0 :                         dst_ptr[reg_list_hdr_blk_index] = cpu_to_le32(data);</span>
<span class="lineNum">    4402 </span>            :                         reg_list_hdr_blk_index++;
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 :                         for (i = 0; cs_data[i].section != NULL; i++) {</span>
<span class="lineNum">    4404 </span><span class="lineNoCov">          0 :                                 for (j = 0; cs_data[i].section[j].extent != NULL; j++) {</span>
<span class="lineNum">    4405 </span><span class="lineNoCov">          0 :                                         reg_num = cs_data[i].section[j].reg_count;</span>
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :                                         data = reg_list_mc_addr &amp; 0xffffffff;</span>
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :                                         dst_ptr[reg_list_hdr_blk_index] = cpu_to_le32(data);</span>
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :                                         reg_list_hdr_blk_index++;</span>
<span class="lineNum">    4409 </span>            : 
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :                                         data = (cs_data[i].section[j].reg_index * 4) &amp; 0xffffffff;</span>
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :                                         dst_ptr[reg_list_hdr_blk_index] = cpu_to_le32(data);</span>
<span class="lineNum">    4412 </span><span class="lineNoCov">          0 :                                         reg_list_hdr_blk_index++;</span>
<span class="lineNum">    4413 </span>            : 
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :                                         data = 0x08000000 | (reg_num * 4);</span>
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                                         dst_ptr[reg_list_hdr_blk_index] = cpu_to_le32(data);</span>
<span class="lineNum">    4416 </span><span class="lineNoCov">          0 :                                         reg_list_hdr_blk_index++;</span>
<span class="lineNum">    4417 </span>            : 
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :                                         for (k = 0; k &lt; reg_num; k++) {</span>
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :                                                 data = cs_data[i].section[j].extent[k];</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :                                                 dst_ptr[reg_list_blk_index + k] = cpu_to_le32(data);</span>
<span class="lineNum">    4421 </span>            :                                         }
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 :                                         reg_list_mc_addr += reg_num * 4;</span>
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :                                         reg_list_blk_index += reg_num;</span>
<span class="lineNum">    4424 </span>            :                                 }
<span class="lineNum">    4425 </span>            :                         }
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :                         dst_ptr[reg_list_hdr_blk_index] = cpu_to_le32(RLC_CLEAR_STATE_END_MARKER);</span>
<span class="lineNum">    4427 </span>            :                 }
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :                 radeon_bo_kunmap(rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.clear_state_obj);</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4431 </span>            : 
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc.cp_table_size) {</span>
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;rlc.cp_table_obj == NULL) {</span>
<span class="lineNum">    4434 </span><span class="lineNoCov">          0 :                         r = radeon_bo_create(rdev, rdev-&gt;rlc.cp_table_size,</span>
<span class="lineNum">    4435 </span>            :                                              PAGE_SIZE, true,
<span class="lineNum">    4436 </span>            :                                              RADEON_GEM_DOMAIN_VRAM, 0, NULL,
<span class="lineNum">    4437 </span>            :                                              NULL, &amp;rdev-&gt;rlc.cp_table_obj);
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;(%d) create RLC cp table bo failed\n&quot;, r);</span>
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :                                 sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4441 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    4442 </span>            :                         }
<span class="lineNum">    4443 </span>            :                 }
<span class="lineNum">    4444 </span>            : 
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;rlc.cp_table_obj, false);</span>
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span>
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) reserve RLC cp table bo failed\n&quot;, r);</span>
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4450 </span>            :                 }
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rdev-&gt;rlc.cp_table_obj, RADEON_GEM_DOMAIN_VRAM,</span>
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :                                   &amp;rdev-&gt;rlc.cp_table_gpu_addr);</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) pin RLC cp_table bo failed\n&quot;, r);</span>
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4458 </span>            :                 }
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :                 r = radeon_bo_kmap(rdev-&gt;rlc.cp_table_obj, (void **)&amp;rdev-&gt;rlc.cp_table_ptr);</span>
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :                         dev_warn(rdev-&gt;dev, &quot;(%d) map RLC cp table bo failed\n&quot;, r);</span>
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    4463 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4464 </span>            :                 }
<span class="lineNum">    4465 </span>            : 
<span class="lineNum">    4466 </span><span class="lineNoCov">          0 :                 cik_init_cp_pg_table(rdev);</span>
<span class="lineNum">    4467 </span>            : 
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :                 radeon_bo_kunmap(rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;rlc.cp_table_obj);</span>
<span class="lineNum">    4470 </span>            : 
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4472 </span>            : 
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4474"><span class="lineNum">    4474 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4475 </span>            : 
<span class="lineNum">    4476 </span><span class="lineNoCov">          0 : static void evergreen_rlc_start(struct radeon_device *rdev)</span>
<span class="lineNum">    4477 </span>            : {
<span class="lineNum">    4478 </span>            :         u32 mask = RLC_ENABLE;
<span class="lineNum">    4479 </span>            : 
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    4481 </span>            :                 mask |= GFX_POWER_GATING_ENABLE | GFX_POWER_GATING_SRC;
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4483 </span>            : 
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :         WREG32(RLC_CNTL, mask);</span>
<a name="4485"><span class="lineNum">    4485 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4486 </span>            : 
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 : int evergreen_rlc_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    4488 </span>            : {
<span class="lineNum">    4489 </span>            :         u32 i;
<span class="lineNum">    4490 </span>            :         const __be32 *fw_data;
<span class="lineNum">    4491 </span>            : 
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;rlc_fw)</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4494 </span>            : 
<span class="lineNum">    4495 </span><span class="lineNoCov">          0 :         r600_rlc_stop(rdev);</span>
<span class="lineNum">    4496 </span>            : 
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_CNTL, 0);</span>
<span class="lineNum">    4498 </span>            : 
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family == CHIP_ARUBA) {</span>
<span class="lineNum">    4501 </span>            :                         u32 always_on_bitmap =
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :                                 3 | (3 &lt;&lt; (16 * rdev-&gt;config.cayman.max_shader_engines));</span>
<span class="lineNum">    4503 </span>            :                         /* find out the number of active simds */
<span class="lineNum">    4504 </span><span class="lineNoCov">          0 :                         u32 tmp = (RREG32(CC_GC_SHADER_PIPE_CONFIG) &amp; 0xffff0000) &gt;&gt; 16;</span>
<span class="lineNum">    4505 </span><span class="lineNoCov">          0 :                         tmp |= 0xffffffff &lt;&lt; rdev-&gt;config.cayman.max_simds_per_se;</span>
<span class="lineNum">    4506 </span><span class="lineNoCov">          0 :                         tmp = hweight32(~tmp);</span>
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 :                         if (tmp == rdev-&gt;config.cayman.max_simds_per_se) {</span>
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                                 WREG32(TN_RLC_LB_ALWAYS_ACTIVE_SIMD_MASK, always_on_bitmap);</span>
<span class="lineNum">    4509 </span><span class="lineNoCov">          0 :                                 WREG32(TN_RLC_LB_PARAMS, 0x00601004);</span>
<span class="lineNum">    4510 </span><span class="lineNoCov">          0 :                                 WREG32(TN_RLC_LB_INIT_SIMD_MASK, 0xffffffff);</span>
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 :                                 WREG32(TN_RLC_LB_CNTR_INIT, 0x00000000);</span>
<span class="lineNum">    4512 </span><span class="lineNoCov">          0 :                                 WREG32(TN_RLC_LB_CNTR_MAX, 0x00002000);</span>
<span class="lineNum">    4513 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :                         WREG32(RLC_HB_WPTR_LSB_ADDR, 0);</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :                         WREG32(RLC_HB_WPTR_MSB_ADDR, 0);</span>
<span class="lineNum">    4517 </span>            :                 }
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :                 WREG32(TN_RLC_SAVE_AND_RESTORE_BASE, rdev-&gt;rlc.save_restore_gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :                 WREG32(TN_RLC_CLEAR_STATE_RESTORE_BASE, rdev-&gt;rlc.clear_state_gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    4520 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :                 WREG32(RLC_HB_BASE, 0);</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :                 WREG32(RLC_HB_RPTR, 0);</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :                 WREG32(RLC_HB_WPTR, 0);</span>
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 :                 WREG32(RLC_HB_WPTR_LSB_ADDR, 0);</span>
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 :                 WREG32(RLC_HB_WPTR_MSB_ADDR, 0);</span>
<span class="lineNum">    4526 </span>            :         }
<span class="lineNum">    4527 </span><span class="lineNoCov">          0 :         WREG32(RLC_MC_CNTL, 0);</span>
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         WREG32(RLC_UCODE_CNTL, 0);</span>
<span class="lineNum">    4529 </span>            : 
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;rlc_fw-&gt;data;</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_ARUBA) {</span>
<span class="lineNum">    4532 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARUBA_RLC_UCODE_SIZE; i++) {</span>
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_ADDR, i);</span>
<span class="lineNum">    4534 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    4535 </span>            :                 }
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; CAYMAN_RLC_UCODE_SIZE; i++) {</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_ADDR, i);</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    4540 </span>            :                 }
<span class="lineNum">    4541 </span>            :         } else {
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; EVERGREEN_RLC_UCODE_SIZE; i++) {</span>
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_ADDR, i);</span>
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    4545 </span>            :                 }
<span class="lineNum">    4546 </span>            :         }
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :         WREG32(RLC_UCODE_ADDR, 0);</span>
<span class="lineNum">    4548 </span>            : 
<span class="lineNum">    4549 </span><span class="lineNoCov">          0 :         evergreen_rlc_start(rdev);</span>
<span class="lineNum">    4550 </span>            : 
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4553 </span>            : 
<a name="4554"><span class="lineNum">    4554 </span>            : /* Interrupts */</a>
<span class="lineNum">    4555 </span>            : 
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 : u32 evergreen_get_vblank_counter(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">    4557 </span>            : {
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :         if (crtc &gt;= rdev-&gt;num_crtc)</span>
<span class="lineNum">    4559 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4560 </span>            :         else
<span class="lineNum">    4561 </span><span class="lineNoCov">          0 :                 return RREG32(CRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);</span>
<a name="4562"><span class="lineNum">    4562 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4563 </span>            : 
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 : void evergreen_disable_interrupt_state(struct radeon_device *rdev)</span>
<span class="lineNum">    4565 </span>            : {
<span class="lineNum">    4566 </span>            :         u32 tmp;
<span class="lineNum">    4567 </span>            : 
<span class="lineNum">    4568 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 0,</span>
<span class="lineNum">    4570 </span>            :                                          CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE);
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 1, 0);</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 2, 0);</span>
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :                 tmp = RREG32(CAYMAN_DMA1_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 :                 WREG32(CAYMAN_DMA1_CNTL, tmp);</span>
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    4576 </span><span class="lineNoCov">          0 :                 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE);</span>
<span class="lineNum">    4577 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    4578 </span><span class="lineNoCov">          0 :         WREG32(DMA_CNTL, tmp);</span>
<span class="lineNum">    4579 </span><span class="lineNoCov">          0 :         WREG32(GRBM_INT_CNTL, 0);</span>
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :         WREG32(SRBM_INT_CNTL, 0);</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :         WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4582 </span><span class="lineNoCov">          0 :         WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4583 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4589 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4590 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4591 </span>            : 
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 :         WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4593 </span><span class="lineNoCov">          0 :         WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, 0);</span>
<span class="lineNum">    4601 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4602 </span>            : 
<span class="lineNum">    4603 </span>            :         /* only one DAC on DCE5 */
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :                 WREG32(DACA_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    4606 </span><span class="lineNoCov">          0 :         WREG32(DACB_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    4607 </span>            : 
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD1_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4609 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD2_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD3_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD4_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4615 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD5_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :         tmp = RREG32(DC_HPD6_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    4620 </span>            : 
<a name="4621"><span class="lineNum">    4621 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4622 </span>            : 
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 : int evergreen_irq_set(struct radeon_device *rdev)</span>
<span class="lineNum">    4624 </span>            : {
<span class="lineNum">    4625 </span>            :         u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE;
<span class="lineNum">    4626 </span>            :         u32 cp_int_cntl1 = 0, cp_int_cntl2 = 0;
<span class="lineNum">    4627 </span>            :         u32 crtc1 = 0, crtc2 = 0, crtc3 = 0, crtc4 = 0, crtc5 = 0, crtc6 = 0;
<span class="lineNum">    4628 </span>            :         u32 hpd1, hpd2, hpd3, hpd4, hpd5, hpd6;
<span class="lineNum">    4629 </span>            :         u32 grbm_int_cntl = 0;
<span class="lineNum">    4630 </span>            :         u32 afmt1 = 0, afmt2 = 0, afmt3 = 0, afmt4 = 0, afmt5 = 0, afmt6 = 0;
<span class="lineNum">    4631 </span>            :         u32 dma_cntl, dma_cntl1 = 0;
<span class="lineNum">    4632 </span>            :         u32 thermal_int = 0;
<span class="lineNum">    4633 </span>            : 
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Can't enable IRQ/MSI because no handler is installed\n&quot;);</span>
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4637 </span>            :         }
<span class="lineNum">    4638 </span>            :         /* don't enable anything if the ih is disabled */
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;ih.enabled) {</span>
<span class="lineNum">    4640 </span><span class="lineNoCov">          0 :                 r600_disable_interrupts(rdev);</span>
<span class="lineNum">    4641 </span>            :                 /* force the active interrupt state to all disabled */
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :                 evergreen_disable_interrupt_state(rdev);</span>
<span class="lineNum">    4643 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4644 </span>            :         }
<span class="lineNum">    4645 </span>            : 
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :         hpd1 = RREG32(DC_HPD1_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 :         hpd2 = RREG32(DC_HPD2_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4648 </span><span class="lineNoCov">          0 :         hpd3 = RREG32(DC_HPD3_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4649 </span><span class="lineNoCov">          0 :         hpd4 = RREG32(DC_HPD4_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4650 </span><span class="lineNoCov">          0 :         hpd5 = RREG32(DC_HPD5_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4651 </span><span class="lineNoCov">          0 :         hpd6 = RREG32(DC_HPD6_INT_CONTROL) &amp; ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN);</span>
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA)</span>
<span class="lineNum">    4653 </span><span class="lineNoCov">          0 :                 thermal_int = RREG32(TN_CG_THERMAL_INT_CTRL) &amp;</span>
<span class="lineNum">    4654 </span>            :                         ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
<span class="lineNum">    4655 </span>            :         else
<span class="lineNum">    4656 </span><span class="lineNoCov">          0 :                 thermal_int = RREG32(CG_THERMAL_INT) &amp;</span>
<span class="lineNum">    4657 </span>            :                         ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
<span class="lineNum">    4658 </span>            : 
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :         afmt1 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 :         afmt2 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4661 </span><span class="lineNoCov">          0 :         afmt3 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4662 </span><span class="lineNoCov">          0 :         afmt4 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4663 </span><span class="lineNoCov">          0 :         afmt5 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         afmt6 = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4665 </span>            : 
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         dma_cntl = RREG32(DMA_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    4667 </span>            : 
<span class="lineNum">    4668 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    4669 </span>            :                 /* enable CP interrupts on all rings */
<span class="lineNum">    4670 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;rdev-&gt;irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {</span>
<span class="lineNum">    4671 </span>            :                         DRM_DEBUG(&quot;evergreen_irq_set: sw int gfx\n&quot;);
<span class="lineNum">    4672 </span>            :                         cp_int_cntl |= TIME_STAMP_INT_ENABLE;
<span class="lineNum">    4673 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;rdev-&gt;irq.ring_int[CAYMAN_RING_TYPE_CP1_INDEX])) {</span>
<span class="lineNum">    4675 </span>            :                         DRM_DEBUG(&quot;evergreen_irq_set: sw int cp1\n&quot;);
<span class="lineNum">    4676 </span>            :                         cp_int_cntl1 |= TIME_STAMP_INT_ENABLE;
<span class="lineNum">    4677 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;rdev-&gt;irq.ring_int[CAYMAN_RING_TYPE_CP2_INDEX])) {</span>
<span class="lineNum">    4679 </span>            :                         DRM_DEBUG(&quot;evergreen_irq_set: sw int cp2\n&quot;);
<span class="lineNum">    4680 </span>            :                         cp_int_cntl2 |= TIME_STAMP_INT_ENABLE;
<span class="lineNum">    4681 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4682 </span>            :         } else {
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;rdev-&gt;irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {</span>
<span class="lineNum">    4684 </span>            :                         DRM_DEBUG(&quot;evergreen_irq_set: sw int gfx\n&quot;);
<span class="lineNum">    4685 </span>            :                         cp_int_cntl |= RB_INT_ENABLE;
<span class="lineNum">    4686 </span>            :                         cp_int_cntl |= TIME_STAMP_INT_ENABLE;
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4688 </span>            :         }
<span class="lineNum">    4689 </span>            : 
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;rdev-&gt;irq.ring_int[R600_RING_TYPE_DMA_INDEX])) {</span>
<span class="lineNum">    4691 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: sw int dma\n&quot;);
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :                 dma_cntl |= TRAP_ENABLE;</span>
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4694 </span>            : 
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :                 dma_cntl1 = RREG32(CAYMAN_DMA1_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    4697 </span><span class="lineNoCov">          0 :                 if (atomic_read(&amp;rdev-&gt;irq.ring_int[CAYMAN_RING_TYPE_DMA1_INDEX])) {</span>
<span class="lineNum">    4698 </span>            :                         DRM_DEBUG(&quot;r600_irq_set: sw int dma1\n&quot;);
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                         dma_cntl1 |= TRAP_ENABLE;</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4701 </span>            :         }
<span class="lineNum">    4702 </span>            : 
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.dpm_thermal) {</span>
<span class="lineNum">    4704 </span>            :                 DRM_DEBUG(&quot;dpm thermal\n&quot;);
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;</span>
<span class="lineNum">    4706 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4707 </span>            : 
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[0] ||</span>
<span class="lineNum">    4709 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[0])) {</span>
<span class="lineNum">    4710 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 0\n&quot;);
<span class="lineNum">    4711 </span>            :                 crtc1 |= VBLANK_INT_MASK;
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[1] ||</span>
<span class="lineNum">    4714 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[1])) {</span>
<span class="lineNum">    4715 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 1\n&quot;);
<span class="lineNum">    4716 </span>            :                 crtc2 |= VBLANK_INT_MASK;
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[2] ||</span>
<span class="lineNum">    4719 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[2])) {</span>
<span class="lineNum">    4720 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 2\n&quot;);
<span class="lineNum">    4721 </span>            :                 crtc3 |= VBLANK_INT_MASK;
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[3] ||</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[3])) {</span>
<span class="lineNum">    4725 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 3\n&quot;);
<span class="lineNum">    4726 </span>            :                 crtc4 |= VBLANK_INT_MASK;
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4728 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[4] ||</span>
<span class="lineNum">    4729 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[4])) {</span>
<span class="lineNum">    4730 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 4\n&quot;);
<span class="lineNum">    4731 </span>            :                 crtc5 |= VBLANK_INT_MASK;
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[5] ||</span>
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[5])) {</span>
<span class="lineNum">    4735 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: vblank 5\n&quot;);
<span class="lineNum">    4736 </span>            :                 crtc6 |= VBLANK_INT_MASK;
<span class="lineNum">    4737 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4738 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[0]) {</span>
<span class="lineNum">    4739 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 1\n&quot;);
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                 hpd1 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4741 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4742 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[1]) {</span>
<span class="lineNum">    4743 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 2\n&quot;);
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :                 hpd2 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[2]) {</span>
<span class="lineNum">    4747 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 3\n&quot;);
<span class="lineNum">    4748 </span><span class="lineNoCov">          0 :                 hpd3 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4749 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4750 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[3]) {</span>
<span class="lineNum">    4751 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 4\n&quot;);
<span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                 hpd4 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4753 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[4]) {</span>
<span class="lineNum">    4755 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 5\n&quot;);
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 :                 hpd5 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4757 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[5]) {</span>
<span class="lineNum">    4759 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hpd 6\n&quot;);
<span class="lineNum">    4760 </span><span class="lineNoCov">          0 :                 hpd6 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN;</span>
<span class="lineNum">    4761 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4762 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[0]) {</span>
<span class="lineNum">    4763 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 0\n&quot;);
<span class="lineNum">    4764 </span><span class="lineNoCov">          0 :                 afmt1 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4765 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4766 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[1]) {</span>
<span class="lineNum">    4767 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 1\n&quot;);
<span class="lineNum">    4768 </span><span class="lineNoCov">          0 :                 afmt2 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4769 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[2]) {</span>
<span class="lineNum">    4771 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 2\n&quot;);
<span class="lineNum">    4772 </span><span class="lineNoCov">          0 :                 afmt3 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4773 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4774 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[3]) {</span>
<span class="lineNum">    4775 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 3\n&quot;);
<span class="lineNum">    4776 </span><span class="lineNoCov">          0 :                 afmt4 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4777 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[4]) {</span>
<span class="lineNum">    4779 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 4\n&quot;);
<span class="lineNum">    4780 </span><span class="lineNoCov">          0 :                 afmt5 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4781 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[5]) {</span>
<span class="lineNum">    4783 </span>            :                 DRM_DEBUG(&quot;evergreen_irq_set: hdmi 5\n&quot;);
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :                 afmt6 |= AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    4785 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4786 </span>            : 
<span class="lineNum">    4787 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    4788 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 0, cp_int_cntl);</span>
<span class="lineNum">    4789 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 1, cp_int_cntl1);</span>
<span class="lineNum">    4790 </span><span class="lineNoCov">          0 :                 cayman_cp_int_cntl_setup(rdev, 2, cp_int_cntl2);</span>
<span class="lineNum">    4791 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    4792 </span><span class="lineNoCov">          0 :                 WREG32(CP_INT_CNTL, cp_int_cntl);</span>
<span class="lineNum">    4793 </span>            : 
<span class="lineNum">    4794 </span><span class="lineNoCov">          0 :         WREG32(DMA_CNTL, dma_cntl);</span>
<span class="lineNum">    4795 </span>            : 
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CAYMAN)</span>
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :                 WREG32(CAYMAN_DMA1_CNTL, dma_cntl1);</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span><span class="lineNoCov">          0 :         WREG32(GRBM_INT_CNTL, grbm_int_cntl);</span>
<span class="lineNum">    4800 </span>            : 
<span class="lineNum">    4801 </span><span class="lineNoCov">          0 :         WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, crtc1);</span>
<span class="lineNum">    4802 </span><span class="lineNoCov">          0 :         WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, crtc2);</span>
<span class="lineNum">    4803 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, crtc3);</span>
<span class="lineNum">    4805 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, crtc4);</span>
<span class="lineNum">    4806 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4807 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4808 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, crtc5);</span>
<span class="lineNum">    4809 </span><span class="lineNoCov">          0 :                 WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, crtc6);</span>
<span class="lineNum">    4810 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4811 </span>            : 
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 :         WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET,</span>
<span class="lineNum">    4813 </span>            :                GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4814 </span><span class="lineNoCov">          0 :         WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET,</span>
<span class="lineNum">    4815 </span>            :                GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4817 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET,</span>
<span class="lineNum">    4818 </span>            :                        GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET,</span>
<span class="lineNum">    4820 </span>            :                        GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4821 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4822 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4823 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET,</span>
<span class="lineNum">    4824 </span>            :                        GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4825 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET,</span>
<span class="lineNum">    4826 </span>            :                        GRPH_PFLIP_INT_MASK);
<span class="lineNum">    4827 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4828 </span>            : 
<span class="lineNum">    4829 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD1_INT_CONTROL, hpd1);</span>
<span class="lineNum">    4830 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD2_INT_CONTROL, hpd2);</span>
<span class="lineNum">    4831 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD3_INT_CONTROL, hpd3);</span>
<span class="lineNum">    4832 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD4_INT_CONTROL, hpd4);</span>
<span class="lineNum">    4833 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD5_INT_CONTROL, hpd5);</span>
<span class="lineNum">    4834 </span><span class="lineNoCov">          0 :         WREG32(DC_HPD6_INT_CONTROL, hpd6);</span>
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA)</span>
<span class="lineNum">    4836 </span><span class="lineNoCov">          0 :                 WREG32(TN_CG_THERMAL_INT_CTRL, thermal_int);</span>
<span class="lineNum">    4837 </span>            :         else
<span class="lineNum">    4838 </span><span class="lineNoCov">          0 :                 WREG32(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">    4839 </span>            : 
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, afmt1);</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, afmt2);</span>
<span class="lineNum">    4842 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, afmt3);</span>
<span class="lineNum">    4843 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, afmt4);</span>
<span class="lineNum">    4844 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, afmt5);</span>
<span class="lineNum">    4845 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, afmt6);</span>
<span class="lineNum">    4846 </span>            : 
<span class="lineNum">    4847 </span>            :         /* posting read */
<span class="lineNum">    4848 </span><span class="lineNoCov">          0 :         RREG32(SRBM_STATUS);</span>
<span class="lineNum">    4849 </span>            : 
<span class="lineNum">    4850 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4851"><span class="lineNum">    4851 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4852 </span>            : 
<span class="lineNum">    4853 </span><span class="lineNoCov">          0 : static void evergreen_irq_ack(struct radeon_device *rdev)</span>
<span class="lineNum">    4854 </span>            : {
<span class="lineNum">    4855 </span>            :         u32 tmp;
<span class="lineNum">    4856 </span>            : 
<span class="lineNum">    4857 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int = RREG32(DISP_INTERRUPT_STATUS);</span>
<span class="lineNum">    4858 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int_cont = RREG32(DISP_INTERRUPT_STATUS_CONTINUE);</span>
<span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE2);</span>
<span class="lineNum">    4860 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE3);</span>
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE4);</span>
<span class="lineNum">    4862 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE5);</span>
<span class="lineNum">    4863 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.d1grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET);</span>
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.d2grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET);</span>
<span class="lineNum">    4865 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4866 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.evergreen.d3grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET);</span>
<span class="lineNum">    4867 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.evergreen.d4grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET);</span>
<span class="lineNum">    4868 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4869 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4870 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.evergreen.d5grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET);</span>
<span class="lineNum">    4871 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.evergreen.d6grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET);</span>
<span class="lineNum">    4872 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4873 </span>            : 
<span class="lineNum">    4874 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status1 = RREG32(AFMT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET);</span>
<span class="lineNum">    4875 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status2 = RREG32(AFMT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET);</span>
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status3 = RREG32(AFMT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET);</span>
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status4 = RREG32(AFMT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET);</span>
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status5 = RREG32(AFMT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET);</span>
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.evergreen.afmt_status6 = RREG32(AFMT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET);</span>
<span class="lineNum">    4880 </span>            : 
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.d1grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4882 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.d2grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :                 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; LB_D1_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :                 WREG32(VBLANK_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; LB_D1_VLINE_INTERRUPT)</span>
<span class="lineNum">    4888 </span><span class="lineNoCov">          0 :                 WREG32(VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; LB_D2_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4890 </span><span class="lineNoCov">          0 :                 WREG32(VBLANK_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4891 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; LB_D2_VLINE_INTERRUPT)</span>
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :                 WREG32(VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4893 </span>            : 
<span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 4) {</span>
<span class="lineNum">    4895 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.d3grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4896 </span><span class="lineNoCov">          0 :                         WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4897 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.d4grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :                         WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; LB_D3_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4900 </span><span class="lineNoCov">          0 :                         WREG32(VBLANK_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4901 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; LB_D3_VLINE_INTERRUPT)</span>
<span class="lineNum">    4902 </span><span class="lineNoCov">          0 :                         WREG32(VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4903 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; LB_D4_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4904 </span><span class="lineNoCov">          0 :                         WREG32(VBLANK_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; LB_D4_VLINE_INTERRUPT)</span>
<span class="lineNum">    4906 </span><span class="lineNoCov">          0 :                         WREG32(VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4907 </span>            :         }
<span class="lineNum">    4908 </span>            : 
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &gt;= 6) {</span>
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.d5grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :                         WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4912 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.d6grph_int &amp; GRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :                         WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    4914 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; LB_D5_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4915 </span><span class="lineNoCov">          0 :                         WREG32(VBLANK_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; LB_D5_VLINE_INTERRUPT)</span>
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                         WREG32(VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4918 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; LB_D6_VBLANK_INTERRUPT)</span>
<span class="lineNum">    4919 </span><span class="lineNoCov">          0 :                         WREG32(VBLANK_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VBLANK_ACK);</span>
<span class="lineNum">    4920 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; LB_D6_VLINE_INTERRUPT)</span>
<span class="lineNum">    4921 </span><span class="lineNoCov">          0 :                         WREG32(VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VLINE_ACK);</span>
<span class="lineNum">    4922 </span>            :         }
<span class="lineNum">    4923 </span>            : 
<span class="lineNum">    4924 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; DC_HPD1_INTERRUPT) {</span>
<span class="lineNum">    4925 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD1_INT_CONTROL);</span>
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4927 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4929 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; DC_HPD2_INTERRUPT) {</span>
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD2_INT_CONTROL);</span>
<span class="lineNum">    4931 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4932 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    4933 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4934 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; DC_HPD3_INTERRUPT) {</span>
<span class="lineNum">    4935 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD3_INT_CONTROL);</span>
<span class="lineNum">    4936 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4939 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; DC_HPD4_INTERRUPT) {</span>
<span class="lineNum">    4940 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD4_INT_CONTROL);</span>
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; DC_HPD5_INTERRUPT) {</span>
<span class="lineNum">    4945 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD5_INT_CONTROL);</span>
<span class="lineNum">    4946 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4947 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    4948 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; DC_HPD6_INTERRUPT) {</span>
<span class="lineNum">    4950 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD6_INT_CONTROL);</span>
<span class="lineNum">    4951 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    4952 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4954 </span>            : 
<span class="lineNum">    4955 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; DC_HPD1_RX_INTERRUPT) {</span>
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD1_INT_CONTROL);</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4958 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4960 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; DC_HPD2_RX_INTERRUPT) {</span>
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD2_INT_CONTROL);</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4963 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4965 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; DC_HPD3_RX_INTERRUPT) {</span>
<span class="lineNum">    4966 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD3_INT_CONTROL);</span>
<span class="lineNum">    4967 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4968 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4970 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; DC_HPD4_RX_INTERRUPT) {</span>
<span class="lineNum">    4971 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD4_INT_CONTROL);</span>
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4973 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4975 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; DC_HPD5_RX_INTERRUPT) {</span>
<span class="lineNum">    4976 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD5_INT_CONTROL);</span>
<span class="lineNum">    4977 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4978 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; DC_HPD6_RX_INTERRUPT) {</span>
<span class="lineNum">    4981 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD6_INT_CONTROL);</span>
<span class="lineNum">    4982 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_RX_INT_ACK;</span>
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    4984 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4985 </span>            : 
<span class="lineNum">    4986 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status1 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    4987 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET);</span>
<span class="lineNum">    4988 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    4989 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status2 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET);</span>
<span class="lineNum">    4993 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    4994 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status3 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET);</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    4999 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    5000 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status4 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    5002 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET);</span>
<span class="lineNum">    5003 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    5004 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    5005 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5006 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status5 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET);</span>
<span class="lineNum">    5008 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    5010 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5011 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.evergreen.afmt_status6 &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    5012 </span><span class="lineNoCov">          0 :                 tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET);</span>
<span class="lineNum">    5013 </span><span class="lineNoCov">          0 :                 tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    5014 </span><span class="lineNoCov">          0 :                 WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    5015 </span><span class="lineNoCov">          0 :         }</span>
<a name="5016"><span class="lineNum">    5016 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5017 </span>            : 
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 : static void evergreen_irq_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    5019 </span>            : {
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :         r600_disable_interrupts(rdev);</span>
<span class="lineNum">    5021 </span>            :         /* Wait and acknowledge irq */
<span class="lineNum">    5022 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :         evergreen_irq_ack(rdev);</span>
<span class="lineNum">    5024 </span><span class="lineNoCov">          0 :         evergreen_disable_interrupt_state(rdev);</span>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5026 </span>            : 
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 : void evergreen_irq_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    5028 </span>            : {
<span class="lineNum">    5029 </span><span class="lineNoCov">          0 :         evergreen_irq_disable(rdev);</span>
<span class="lineNum">    5030 </span><span class="lineNoCov">          0 :         r600_rlc_stop(rdev);</span>
<a name="5031"><span class="lineNum">    5031 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5032 </span>            : 
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 : static u32 evergreen_get_ih_wptr(struct radeon_device *rdev)</span>
<span class="lineNum">    5034 </span>            : {
<span class="lineNum">    5035 </span>            :         u32 wptr, tmp;
<span class="lineNum">    5036 </span>            : 
<span class="lineNum">    5037 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                 wptr = le32_to_cpu(rdev-&gt;wb.wb[R600_WB_IH_WPTR_OFFSET/4]);</span>
<span class="lineNum">    5039 </span>            :         else
<span class="lineNum">    5040 </span><span class="lineNoCov">          0 :                 wptr = RREG32(IH_RB_WPTR);</span>
<span class="lineNum">    5041 </span>            : 
<span class="lineNum">    5042 </span><span class="lineNoCov">          0 :         if (wptr &amp; RB_OVERFLOW) {</span>
<span class="lineNum">    5043 </span><span class="lineNoCov">          0 :                 wptr &amp;= ~RB_OVERFLOW;</span>
<span class="lineNum">    5044 </span>            :                 /* When a ring buffer overflow happen start parsing interrupt
<span class="lineNum">    5045 </span>            :                  * from the last not overwritten vector (wptr + 16). Hopefully
<span class="lineNum">    5046 </span>            :                  * this should allow us to catchup.
<span class="lineNum">    5047 </span>            :                  */
<span class="lineNum">    5048 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n&quot;,</span>
<span class="lineNum">    5049 </span>            :                          wptr, rdev-&gt;ih.rptr, (wptr + 16) &amp; rdev-&gt;ih.ptr_mask);
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :                 rdev-&gt;ih.rptr = (wptr + 16) &amp; rdev-&gt;ih.ptr_mask;</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :                 tmp = RREG32(IH_RB_CNTL);</span>
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :                 tmp |= IH_WPTR_OVERFLOW_CLEAR;</span>
<span class="lineNum">    5053 </span><span class="lineNoCov">          0 :                 WREG32(IH_RB_CNTL, tmp);</span>
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5055 </span><span class="lineNoCov">          0 :         return (wptr &amp; rdev-&gt;ih.ptr_mask);</span>
<a name="5056"><span class="lineNum">    5056 </span>            : }</a>
<span class="lineNum">    5057 </span>            : 
<span class="lineNum">    5058 </span><span class="lineNoCov">          0 : int evergreen_irq_process(struct radeon_device *rdev)</span>
<span class="lineNum">    5059 </span>            : {
<span class="lineNum">    5060 </span>            :         u32 wptr;
<span class="lineNum">    5061 </span>            :         u32 rptr;
<span class="lineNum">    5062 </span>            :         u32 src_id, src_data;
<span class="lineNum">    5063 </span>            :         u32 ring_index;
<span class="lineNum">    5064 </span>            :         bool queue_hotplug = false;
<span class="lineNum">    5065 </span>            :         bool queue_hdmi = false;
<span class="lineNum">    5066 </span>            :         bool queue_dp = false;
<span class="lineNum">    5067 </span>            :         bool queue_thermal = false;
<span class="lineNum">    5068 </span>            :         u32 status, addr;
<span class="lineNum">    5069 </span>            : 
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;ih.enabled || rdev-&gt;shutdown)</span>
<span class="lineNum">    5071 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    5072 </span>            : 
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 :         wptr = evergreen_get_ih_wptr(rdev);</span>
<span class="lineNum">    5074 </span>            : 
<span class="lineNum">    5075 </span><span class="lineNoCov">          0 :         if (wptr == rdev-&gt;ih.rptr)</span>
<span class="lineNum">    5076 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    5077 </span>            : restart_ih:
<span class="lineNum">    5078 </span>            :         /* is somebody else already processing irqs? */
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :         if (atomic_xchg(&amp;rdev-&gt;ih.lock, 1))</span>
<span class="lineNum">    5080 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    5081 </span>            : 
<span class="lineNum">    5082 </span><span class="lineNoCov">          0 :         rptr = rdev-&gt;ih.rptr;</span>
<span class="lineNum">    5083 </span>            :         DRM_DEBUG(&quot;evergreen_irq_process start: rptr %d, wptr %d\n&quot;, rptr, wptr);
<span class="lineNum">    5084 </span>            : 
<span class="lineNum">    5085 </span>            :         /* Order reading of wptr vs. reading of IH ring data */
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :         rmb();</span>
<span class="lineNum">    5087 </span>            : 
<span class="lineNum">    5088 </span>            :         /* display interrupts */
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         evergreen_irq_ack(rdev);</span>
<span class="lineNum">    5090 </span>            : 
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :         while (rptr != wptr) {</span>
<span class="lineNum">    5092 </span>            :                 /* wptr/rptr are in bytes! */
<span class="lineNum">    5093 </span><span class="lineNoCov">          0 :                 ring_index = rptr / 4;</span>
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 :                 src_id =  le32_to_cpu(rdev-&gt;ih.ring[ring_index]) &amp; 0xff;</span>
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :                 src_data = le32_to_cpu(rdev-&gt;ih.ring[ring_index + 1]) &amp; 0xfffffff;</span>
<span class="lineNum">    5096 </span>            : 
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :                 switch (src_id) {</span>
<span class="lineNum">    5098 </span>            :                 case 1: /* D1 vblank/vline */
<span class="lineNum">    5099 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5100 </span>            :                         case 0: /* D1 vblank */
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; LB_D1_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5102 </span>            :                                         DRM_DEBUG(&quot;IH: D1 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5103 </span>            : 
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[0]) {</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 0);</span>
<span class="lineNum">    5106 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5107 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5109 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[0]))</span>
<span class="lineNum">    5110 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 0);</span>
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int &amp;= ~LB_D1_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5112 </span>            :                                 DRM_DEBUG(&quot;IH: D1 vblank\n&quot;);
<span class="lineNum">    5113 </span>            : 
<span class="lineNum">    5114 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5115 </span>            :                         case 1: /* D1 vline */
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; LB_D1_VLINE_INTERRUPT))</span>
<span class="lineNum">    5117 </span>            :                                         DRM_DEBUG(&quot;IH: D1 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5118 </span>            : 
<span class="lineNum">    5119 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int &amp;= ~LB_D1_VLINE_INTERRUPT;</span>
<span class="lineNum">    5120 </span>            :                                 DRM_DEBUG(&quot;IH: D1 vline\n&quot;);
<span class="lineNum">    5121 </span>            : 
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5123 </span>            :                         default:
<span class="lineNum">    5124 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5125 </span>            :                                 break;
<span class="lineNum">    5126 </span>            :                         }
<span class="lineNum">    5127 </span>            :                         break;
<span class="lineNum">    5128 </span>            :                 case 2: /* D2 vblank/vline */
<span class="lineNum">    5129 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5130 </span>            :                         case 0: /* D2 vblank */
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; LB_D2_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5132 </span>            :                                         DRM_DEBUG(&quot;IH: D2 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5133 </span>            : 
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[1]) {</span>
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 1);</span>
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5138 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[1]))</span>
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 1);</span>
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp;= ~LB_D2_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5142 </span>            :                                 DRM_DEBUG(&quot;IH: D2 vblank\n&quot;);
<span class="lineNum">    5143 </span>            : 
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5145 </span>            :                         case 1: /* D2 vline */
<span class="lineNum">    5146 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; LB_D2_VLINE_INTERRUPT))</span>
<span class="lineNum">    5147 </span>            :                                         DRM_DEBUG(&quot;IH: D2 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5148 </span>            : 
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp;= ~LB_D2_VLINE_INTERRUPT;</span>
<span class="lineNum">    5150 </span>            :                                 DRM_DEBUG(&quot;IH: D2 vline\n&quot;);
<span class="lineNum">    5151 </span>            : 
<span class="lineNum">    5152 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5153 </span>            :                         default:
<span class="lineNum">    5154 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5155 </span>            :                                 break;
<span class="lineNum">    5156 </span>            :                         }
<span class="lineNum">    5157 </span>            :                         break;
<span class="lineNum">    5158 </span>            :                 case 3: /* D3 vblank/vline */
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5160 </span>            :                         case 0: /* D3 vblank */
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; LB_D3_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5162 </span>            :                                         DRM_DEBUG(&quot;IH: D3 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5163 </span>            : 
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[2]) {</span>
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 2);</span>
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5168 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5169 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[2]))</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 2);</span>
<span class="lineNum">    5171 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp;= ~LB_D3_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5172 </span>            :                                 DRM_DEBUG(&quot;IH: D3 vblank\n&quot;);
<span class="lineNum">    5173 </span>            : 
<span class="lineNum">    5174 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5175 </span>            :                         case 1: /* D3 vline */
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; LB_D3_VLINE_INTERRUPT))</span>
<span class="lineNum">    5177 </span>            :                                         DRM_DEBUG(&quot;IH: D3 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5178 </span>            : 
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp;= ~LB_D3_VLINE_INTERRUPT;</span>
<span class="lineNum">    5180 </span>            :                                 DRM_DEBUG(&quot;IH: D3 vline\n&quot;);
<span class="lineNum">    5181 </span>            : 
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5183 </span>            :                         default:
<span class="lineNum">    5184 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5185 </span>            :                                 break;
<span class="lineNum">    5186 </span>            :                         }
<span class="lineNum">    5187 </span>            :                         break;
<span class="lineNum">    5188 </span>            :                 case 4: /* D4 vblank/vline */
<span class="lineNum">    5189 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5190 </span>            :                         case 0: /* D4 vblank */
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; LB_D4_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5192 </span>            :                                         DRM_DEBUG(&quot;IH: D4 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5193 </span>            : 
<span class="lineNum">    5194 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[3]) {</span>
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 3);</span>
<span class="lineNum">    5196 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5197 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5198 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5199 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[3]))</span>
<span class="lineNum">    5200 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 3);</span>
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp;= ~LB_D4_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5202 </span>            :                                 DRM_DEBUG(&quot;IH: D4 vblank\n&quot;);
<span class="lineNum">    5203 </span>            : 
<span class="lineNum">    5204 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5205 </span>            :                         case 1: /* D4 vline */
<span class="lineNum">    5206 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; LB_D4_VLINE_INTERRUPT))</span>
<span class="lineNum">    5207 </span>            :                                         DRM_DEBUG(&quot;IH: D4 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5208 </span>            : 
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp;= ~LB_D4_VLINE_INTERRUPT;</span>
<span class="lineNum">    5210 </span>            :                                 DRM_DEBUG(&quot;IH: D4 vline\n&quot;);
<span class="lineNum">    5211 </span>            : 
<span class="lineNum">    5212 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5213 </span>            :                         default:
<span class="lineNum">    5214 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5215 </span>            :                                 break;
<span class="lineNum">    5216 </span>            :                         }
<span class="lineNum">    5217 </span>            :                         break;
<span class="lineNum">    5218 </span>            :                 case 5: /* D5 vblank/vline */
<span class="lineNum">    5219 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5220 </span>            :                         case 0: /* D5 vblank */
<span class="lineNum">    5221 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; LB_D5_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5222 </span>            :                                         DRM_DEBUG(&quot;IH: D5 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5223 </span>            : 
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[4]) {</span>
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 4);</span>
<span class="lineNum">    5226 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5227 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5228 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[4]))</span>
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 4);</span>
<span class="lineNum">    5231 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp;= ~LB_D5_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5232 </span>            :                                 DRM_DEBUG(&quot;IH: D5 vblank\n&quot;);
<span class="lineNum">    5233 </span>            : 
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5235 </span>            :                         case 1: /* D5 vline */
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; LB_D5_VLINE_INTERRUPT))</span>
<span class="lineNum">    5237 </span>            :                                         DRM_DEBUG(&quot;IH: D5 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5238 </span>            : 
<span class="lineNum">    5239 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp;= ~LB_D5_VLINE_INTERRUPT;</span>
<span class="lineNum">    5240 </span>            :                                 DRM_DEBUG(&quot;IH: D5 vline\n&quot;);
<span class="lineNum">    5241 </span>            : 
<span class="lineNum">    5242 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5243 </span>            :                         default:
<span class="lineNum">    5244 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5245 </span>            :                                 break;
<span class="lineNum">    5246 </span>            :                         }
<span class="lineNum">    5247 </span>            :                         break;
<span class="lineNum">    5248 </span>            :                 case 6: /* D6 vblank/vline */
<span class="lineNum">    5249 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5250 </span>            :                         case 0: /* D6 vblank */
<span class="lineNum">    5251 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; LB_D6_VBLANK_INTERRUPT))</span>
<span class="lineNum">    5252 </span>            :                                         DRM_DEBUG(&quot;IH: D6 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5253 </span>            : 
<span class="lineNum">    5254 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[5]) {</span>
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 5);</span>
<span class="lineNum">    5256 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    5257 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    5258 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    5259 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[5]))</span>
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 5);</span>
<span class="lineNum">    5261 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp;= ~LB_D6_VBLANK_INTERRUPT;</span>
<span class="lineNum">    5262 </span>            :                                 DRM_DEBUG(&quot;IH: D6 vblank\n&quot;);
<span class="lineNum">    5263 </span>            : 
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5265 </span>            :                         case 1: /* D6 vline */
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; LB_D6_VLINE_INTERRUPT))</span>
<span class="lineNum">    5267 </span>            :                                         DRM_DEBUG(&quot;IH: D6 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5268 </span>            : 
<span class="lineNum">    5269 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp;= ~LB_D6_VLINE_INTERRUPT;</span>
<span class="lineNum">    5270 </span>            :                                 DRM_DEBUG(&quot;IH: D6 vline\n&quot;);
<span class="lineNum">    5271 </span>            : 
<span class="lineNum">    5272 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5273 </span>            :                         default:
<span class="lineNum">    5274 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5275 </span>            :                                 break;
<span class="lineNum">    5276 </span>            :                         }
<span class="lineNum">    5277 </span>            :                         break;
<span class="lineNum">    5278 </span>            :                 case 8: /* D1 page flip */
<span class="lineNum">    5279 </span>            :                 case 10: /* D2 page flip */
<span class="lineNum">    5280 </span>            :                 case 12: /* D3 page flip */
<span class="lineNum">    5281 </span>            :                 case 14: /* D4 page flip */
<span class="lineNum">    5282 </span>            :                 case 16: /* D5 page flip */
<span class="lineNum">    5283 </span>            :                 case 18: /* D6 page flip */
<span class="lineNum">    5284 </span>            :                         DRM_DEBUG(&quot;IH: D%d flip\n&quot;, ((src_id - 8) &gt;&gt; 1) + 1);
<span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                         if (radeon_use_pflipirq &gt; 0)</span>
<span class="lineNum">    5286 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_flip(rdev, (src_id - 8) &gt;&gt; 1);</span>
<span class="lineNum">    5287 </span>            :                         break;
<span class="lineNum">    5288 </span>            :                 case 42: /* HPD hotplug */
<span class="lineNum">    5289 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5290 </span>            :                         case 0:
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; DC_HPD1_INTERRUPT))</span>
<span class="lineNum">    5292 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5293 </span>            : 
<span class="lineNum">    5294 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int &amp;= ~DC_HPD1_INTERRUPT;</span>
<span class="lineNum">    5295 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5296 </span>            :                                 DRM_DEBUG(&quot;IH: HPD1\n&quot;);
<span class="lineNum">    5297 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5298 </span>            :                         case 1:
<span class="lineNum">    5299 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; DC_HPD2_INTERRUPT))</span>
<span class="lineNum">    5300 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5301 </span>            : 
<span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp;= ~DC_HPD2_INTERRUPT;</span>
<span class="lineNum">    5303 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5304 </span>            :                                 DRM_DEBUG(&quot;IH: HPD2\n&quot;);
<span class="lineNum">    5305 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5306 </span>            :                         case 2:
<span class="lineNum">    5307 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; DC_HPD3_INTERRUPT))</span>
<span class="lineNum">    5308 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5309 </span>            : 
<span class="lineNum">    5310 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp;= ~DC_HPD3_INTERRUPT;</span>
<span class="lineNum">    5311 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5312 </span>            :                                 DRM_DEBUG(&quot;IH: HPD3\n&quot;);
<span class="lineNum">    5313 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5314 </span>            :                         case 3:
<span class="lineNum">    5315 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; DC_HPD4_INTERRUPT))</span>
<span class="lineNum">    5316 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5317 </span>            : 
<span class="lineNum">    5318 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp;= ~DC_HPD4_INTERRUPT;</span>
<span class="lineNum">    5319 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5320 </span>            :                                 DRM_DEBUG(&quot;IH: HPD4\n&quot;);
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5322 </span>            :                         case 4:
<span class="lineNum">    5323 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; DC_HPD5_INTERRUPT))</span>
<span class="lineNum">    5324 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5325 </span>            : 
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp;= ~DC_HPD5_INTERRUPT;</span>
<span class="lineNum">    5327 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5328 </span>            :                                 DRM_DEBUG(&quot;IH: HPD5\n&quot;);
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5330 </span>            :                         case 5:
<span class="lineNum">    5331 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; DC_HPD6_INTERRUPT))</span>
<span class="lineNum">    5332 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5333 </span>            : 
<span class="lineNum">    5334 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp;= ~DC_HPD6_INTERRUPT;</span>
<span class="lineNum">    5335 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    5336 </span>            :                                 DRM_DEBUG(&quot;IH: HPD6\n&quot;);
<span class="lineNum">    5337 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5338 </span>            :                         case 6:
<span class="lineNum">    5339 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int &amp; DC_HPD1_RX_INTERRUPT))</span>
<span class="lineNum">    5340 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5341 </span>            : 
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int &amp;= ~DC_HPD1_RX_INTERRUPT;</span>
<span class="lineNum">    5343 </span>            :                                 queue_dp = true;
<span class="lineNum">    5344 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 1\n&quot;);
<span class="lineNum">    5345 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5346 </span>            :                         case 7:
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp; DC_HPD2_RX_INTERRUPT))</span>
<span class="lineNum">    5348 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5349 </span>            : 
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont &amp;= ~DC_HPD2_RX_INTERRUPT;</span>
<span class="lineNum">    5351 </span>            :                                 queue_dp = true;
<span class="lineNum">    5352 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 2\n&quot;);
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5354 </span>            :                         case 8:
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp; DC_HPD3_RX_INTERRUPT))</span>
<span class="lineNum">    5356 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont2 &amp;= ~DC_HPD3_RX_INTERRUPT;</span>
<span class="lineNum">    5359 </span>            :                                 queue_dp = true;
<span class="lineNum">    5360 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 3\n&quot;);
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5362 </span>            :                         case 9:
<span class="lineNum">    5363 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp; DC_HPD4_RX_INTERRUPT))</span>
<span class="lineNum">    5364 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5365 </span>            : 
<span class="lineNum">    5366 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont3 &amp;= ~DC_HPD4_RX_INTERRUPT;</span>
<span class="lineNum">    5367 </span>            :                                 queue_dp = true;
<span class="lineNum">    5368 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 4\n&quot;);
<span class="lineNum">    5369 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5370 </span>            :                         case 10:
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp; DC_HPD5_RX_INTERRUPT))</span>
<span class="lineNum">    5372 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5373 </span>            : 
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont4 &amp;= ~DC_HPD5_RX_INTERRUPT;</span>
<span class="lineNum">    5375 </span>            :                                 queue_dp = true;
<span class="lineNum">    5376 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 5\n&quot;);
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5378 </span>            :                         case 11:
<span class="lineNum">    5379 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp; DC_HPD6_RX_INTERRUPT))</span>
<span class="lineNum">    5380 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5381 </span>            : 
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.disp_int_cont5 &amp;= ~DC_HPD6_RX_INTERRUPT;</span>
<span class="lineNum">    5383 </span>            :                                 queue_dp = true;
<span class="lineNum">    5384 </span>            :                                 DRM_DEBUG(&quot;IH: HPD_RX 6\n&quot;);
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5386 </span>            :                         default:
<span class="lineNum">    5387 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5388 </span>            :                                 break;
<span class="lineNum">    5389 </span>            :                         }
<span class="lineNum">    5390 </span>            :                         break;
<span class="lineNum">    5391 </span>            :                 case 44: /* hdmi */
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    5393 </span>            :                         case 0:
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status1 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5395 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5396 </span>            : 
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status1 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5398 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5399 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI0\n&quot;);
<span class="lineNum">    5400 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5401 </span>            :                         case 1:
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status2 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5403 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5404 </span>            : 
<span class="lineNum">    5405 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status2 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5406 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5407 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI1\n&quot;);
<span class="lineNum">    5408 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5409 </span>            :                         case 2:
<span class="lineNum">    5410 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status3 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5411 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5412 </span>            : 
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status3 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5414 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5415 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI2\n&quot;);
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5417 </span>            :                         case 3:
<span class="lineNum">    5418 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status4 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5419 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5420 </span>            : 
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status4 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5422 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5423 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI3\n&quot;);
<span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5425 </span>            :                         case 4:
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status5 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5427 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5428 </span>            : 
<span class="lineNum">    5429 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status5 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5430 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5431 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI4\n&quot;);
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5433 </span>            :                         case 5:
<span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.evergreen.afmt_status6 &amp; AFMT_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    5435 </span>            :                                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    5436 </span>            : 
<span class="lineNum">    5437 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.evergreen.afmt_status6 &amp;= ~AFMT_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    5438 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    5439 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI5\n&quot;);
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5441 </span>            :                         default:
<span class="lineNum">    5442 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);</span>
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5444 </span>            :                         }
<span class="lineNum">    5445 </span>            :                 case 96:
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;SRBM_READ_ERROR: 0x%x\n&quot;, RREG32(SRBM_READ_ERROR));</span>
<span class="lineNum">    5447 </span><span class="lineNoCov">          0 :                         WREG32(SRBM_INT_ACK, 0x1);</span>
<span class="lineNum">    5448 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5449 </span>            :                 case 124: /* UVD */
<span class="lineNum">    5450 </span>            :                         DRM_DEBUG(&quot;IH: UVD int: 0x%08x\n&quot;, src_data);
<span class="lineNum">    5451 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, R600_RING_TYPE_UVD_INDEX);</span>
<span class="lineNum">    5452 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5453 </span>            :                 case 146:
<span class="lineNum">    5454 </span>            :                 case 147:
<span class="lineNum">    5455 </span><span class="lineNoCov">          0 :                         addr = RREG32(VM_CONTEXT1_PROTECTION_FAULT_ADDR);</span>
<span class="lineNum">    5456 </span><span class="lineNoCov">          0 :                         status = RREG32(VM_CONTEXT1_PROTECTION_FAULT_STATUS);</span>
<span class="lineNum">    5457 </span>            :                         /* reset addr and status */
<span class="lineNum">    5458 </span><span class="lineNoCov">          0 :                         WREG32_P(VM_CONTEXT1_CNTL2, 1, ~1);</span>
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :                         if (addr == 0x0 &amp;&amp; status == 0x0)</span>
<span class="lineNum">    5460 </span>            :                                 break;
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;GPU fault detected: %d 0x%08x\n&quot;, src_id, src_data);</span>
<span class="lineNum">    5462 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n&quot;,</span>
<span class="lineNum">    5463 </span>            :                                 addr);
<span class="lineNum">    5464 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n&quot;,</span>
<span class="lineNum">    5465 </span>            :                                 status);
<span class="lineNum">    5466 </span><span class="lineNoCov">          0 :                         cayman_vm_decode_fault(rdev, status, addr);</span>
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5468 </span>            :                 case 176: /* CP_INT in ring buffer */
<span class="lineNum">    5469 </span>            :                 case 177: /* CP_INT in IB1 */
<span class="lineNum">    5470 </span>            :                 case 178: /* CP_INT in IB2 */
<span class="lineNum">    5471 </span>            :                         DRM_DEBUG(&quot;IH: CP int: 0x%08x\n&quot;, src_data);
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5474 </span>            :                 case 181: /* CP EOP event */
<span class="lineNum">    5475 </span>            :                         DRM_DEBUG(&quot;IH: CP EOP\n&quot;);
<span class="lineNum">    5476 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    5477 </span><span class="lineNoCov">          0 :                                 switch (src_data) {</span>
<span class="lineNum">    5478 </span>            :                                 case 0:
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :                                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    5481 </span>            :                                 case 1:
<span class="lineNum">    5482 </span><span class="lineNoCov">          0 :                                         radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP1_INDEX);</span>
<span class="lineNum">    5483 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    5484 </span>            :                                 case 2:
<span class="lineNum">    5485 </span><span class="lineNoCov">          0 :                                         radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP2_INDEX);</span>
<span class="lineNum">    5486 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    5487 </span>            :                                 }
<span class="lineNum">    5488 </span>            :                         } else
<span class="lineNum">    5489 </span><span class="lineNoCov">          0 :                                 radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    5490 </span>            :                         break;
<span class="lineNum">    5491 </span>            :                 case 224: /* DMA trap event */
<span class="lineNum">    5492 </span>            :                         DRM_DEBUG(&quot;IH: DMA trap\n&quot;);
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, R600_RING_TYPE_DMA_INDEX);</span>
<span class="lineNum">    5494 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5495 </span>            :                 case 230: /* thermal low to high */
<span class="lineNum">    5496 </span>            :                         DRM_DEBUG(&quot;IH: thermal low to high\n&quot;);
<span class="lineNum">    5497 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.thermal.high_to_low = false;</span>
<span class="lineNum">    5498 </span>            :                         queue_thermal = true;
<span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5500 </span>            :                 case 231: /* thermal high to low */
<span class="lineNum">    5501 </span>            :                         DRM_DEBUG(&quot;IH: thermal high to low\n&quot;);
<span class="lineNum">    5502 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.thermal.high_to_low = true;</span>
<span class="lineNum">    5503 </span>            :                         queue_thermal = true;
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5505 </span>            :                 case 233: /* GUI IDLE */
<span class="lineNum">    5506 </span>            :                         DRM_DEBUG(&quot;IH: GUI idle\n&quot;);
<span class="lineNum">    5507 </span>            :                         break;
<span class="lineNum">    5508 </span>            :                 case 244: /* DMA trap event */
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    5510 </span>            :                                 DRM_DEBUG(&quot;IH: DMA1 trap\n&quot;);
<span class="lineNum">    5511 </span><span class="lineNoCov">          0 :                                 radeon_fence_process(rdev, CAYMAN_RING_TYPE_DMA1_INDEX);</span>
<span class="lineNum">    5512 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    5513 </span>            :                         break;
<span class="lineNum">    5514 </span>            :                 default:
<span class="lineNum">    5515 </span>            :                         DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    5516 </span>            :                         break;
<span class="lineNum">    5517 </span>            :                 }
<span class="lineNum">    5518 </span>            : 
<span class="lineNum">    5519 </span>            :                 /* wptr/rptr are in bytes! */
<span class="lineNum">    5520 </span><span class="lineNoCov">          0 :                 rptr += 16;</span>
<span class="lineNum">    5521 </span><span class="lineNoCov">          0 :                 rptr &amp;= rdev-&gt;ih.ptr_mask;</span>
<span class="lineNum">    5522 </span><span class="lineNoCov">          0 :                 WREG32(IH_RB_RPTR, rptr);</span>
<span class="lineNum">    5523 </span>            :         }
<span class="lineNum">    5524 </span><span class="lineNoCov">          0 :         if (queue_dp)</span>
<span class="lineNum">    5525 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;dp_work);</span>
<span class="lineNum">    5526 </span><span class="lineNoCov">          0 :         if (queue_hotplug)</span>
<span class="lineNum">    5527 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;rdev-&gt;hotplug_work, 0);</span>
<span class="lineNum">    5528 </span><span class="lineNoCov">          0 :         if (queue_hdmi)</span>
<span class="lineNum">    5529 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;audio_work);</span>
<span class="lineNum">    5530 </span><span class="lineNoCov">          0 :         if (queue_thermal &amp;&amp; rdev-&gt;pm.dpm_enabled)</span>
<span class="lineNum">    5531 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;pm.dpm.thermal.work);</span>
<span class="lineNum">    5532 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.rptr = rptr;</span>
<span class="lineNum">    5533 </span><span class="lineNoCov">          0 :         atomic_set(&amp;rdev-&gt;ih.lock, 0);</span>
<span class="lineNum">    5534 </span>            : 
<span class="lineNum">    5535 </span>            :         /* make sure wptr hasn't changed while processing */
<span class="lineNum">    5536 </span><span class="lineNoCov">          0 :         wptr = evergreen_get_ih_wptr(rdev);</span>
<span class="lineNum">    5537 </span><span class="lineNoCov">          0 :         if (wptr != rptr)</span>
<span class="lineNum">    5538 </span><span class="lineNoCov">          0 :                 goto restart_ih;</span>
<span class="lineNum">    5539 </span>            : 
<span class="lineNum">    5540 </span><span class="lineNoCov">          0 :         return IRQ_HANDLED;</span>
<a name="5541"><span class="lineNum">    5541 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5542 </span>            : 
<span class="lineNum">    5543 </span><span class="lineNoCov">          0 : static int evergreen_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    5544 </span>            : {
<span class="lineNum">    5545 </span>            :         struct radeon_ring *ring;
<span class="lineNum">    5546 </span>            :         int r;
<span class="lineNum">    5547 </span>            : 
<span class="lineNum">    5548 </span>            :         /* enable pcie gen2 link */
<span class="lineNum">    5549 </span><span class="lineNoCov">          0 :         evergreen_pcie_gen2_enable(rdev);</span>
<span class="lineNum">    5550 </span>            :         /* enable aspm */
<span class="lineNum">    5551 </span><span class="lineNoCov">          0 :         evergreen_program_aspm(rdev);</span>
<span class="lineNum">    5552 </span>            : 
<span class="lineNum">    5553 </span>            :         /* scratch needs to be initialized before MC */
<span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         r = r600_vram_scratch_init(rdev);</span>
<span class="lineNum">    5555 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5556 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5557 </span>            : 
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :         evergreen_mc_program(rdev);</span>
<span class="lineNum">    5559 </span>            : 
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE5(rdev) &amp;&amp; !rdev-&gt;pm.dpm_enabled) {</span>
<span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                 r = ni_mc_load_microcode(rdev);</span>
<span class="lineNum">    5562 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span>
<span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    5565 </span>            :                 }
<span class="lineNum">    5566 </span>            :         }
<span class="lineNum">    5567 </span>            : 
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    5569 </span><span class="lineNoCov">          0 :                 evergreen_agp_enable(rdev);</span>
<span class="lineNum">    5570 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5571 </span><span class="lineNoCov">          0 :                 r = evergreen_pcie_gart_enable(rdev);</span>
<span class="lineNum">    5572 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    5573 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    5574 </span>            :         }
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :         evergreen_gpu_init(rdev);</span>
<span class="lineNum">    5576 </span>            : 
<span class="lineNum">    5577 </span>            :         /* allocate rlc buffers */
<span class="lineNum">    5578 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    5579 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.reg_list = sumo_rlc_save_restore_register_list;</span>
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.reg_list_size =</span>
<span class="lineNum">    5581 </span>            :                         (u32)ARRAY_SIZE(sumo_rlc_save_restore_register_list);
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.cs_data = evergreen_cs_data;</span>
<span class="lineNum">    5583 </span><span class="lineNoCov">          0 :                 r = sumo_rlc_init(rdev);</span>
<span class="lineNum">    5584 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    5585 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to init rlc BOs!\n&quot;);</span>
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    5587 </span>            :                 }
<span class="lineNum">    5588 </span>            :         }
<span class="lineNum">    5589 </span>            : 
<span class="lineNum">    5590 </span>            :         /* allocate wb buffer */
<span class="lineNum">    5591 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    5592 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5593 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5594 </span>            : 
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    5596 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    5598 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5599 </span>            :         }
<span class="lineNum">    5600 </span>            : 
<span class="lineNum">    5601 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_DMA_INDEX);</span>
<span class="lineNum">    5602 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing DMA fences (%d).\n&quot;, r);</span>
<span class="lineNum">    5604 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5605 </span>            :         }
<span class="lineNum">    5606 </span>            : 
<span class="lineNum">    5607 </span><span class="lineNoCov">          0 :         r = uvd_v2_2_resume(rdev);</span>
<span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 :                 r = radeon_fence_driver_start_ring(rdev,</span>
<span class="lineNum">    5610 </span>            :                                                    R600_RING_TYPE_UVD_INDEX);
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    5612 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;UVD fences init error (%d).\n&quot;, r);</span>
<span class="lineNum">    5613 </span>            :         }
<span class="lineNum">    5614 </span>            : 
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5616 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;</span>
<span class="lineNum">    5617 </span>            : 
<span class="lineNum">    5618 </span>            :         /* Enable IRQ */
<span class="lineNum">    5619 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    5620 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    5621 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    5622 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    5623 </span>            :         }
<span class="lineNum">    5624 </span>            : 
<span class="lineNum">    5625 </span><span class="lineNoCov">          0 :         r = r600_irq_init(rdev);</span>
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5627 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: IH init failed (%d).\n&quot;, r);</span>
<span class="lineNum">    5628 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    5629 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5630 </span>            :         }
<span class="lineNum">    5631 </span><span class="lineNoCov">          0 :         evergreen_irq_set(rdev);</span>
<span class="lineNum">    5632 </span>            : 
<span class="lineNum">    5633 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    5634 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, RADEON_WB_CP_RPTR_OFFSET,</span>
<span class="lineNum">    5635 </span>            :                              RADEON_CP_PACKET2);
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5637 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5638 </span>            : 
<span class="lineNum">    5639 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">    5640 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, R600_WB_DMA_RPTR_OFFSET,</span>
<span class="lineNum">    5641 </span>            :                              DMA_PACKET(DMA_PACKET_NOP, 0, 0));
<span class="lineNum">    5642 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5643 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5644 </span>            : 
<span class="lineNum">    5645 </span><span class="lineNoCov">          0 :         r = evergreen_cp_load_microcode(rdev);</span>
<span class="lineNum">    5646 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5647 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5648 </span><span class="lineNoCov">          0 :         r = evergreen_cp_resume(rdev);</span>
<span class="lineNum">    5649 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5650 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5651 </span><span class="lineNoCov">          0 :         r = r600_dma_resume(rdev);</span>
<span class="lineNum">    5652 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5653 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5654 </span>            : 
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">    5656 </span><span class="lineNoCov">          0 :         if (ring-&gt;ring_size) {</span>
<span class="lineNum">    5657 </span><span class="lineNoCov">          0 :                 r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0,</span>
<span class="lineNum">    5658 </span>            :                                      RADEON_CP_PACKET2);
<span class="lineNum">    5659 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :                         r = uvd_v1_0_init(rdev);</span>
<span class="lineNum">    5661 </span>            : 
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: error initializing UVD (%d).\n&quot;, r);</span>
<span class="lineNum">    5664 </span>            :         }
<span class="lineNum">    5665 </span>            : 
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    5667 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5668 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    5669 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5670 </span>            :         }
<span class="lineNum">    5671 </span>            : 
<span class="lineNum">    5672 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">    5673 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5674 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: audio init failed\n&quot;);</span>
<span class="lineNum">    5675 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5676 </span>            :         }
<span class="lineNum">    5677 </span>            : 
<span class="lineNum">    5678 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5679"><span class="lineNum">    5679 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5680 </span>            : 
<span class="lineNum">    5681 </span><span class="lineNoCov">          0 : int evergreen_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    5682 </span>            : {
<span class="lineNum">    5683 </span>            :         int r;
<span class="lineNum">    5684 </span>            : 
<span class="lineNum">    5685 </span>            :         /* reset the asic, the gfx blocks are often in a bad state
<span class="lineNum">    5686 </span>            :          * after the driver is unloaded or after a resume
<span class="lineNum">    5687 </span>            :          */
<span class="lineNum">    5688 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev))</span>
<span class="lineNum">    5689 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed !\n&quot;);</span>
<span class="lineNum">    5690 </span>            :         /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
<span class="lineNum">    5691 </span>            :          * posting will perform necessary task to bring back GPU into good
<span class="lineNum">    5692 </span>            :          * shape.
<span class="lineNum">    5693 </span>            :          */
<span class="lineNum">    5694 </span>            :         /* post card */
<span class="lineNum">    5695 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    5696 </span>            : 
<span class="lineNum">    5697 </span>            :         /* init golden registers */
<span class="lineNum">    5698 </span><span class="lineNoCov">          0 :         evergreen_init_golden_registers(rdev);</span>
<span class="lineNum">    5699 </span>            : 
<span class="lineNum">    5700 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.pm_method == PM_METHOD_DPM)</span>
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :                 radeon_pm_resume(rdev);</span>
<span class="lineNum">    5702 </span>            : 
<span class="lineNum">    5703 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    5704 </span><span class="lineNoCov">          0 :         r = evergreen_startup(rdev);</span>
<span class="lineNum">    5705 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;evergreen startup failed on resume\n&quot;);</span>
<span class="lineNum">    5707 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5709 </span>            :         }
<span class="lineNum">    5710 </span>            : 
<span class="lineNum">    5711 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    5712 </span>            : 
<a name="5713"><span class="lineNum">    5713 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5714 </span>            : 
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 : int evergreen_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    5716 </span>            : {
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    5718 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    5719 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :         radeon_uvd_suspend(rdev);</span>
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :         r700_cp_stop(rdev);</span>
<span class="lineNum">    5722 </span><span class="lineNoCov">          0 :         r600_dma_stop(rdev);</span>
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :         evergreen_irq_suspend(rdev);</span>
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 :         evergreen_pcie_gart_disable(rdev);</span>
<span class="lineNum">    5726 </span>            : 
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    5728 </span>            : }
<span class="lineNum">    5729 </span>            : 
<span class="lineNum">    5730 </span>            : /* Plan is to move initialization in that function and use
<span class="lineNum">    5731 </span>            :  * helper function so that radeon_device_init pretty much
<span class="lineNum">    5732 </span>            :  * do nothing more than calling asic specific function. This
<span class="lineNum">    5733 </span>            :  * should also allow to remove a bunch of callback function
<a name="5734"><span class="lineNum">    5734 </span>            :  * like vram_info.</a>
<span class="lineNum">    5735 </span>            :  */
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 : int evergreen_init(struct radeon_device *rdev)</span>
<span class="lineNum">    5737 </span>            : {
<span class="lineNum">    5738 </span>            :         int r;
<span class="lineNum">    5739 </span>            : 
<span class="lineNum">    5740 </span>            :         /* Read BIOS */
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    5742 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    5743 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    5744 </span>            :         }
<span class="lineNum">    5745 </span>            :         /* Must be an ATOMBIOS */
<span class="lineNum">    5746 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for evergreen GPU\n&quot;);</span>
<span class="lineNum">    5748 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5749 </span>            :         }
<span class="lineNum">    5750 </span><span class="lineNoCov">          0 :         r = radeon_atombios_init(rdev);</span>
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5752 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5753 </span>            :         /* reset the asic, the gfx blocks are often in a bad state
<span class="lineNum">    5754 </span>            :          * after the driver is unloaded or after a resume
<span class="lineNum">    5755 </span>            :          */
<span class="lineNum">    5756 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev))</span>
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed !\n&quot;);</span>
<span class="lineNum">    5758 </span>            :         /* Post card if necessary */
<span class="lineNum">    5759 </span><span class="lineNoCov">          0 :         if (!radeon_card_posted(rdev)) {</span>
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;bios) {</span>
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Card not posted and no BIOS - ignoring\n&quot;);</span>
<span class="lineNum">    5762 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    5763 </span>            :                 }
<span class="lineNum">    5764 </span>            :                 DRM_INFO(&quot;GPU not posted. posting now...\n&quot;);
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    5766 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5767 </span>            :         /* init golden registers */
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :         evergreen_init_golden_registers(rdev);</span>
<span class="lineNum">    5769 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    5770 </span><span class="lineNoCov">          0 :         r600_scratch_init(rdev);</span>
<span class="lineNum">    5771 </span>            :         /* Initialize surface registers */
<span class="lineNum">    5772 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    5773 </span>            :         /* Initialize clocks */
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    5775 </span>            :         /* Fence driver */
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5779 </span>            :         /* initialize AGP */
<span class="lineNum">    5780 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">    5782 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    5783 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">    5784 </span>            :         }
<span class="lineNum">    5785 </span>            :         /* initialize memory controller */
<span class="lineNum">    5786 </span><span class="lineNoCov">          0 :         r = evergreen_mc_init(rdev);</span>
<span class="lineNum">    5787 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5789 </span>            :         /* Memory manager */
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    5791 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5792 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5793 </span>            : 
<span class="lineNum">    5794 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE5(rdev)) {</span>
<span class="lineNum">    5795 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw || !rdev-&gt;mc_fw) {</span>
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 :                         r = ni_init_microcode(rdev);</span>
<span class="lineNum">    5797 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    5798 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    5799 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    5800 </span>            :                         }
<span class="lineNum">    5801 </span>            :                 }
<span class="lineNum">    5802 </span>            :         } else {
<span class="lineNum">    5803 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw) {</span>
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :                         r = r600_init_microcode(rdev);</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    5806 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    5807 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    5808 </span>            :                         }
<span class="lineNum">    5809 </span>            :                 }
<span class="lineNum">    5810 </span>            :         }
<span class="lineNum">    5811 </span>            : 
<span class="lineNum">    5812 </span>            :         /* Initialize power management */
<span class="lineNum">    5813 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    5814 </span>            : 
<span class="lineNum">    5815 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    5816 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024);</span>
<span class="lineNum">    5817 </span>            : 
<span class="lineNum">    5818 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    5819 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX], 64 * 1024);</span>
<span class="lineNum">    5820 </span>            : 
<span class="lineNum">    5821 </span><span class="lineNoCov">          0 :         r = radeon_uvd_init(rdev);</span>
<span class="lineNum">    5822 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    5823 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :                 r600_ring_init(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX],</span>
<span class="lineNum">    5825 </span>            :                                4096);
<span class="lineNum">    5826 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5827 </span>            : 
<span class="lineNum">    5828 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ring_obj = NULL;</span>
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 :         r600_ih_ring_init(rdev, 64 * 1024);</span>
<span class="lineNum">    5830 </span>            : 
<span class="lineNum">    5831 </span><span class="lineNoCov">          0 :         r = r600_pcie_gart_init(rdev);</span>
<span class="lineNum">    5832 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5833 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    5834 </span>            : 
<span class="lineNum">    5835 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    5836 </span><span class="lineNoCov">          0 :         r = evergreen_startup(rdev);</span>
<span class="lineNum">    5837 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    5839 </span><span class="lineNoCov">          0 :                 r700_cp_fini(rdev);</span>
<span class="lineNum">    5840 </span><span class="lineNoCov">          0 :                 r600_dma_fini(rdev);</span>
<span class="lineNum">    5841 </span><span class="lineNoCov">          0 :                 r600_irq_fini(rdev);</span>
<span class="lineNum">    5842 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    5843 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    5844 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    5845 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    5846 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    5847 </span><span class="lineNoCov">          0 :                 evergreen_pcie_gart_fini(rdev);</span>
<span class="lineNum">    5848 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    5849 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5850 </span>            : 
<span class="lineNum">    5851 </span>            :         /* Don't start up if the MC ucode is missing on BTC parts.
<span class="lineNum">    5852 </span>            :          * The default clocks and voltages before the MC ucode
<span class="lineNum">    5853 </span>            :          * is loaded are not suffient for advanced operations.
<span class="lineNum">    5854 </span>            :          */
<span class="lineNum">    5855 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE5(rdev)) {</span>
<span class="lineNum">    5856 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;mc_fw &amp;&amp; !(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    5857 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: MC ucode required for NI+.\n&quot;);</span>
<span class="lineNum">    5858 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    5859 </span>            :                 }
<span class="lineNum">    5860 </span>            :         }
<span class="lineNum">    5861 </span>            : 
<span class="lineNum">    5862 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5863"><span class="lineNum">    5863 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5864 </span>            : 
<span class="lineNum">    5865 </span><span class="lineNoCov">          0 : void evergreen_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    5866 </span>            : {
<span class="lineNum">    5867 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    5868 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    5869 </span><span class="lineNoCov">          0 :         r700_cp_fini(rdev);</span>
<span class="lineNum">    5870 </span><span class="lineNoCov">          0 :         r600_dma_fini(rdev);</span>
<span class="lineNum">    5871 </span><span class="lineNoCov">          0 :         r600_irq_fini(rdev);</span>
<span class="lineNum">    5872 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 :                 sumo_rlc_fini(rdev);</span>
<span class="lineNum">    5874 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    5876 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    5877 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    5878 </span><span class="lineNoCov">          0 :         radeon_uvd_fini(rdev);</span>
<span class="lineNum">    5879 </span><span class="lineNoCov">          0 :         evergreen_pcie_gart_fini(rdev);</span>
<span class="lineNum">    5880 </span><span class="lineNoCov">          0 :         r600_vram_scratch_fini(rdev);</span>
<span class="lineNum">    5881 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    5882 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    5883 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">    5884 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    5885 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    5887 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="5888"><span class="lineNum">    5888 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5889 </span>            : 
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 : void evergreen_pcie_gen2_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    5891 </span>            : {
<span class="lineNum">    5892 </span>            :         u32 link_width_cntl, speed_cntl;
<span class="lineNum">    5893 </span><span class="lineNoCov">          0 :         u32 mask;</span>
<span class="lineNum">    5894 </span>            : 
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 :         if (radeon_pcie_gen2 == 0)</span>
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5897 </span>            : 
<span class="lineNum">    5898 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    5899 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5900 </span>            : 
<span class="lineNum">    5901 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    5902 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5903 </span>            : 
<span class="lineNum">    5904 </span>            :         /* x2 cards have a special sequence */
<span class="lineNum">    5905 </span><span class="lineNoCov">          0 :         if (ASIC_IS_X2(rdev))</span>
<span class="lineNum">    5906 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5907 </span>            : 
<span class="lineNum">    5908 </span><span class="lineNoCov">          0 :         if (drm_pcie_get_speed_cap_mask(rdev-&gt;ddev, &amp;mask))</span>
<span class="lineNum">    5909 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5910 </span>            : 
<span class="lineNum">    5911 </span><span class="lineNoCov">          0 :         if (!(mask &amp; (DRM_PCIE_SPEED_50|DRM_PCIE_SPEED_80)))</span>
<span class="lineNum">    5912 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5913 </span>            : 
<span class="lineNum">    5914 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    5915 </span><span class="lineNoCov">          0 :         if (speed_cntl &amp; LC_CURRENT_DATA_RATE) {</span>
<span class="lineNum">    5916 </span>            :                 DRM_INFO(&quot;PCIE gen 2 link speeds already enabled\n&quot;);
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5918 </span>            :         }
<span class="lineNum">    5919 </span>            : 
<span class="lineNum">    5920 </span>            :         DRM_INFO(&quot;enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n&quot;);
<span class="lineNum">    5921 </span>            : 
<span class="lineNum">    5922 </span><span class="lineNoCov">          0 :         if ((speed_cntl &amp; LC_OTHER_SIDE_EVER_SENT_GEN2) ||</span>
<span class="lineNum">    5923 </span><span class="lineNoCov">          0 :             (speed_cntl &amp; LC_OTHER_SIDE_SUPPORTS_GEN2)) {</span>
<span class="lineNum">    5924 </span>            : 
<span class="lineNum">    5925 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    5926 </span><span class="lineNoCov">          0 :                 link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    5927 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    5928 </span>            : 
<span class="lineNum">    5929 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    5930 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN;</span>
<span class="lineNum">    5931 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    5932 </span>            : 
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    5934 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    5935 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    5936 </span>            : 
<span class="lineNum">    5937 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    5938 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    5939 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    5940 </span>            : 
<span class="lineNum">    5941 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    5942 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_GEN2_EN_STRAP;</span>
<span class="lineNum">    5943 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    5944 </span>            : 
<span class="lineNum">    5945 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5946 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    5947 </span>            :                 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
<span class="lineNum">    5948 </span>            :                 if (1)
<span class="lineNum">    5949 </span><span class="lineNoCov">          0 :                         link_width_cntl |= LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    5950 </span>            :                 else
<span class="lineNum">    5951 </span>            :                         link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;
<span class="lineNum">    5952 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    5953 </span>            :         }
<a name="5954"><span class="lineNum">    5954 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5955 </span>            : 
<span class="lineNum">    5956 </span><span class="lineNoCov">          0 : void evergreen_program_aspm(struct radeon_device *rdev)</span>
<span class="lineNum">    5957 </span>            : {
<span class="lineNum">    5958 </span>            :         u32 data, orig;
<span class="lineNum">    5959 </span>            :         u32 pcie_lc_cntl, pcie_lc_cntl_old;
<span class="lineNum">    5960 </span>            :         bool disable_l0s, disable_l1 = false, disable_plloff_in_l1 = false;
<span class="lineNum">    5961 </span>            :         /* fusion_platform = true
<span class="lineNum">    5962 </span>            :          * if the system is a fusion system
<span class="lineNum">    5963 </span>            :          * (APU or DGPU in a fusion system).
<span class="lineNum">    5964 </span>            :          * todo: check if the system is a fusion platform.
<span class="lineNum">    5965 </span>            :          */
<span class="lineNum">    5966 </span>            :         bool fusion_platform = false;
<span class="lineNum">    5967 </span>            : 
<span class="lineNum">    5968 </span><span class="lineNoCov">          0 :         if (radeon_aspm == 0)</span>
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5970 </span>            : 
<span class="lineNum">    5971 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    5972 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5973 </span>            : 
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    5975 </span>            :         case CHIP_CYPRESS:
<span class="lineNum">    5976 </span>            :         case CHIP_HEMLOCK:
<span class="lineNum">    5977 </span>            :         case CHIP_JUNIPER:
<span class="lineNum">    5978 </span>            :         case CHIP_REDWOOD:
<span class="lineNum">    5979 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    5980 </span>            :         case CHIP_SUMO:
<span class="lineNum">    5981 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    5982 </span>            :         case CHIP_PALM:
<span class="lineNum">    5983 </span>            :         case CHIP_ARUBA:
<span class="lineNum">    5984 </span>            :                 disable_l0s = true;
<span class="lineNum">    5985 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5986 </span>            :         default:
<span class="lineNum">    5987 </span>            :                 disable_l0s = false;
<span class="lineNum">    5988 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5989 </span>            :         }
<span class="lineNum">    5990 </span>            : 
<span class="lineNum">    5991 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    5992 </span><span class="lineNoCov">          0 :                 fusion_platform = true; /* XXX also dGPUs in a fusion system */</span>
<span class="lineNum">    5993 </span>            : 
<span class="lineNum">    5994 </span><span class="lineNoCov">          0 :         data = orig = RREG32_PIF_PHY0(PB0_PIF_PAIRING);</span>
<span class="lineNum">    5995 </span><span class="lineNoCov">          0 :         if (fusion_platform)</span>
<span class="lineNum">    5996 </span><span class="lineNoCov">          0 :                 data &amp;= ~MULTI_PIF;</span>
<span class="lineNum">    5997 </span>            :         else
<span class="lineNum">    5998 </span><span class="lineNoCov">          0 :                 data |= MULTI_PIF;</span>
<span class="lineNum">    5999 </span><span class="lineNoCov">          0 :         if (data != orig)</span>
<span class="lineNum">    6000 </span><span class="lineNoCov">          0 :                 WREG32_PIF_PHY0(PB0_PIF_PAIRING, data);</span>
<span class="lineNum">    6001 </span>            : 
<span class="lineNum">    6002 </span><span class="lineNoCov">          0 :         data = orig = RREG32_PIF_PHY1(PB1_PIF_PAIRING);</span>
<span class="lineNum">    6003 </span><span class="lineNoCov">          0 :         if (fusion_platform)</span>
<span class="lineNum">    6004 </span><span class="lineNoCov">          0 :                 data &amp;= ~MULTI_PIF;</span>
<span class="lineNum">    6005 </span>            :         else
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :                 data |= MULTI_PIF;</span>
<span class="lineNum">    6007 </span><span class="lineNoCov">          0 :         if (data != orig)</span>
<span class="lineNum">    6008 </span><span class="lineNoCov">          0 :                 WREG32_PIF_PHY1(PB1_PIF_PAIRING, data);</span>
<span class="lineNum">    6009 </span>            : 
<span class="lineNum">    6010 </span><span class="lineNoCov">          0 :         pcie_lc_cntl = pcie_lc_cntl_old = RREG32_PCIE_PORT(PCIE_LC_CNTL);</span>
<span class="lineNum">    6011 </span><span class="lineNoCov">          0 :         pcie_lc_cntl &amp;= ~(LC_L0S_INACTIVITY_MASK | LC_L1_INACTIVITY_MASK);</span>
<span class="lineNum">    6012 </span><span class="lineNoCov">          0 :         if (!disable_l0s) {</span>
<span class="lineNum">    6013 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_BARTS)</span>
<span class="lineNum">    6014 </span><span class="lineNoCov">          0 :                         pcie_lc_cntl |= LC_L0S_INACTIVITY(7);</span>
<span class="lineNum">    6015 </span>            :                 else
<span class="lineNum">    6016 </span><span class="lineNoCov">          0 :                         pcie_lc_cntl |= LC_L0S_INACTIVITY(3);</span>
<span class="lineNum">    6017 </span>            :         }
<span class="lineNum">    6018 </span>            : 
<span class="lineNum">    6019 </span><span class="lineNoCov">          0 :         if (!disable_l1) {</span>
<span class="lineNum">    6020 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_BARTS)</span>
<span class="lineNum">    6021 </span><span class="lineNoCov">          0 :                         pcie_lc_cntl |= LC_L1_INACTIVITY(7);</span>
<span class="lineNum">    6022 </span>            :                 else
<span class="lineNum">    6023 </span><span class="lineNoCov">          0 :                         pcie_lc_cntl |= LC_L1_INACTIVITY(8);</span>
<span class="lineNum">    6024 </span>            : 
<span class="lineNum">    6025 </span><span class="lineNoCov">          0 :                 if (!disable_plloff_in_l1) {</span>
<span class="lineNum">    6026 </span><span class="lineNoCov">          0 :                         data = orig = RREG32_PIF_PHY0(PB0_PIF_PWRDOWN_0);</span>
<span class="lineNum">    6027 </span><span class="lineNoCov">          0 :                         data &amp;= ~(PLL_POWER_STATE_IN_OFF_0_MASK | PLL_POWER_STATE_IN_TXS2_0_MASK);</span>
<span class="lineNum">    6028 </span><span class="lineNoCov">          0 :                         data |= PLL_POWER_STATE_IN_OFF_0(7) | PLL_POWER_STATE_IN_TXS2_0(7);</span>
<span class="lineNum">    6029 </span><span class="lineNoCov">          0 :                         if (data != orig)</span>
<span class="lineNum">    6030 </span><span class="lineNoCov">          0 :                                 WREG32_PIF_PHY0(PB0_PIF_PWRDOWN_0, data);</span>
<span class="lineNum">    6031 </span>            : 
<span class="lineNum">    6032 </span><span class="lineNoCov">          0 :                         data = orig = RREG32_PIF_PHY0(PB0_PIF_PWRDOWN_1);</span>
<span class="lineNum">    6033 </span><span class="lineNoCov">          0 :                         data &amp;= ~(PLL_POWER_STATE_IN_OFF_1_MASK | PLL_POWER_STATE_IN_TXS2_1_MASK);</span>
<span class="lineNum">    6034 </span><span class="lineNoCov">          0 :                         data |= PLL_POWER_STATE_IN_OFF_1(7) | PLL_POWER_STATE_IN_TXS2_1(7);</span>
<span class="lineNum">    6035 </span><span class="lineNoCov">          0 :                         if (data != orig)</span>
<span class="lineNum">    6036 </span><span class="lineNoCov">          0 :                                 WREG32_PIF_PHY0(PB0_PIF_PWRDOWN_1, data);</span>
<span class="lineNum">    6037 </span>            : 
<span class="lineNum">    6038 </span><span class="lineNoCov">          0 :                         data = orig = RREG32_PIF_PHY1(PB1_PIF_PWRDOWN_0);</span>
<span class="lineNum">    6039 </span><span class="lineNoCov">          0 :                         data &amp;= ~(PLL_POWER_STATE_IN_OFF_0_MASK | PLL_POWER_STATE_IN_TXS2_0_MASK);</span>
<span class="lineNum">    6040 </span><span class="lineNoCov">          0 :                         data |= PLL_POWER_STATE_IN_OFF_0(7) | PLL_POWER_STATE_IN_TXS2_0(7);</span>
<span class="lineNum">    6041 </span><span class="lineNoCov">          0 :                         if (data != orig)</span>
<span class="lineNum">    6042 </span><span class="lineNoCov">          0 :                                 WREG32_PIF_PHY1(PB1_PIF_PWRDOWN_0, data);</span>
<span class="lineNum">    6043 </span>            : 
<span class="lineNum">    6044 </span><span class="lineNoCov">          0 :                         data = orig = RREG32_PIF_PHY1(PB1_PIF_PWRDOWN_1);</span>
<span class="lineNum">    6045 </span><span class="lineNoCov">          0 :                         data &amp;= ~(PLL_POWER_STATE_IN_OFF_1_MASK | PLL_POWER_STATE_IN_TXS2_1_MASK);</span>
<span class="lineNum">    6046 </span><span class="lineNoCov">          0 :                         data |= PLL_POWER_STATE_IN_OFF_1(7) | PLL_POWER_STATE_IN_TXS2_1(7);</span>
<span class="lineNum">    6047 </span><span class="lineNoCov">          0 :                         if (data != orig)</span>
<span class="lineNum">    6048 </span><span class="lineNoCov">          0 :                                 WREG32_PIF_PHY1(PB1_PIF_PWRDOWN_1, data);</span>
<span class="lineNum">    6049 </span>            : 
<span class="lineNum">    6050 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_BARTS) {</span>
<span class="lineNum">    6051 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY0(PB0_PIF_PWRDOWN_0);</span>
<span class="lineNum">    6052 </span><span class="lineNoCov">          0 :                                 data &amp;= ~PLL_RAMP_UP_TIME_0_MASK;</span>
<span class="lineNum">    6053 </span><span class="lineNoCov">          0 :                                 data |= PLL_RAMP_UP_TIME_0(4);</span>
<span class="lineNum">    6054 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6055 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY0(PB0_PIF_PWRDOWN_0, data);</span>
<span class="lineNum">    6056 </span>            : 
<span class="lineNum">    6057 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY0(PB0_PIF_PWRDOWN_1);</span>
<span class="lineNum">    6058 </span><span class="lineNoCov">          0 :                                 data &amp;= ~PLL_RAMP_UP_TIME_1_MASK;</span>
<span class="lineNum">    6059 </span><span class="lineNoCov">          0 :                                 data |= PLL_RAMP_UP_TIME_1(4);</span>
<span class="lineNum">    6060 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6061 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY0(PB0_PIF_PWRDOWN_1, data);</span>
<span class="lineNum">    6062 </span>            : 
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY1(PB1_PIF_PWRDOWN_0);</span>
<span class="lineNum">    6064 </span><span class="lineNoCov">          0 :                                 data &amp;= ~PLL_RAMP_UP_TIME_0_MASK;</span>
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 :                                 data |= PLL_RAMP_UP_TIME_0(4);</span>
<span class="lineNum">    6066 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6067 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY1(PB1_PIF_PWRDOWN_0, data);</span>
<span class="lineNum">    6068 </span>            : 
<span class="lineNum">    6069 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY1(PB1_PIF_PWRDOWN_1);</span>
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :                                 data &amp;= ~PLL_RAMP_UP_TIME_1_MASK;</span>
<span class="lineNum">    6071 </span><span class="lineNoCov">          0 :                                 data |= PLL_RAMP_UP_TIME_1(4);</span>
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6073 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY1(PB1_PIF_PWRDOWN_1, data);</span>
<span class="lineNum">    6074 </span>            :                         }
<span class="lineNum">    6075 </span>            : 
<span class="lineNum">    6076 </span><span class="lineNoCov">          0 :                         data = orig = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    6077 </span><span class="lineNoCov">          0 :                         data &amp;= ~LC_DYN_LANES_PWR_STATE_MASK;</span>
<span class="lineNum">    6078 </span><span class="lineNoCov">          0 :                         data |= LC_DYN_LANES_PWR_STATE(3);</span>
<span class="lineNum">    6079 </span><span class="lineNoCov">          0 :                         if (data != orig)</span>
<span class="lineNum">    6080 </span><span class="lineNoCov">          0 :                                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, data);</span>
<span class="lineNum">    6081 </span>            : 
<span class="lineNum">    6082 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_BARTS) {</span>
<span class="lineNum">    6083 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY0(PB0_PIF_CNTL);</span>
<span class="lineNum">    6084 </span><span class="lineNoCov">          0 :                                 data &amp;= ~LS2_EXIT_TIME_MASK;</span>
<span class="lineNum">    6085 </span><span class="lineNoCov">          0 :                                 data |= LS2_EXIT_TIME(1);</span>
<span class="lineNum">    6086 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6087 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY0(PB0_PIF_CNTL, data);</span>
<span class="lineNum">    6088 </span>            : 
<span class="lineNum">    6089 </span><span class="lineNoCov">          0 :                                 data = orig = RREG32_PIF_PHY1(PB1_PIF_CNTL);</span>
<span class="lineNum">    6090 </span><span class="lineNoCov">          0 :                                 data &amp;= ~LS2_EXIT_TIME_MASK;</span>
<span class="lineNum">    6091 </span><span class="lineNoCov">          0 :                                 data |= LS2_EXIT_TIME(1);</span>
<span class="lineNum">    6092 </span><span class="lineNoCov">          0 :                                 if (data != orig)</span>
<span class="lineNum">    6093 </span><span class="lineNoCov">          0 :                                         WREG32_PIF_PHY1(PB1_PIF_CNTL, data);</span>
<span class="lineNum">    6094 </span>            :                         }
<span class="lineNum">    6095 </span>            :                 }
<span class="lineNum">    6096 </span>            :         }
<span class="lineNum">    6097 </span>            : 
<span class="lineNum">    6098 </span>            :         /* evergreen parts only */
<span class="lineNum">    6099 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_BARTS)</span>
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :                 pcie_lc_cntl |= LC_PMI_TO_L1_DIS;</span>
<span class="lineNum">    6101 </span>            : 
<span class="lineNum">    6102 </span><span class="lineNoCov">          0 :         if (pcie_lc_cntl != pcie_lc_cntl_old)</span>
<span class="lineNum">    6103 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_CNTL, pcie_lc_cntl);</span>
<span class="lineNum">    6104 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
