$date
	Thu Nov 20 01:43:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 4 % data_we [3:0] $end
$var wire 32 & data_wdata [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 ( data_rdata [31:0] $end
$var wire 32 ) data_addr [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$var integer 32 . trace_fd [31:0] $end
$scope module dut $end
$var wire 1 / branch_taken_e $end
$var wire 1 * clk $end
$var wire 32 0 data_addr [31:0] $end
$var wire 32 1 data_wdata [31:0] $end
$var wire 1 2 dbg_branch_taken $end
$var wire 1 3 dbg_bubble_ex $end
$var wire 32 4 dbg_busy_vec [31:0] $end
$var wire 1 5 dbg_fwd_rs1 $end
$var wire 1 6 dbg_fwd_rs2 $end
$var wire 32 7 dbg_instr_d [31:0] $end
$var wire 32 8 dbg_instr_e [31:0] $end
$var wire 32 9 dbg_instr_f [31:0] $end
$var wire 32 : dbg_pc_f [31:0] $end
$var wire 32 ; dbg_result_e [31:0] $end
$var wire 1 < dbg_stall $end
$var wire 32 = instr0_f [31:0] $end
$var wire 32 > instr1_f [31:0] $end
$var wire 32 ? instr_addr [31:0] $end
$var wire 1 @ is_load_ex $end
$var wire 1 A issue_slot0 $end
$var wire 1 B issue_slot1 $end
$var wire 1 + rst $end
$var wire 1 C use_rs2_d $end
$var wire 1 D use_rs2_1_d $end
$var wire 1 E use_rs1_d $end
$var wire 1 F use_rs1_1_d $end
$var wire 1 G stall_if_id $end
$var wire 1 H slot1_valid $end
$var wire 1 I slot0_valid $end
$var wire 32 J rs2_val_d_fwd [31:0] $end
$var wire 32 K rs2_val_d [31:0] $end
$var wire 32 L rs2_val1_d_fwd [31:0] $end
$var wire 32 M rs2_val1_d [31:0] $end
$var wire 5 N rs2_d [4:0] $end
$var wire 5 O rs2_1_d [4:0] $end
$var wire 32 P rs1_val_d_fwd [31:0] $end
$var wire 32 Q rs1_val_d [31:0] $end
$var wire 32 R rs1_val1_d_fwd [31:0] $end
$var wire 32 S rs1_val1_d [31:0] $end
$var wire 5 T rs1_d [4:0] $end
$var wire 5 U rs1_1_d [4:0] $end
$var wire 5 V rd_d [4:0] $end
$var wire 5 W rd1_d [4:0] $end
$var wire 1 X prod_is_load_rs2 $end
$var wire 1 Y prod_is_load_rs1 $end
$var wire 32 Z pc_plus8_f [31:0] $end
$var wire 32 [ pc_plus4_f [31:0] $end
$var wire 32 \ pc_next [31:0] $end
$var wire 32 ] load_pending_vec [31:0] $end
$var wire 1 ^ issue_slot1_raw $end
$var wire 1 _ issue_slot0_raw $end
$var wire 32 ` instr_rdata1 [31:0] $end
$var wire 32 a instr_rdata [31:0] $end
$var wire 32 b instr_addr1 [31:0] $end
$var wire 32 c imm_d [31:0] $end
$var wire 32 d imm1_d [31:0] $end
$var wire 1 e hazard_rs2 $end
$var wire 1 f hazard_rs1 $end
$var wire 1 g fwd_rs2_en $end
$var wire 1 h fwd_rs1_en $end
$var wire 4 i data_we [3:0] $end
$var wire 1 ' data_re $end
$var wire 32 j data_rdata [31:0] $end
$var wire 26 k ctrl_d [25:0] $end
$var wire 26 l ctrl1_d [25:0] $end
$var wire 32 m busy_vec [31:0] $end
$var wire 32 n addr_e0 [31:0] $end
$var parameter 32 o NOP $end
$var reg 32 p alu_result_e0 [31:0] $end
$var reg 32 q alu_result_e1 [31:0] $end
$var reg 4 r be_e [3:0] $end
$var reg 1 s branch_cond_e $end
$var reg 32 t branch_target_e [31:0] $end
$var reg 1 u bubble_ex $end
$var reg 26 v de1_ctrl [25:0] $end
$var reg 32 w de1_imm [31:0] $end
$var reg 32 x de1_instr [31:0] $end
$var reg 32 y de1_pc [31:0] $end
$var reg 5 z de1_rd [4:0] $end
$var reg 5 { de1_rs1 [4:0] $end
$var reg 32 | de1_rs1_val [31:0] $end
$var reg 5 } de1_rs2 [4:0] $end
$var reg 32 ~ de1_rs2_val [31:0] $end
$var reg 26 !" de_ctrl [25:0] $end
$var reg 32 "" de_imm [31:0] $end
$var reg 32 #" de_instr [31:0] $end
$var reg 32 $" de_pc [31:0] $end
$var reg 5 %" de_rd [4:0] $end
$var reg 5 &" de_rs1 [4:0] $end
$var reg 32 '" de_rs1_val [31:0] $end
$var reg 5 (" de_rs2 [4:0] $end
$var reg 32 )" de_rs2_val [31:0] $end
$var reg 32 *" fd_instr [31:0] $end
$var reg 32 +" fd_instr1 [31:0] $end
$var reg 32 ," fd_pc [31:0] $end
$var reg 32 -" load_data_e0 [31:0] $end
$var reg 32 ." op1_e0 [31:0] $end
$var reg 32 /" op1_e1 [31:0] $end
$var reg 32 0" op2_e0 [31:0] $end
$var reg 32 1" op2_e1 [31:0] $end
$var reg 32 2" pc_f [31:0] $end
$var reg 32 3" wb_data_e0 [31:0] $end
$var reg 32 4" wb_data_e1 [31:0] $end
$var reg 32 5" wdata_e [31:0] $end
$scope module u_decoder $end
$var wire 32 6" instr [31:0] $end
$var wire 5 7" rs2 [4:0] $end
$var wire 5 8" rs1 [4:0] $end
$var wire 5 9" rd [4:0] $end
$var wire 7 :" opcode [6:0] $end
$var wire 7 ;" funct7 [6:0] $end
$var wire 3 <" funct3 [2:0] $end
$var reg 26 =" ctrl [25:0] $end
$var reg 1 E use_rs1 $end
$var reg 1 C use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 >" instr [31:0] $end
$var wire 5 ?" rs2 [4:0] $end
$var wire 5 @" rs1 [4:0] $end
$var wire 5 A" rd [4:0] $end
$var wire 7 B" opcode [6:0] $end
$var wire 7 C" funct7 [6:0] $end
$var wire 3 D" funct3 [2:0] $end
$var reg 26 E" ctrl [25:0] $end
$var reg 1 F use_rs1 $end
$var reg 1 D use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 F" ex0_result [31:0] $end
$var wire 32 G" ex1_result [31:0] $end
$var wire 1 @ is_load_ex0 $end
$var wire 1 H" is_load_ex1 $end
$var wire 5 I" rd_ex0 [4:0] $end
$var wire 5 J" rd_ex1 [4:0] $end
$var wire 1 K" reg_write_ex0 $end
$var wire 1 L" reg_write_ex1 $end
$var wire 5 M" rs1_0_id [4:0] $end
$var wire 5 N" rs1_1_id [4:0] $end
$var wire 5 O" rs2_0_id [4:0] $end
$var wire 5 P" rs2_1_id [4:0] $end
$var wire 32 Q" rs2_1_reg [31:0] $end
$var wire 32 R" rs2_0_reg [31:0] $end
$var wire 32 S" rs1_1_reg [31:0] $end
$var wire 32 T" rs1_0_reg [31:0] $end
$var reg 32 U" fwd_rs1_0 [31:0] $end
$var reg 1 h fwd_rs1_0_en $end
$var reg 32 V" fwd_rs1_1 [31:0] $end
$var reg 32 W" fwd_rs2_0 [31:0] $end
$var reg 1 g fwd_rs2_0_en $end
$var reg 32 X" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 Y" imm_sel [2:0] $end
$var wire 32 Z" instr [31:0] $end
$var reg 32 [" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 \" imm_sel [2:0] $end
$var wire 32 ]" instr [31:0] $end
$var reg 32 ^" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 26 _" ctrl0 [25:0] $end
$var wire 26 `" ctrl1 [25:0] $end
$var wire 5 a" rd_0 [4:0] $end
$var wire 5 b" rd_1 [4:0] $end
$var wire 5 c" rs1_0 [4:0] $end
$var wire 5 d" rs1_1 [4:0] $end
$var wire 5 e" rs2_0 [4:0] $end
$var wire 5 f" rs2_1 [4:0] $end
$var wire 1 E use_rs1_0 $end
$var wire 1 F use_rs1_1 $end
$var wire 1 C use_rs2_0 $end
$var wire 1 D use_rs2_1 $end
$var wire 32 g" load_pending_vec [31:0] $end
$var wire 32 h" busy_vec [31:0] $end
$var reg 1 i" branch0 $end
$var reg 1 j" branch1 $end
$var reg 1 k" branch1_conflict $end
$var reg 1 l" hazard1 $end
$var reg 1 _ issue_slot0 $end
$var reg 1 ^ issue_slot1 $end
$var reg 1 m" load0 $end
$var reg 1 n" load_use0 $end
$var reg 1 o" load_use_same_cycle $end
$var reg 1 p" mem0 $end
$var reg 1 q" mem1 $end
$var reg 1 r" mem_conflict $end
$var reg 1 s" raw10 $end
$var reg 1 t" rs1_0_valid $end
$var reg 1 u" rs1_1_valid $end
$var reg 1 v" rs2_0_valid $end
$var reg 1 w" rs2_1_valid $end
$var reg 1 x" sb_load_use1 $end
$var reg 1 y" sb_raw1 $end
$var reg 1 z" sb_waw1 $end
$var reg 1 G stall_if $end
$var reg 1 {" war10 $end
$var reg 1 |" waw10 $end
$var reg 1 }" write0 $end
$var reg 1 ~" write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 * clk $end
$var wire 1 @ is_load0_ex $end
$var wire 1 !# is_load1_ex $end
$var wire 5 "# rd0_ex [4:0] $end
$var wire 1 ## rd0_write_en_ex $end
$var wire 5 $# rd1_ex [4:0] $end
$var wire 1 %# rd1_write_en_ex $end
$var wire 5 &# rs1_id [4:0] $end
$var wire 5 '# rs2_id [4:0] $end
$var wire 1 + rst $end
$var wire 1 E use_rs1_id $end
$var wire 1 C use_rs2_id $end
$var reg 32 (# busy_vec [31:0] $end
$var reg 1 f hazard_rs1 $end
$var reg 1 e hazard_rs2 $end
$var reg 32 )# load_pending_vec [31:0] $end
$var reg 1 Y producer_is_load_rs1 $end
$var reg 1 X producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 *# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 +# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 * clk $end
$var wire 5 ,# raddr0_1 [4:0] $end
$var wire 5 -# raddr0_2 [4:0] $end
$var wire 5 .# raddr1_1 [4:0] $end
$var wire 5 /# raddr1_2 [4:0] $end
$var wire 1 + rst $end
$var wire 5 0# waddr0 [4:0] $end
$var wire 5 1# waddr1 [4:0] $end
$var wire 32 2# wdata0 [31:0] $end
$var wire 32 3# wdata1 [31:0] $end
$var wire 1 4# we0 $end
$var wire 1 5# we1 $end
$var wire 32 6# rdata1_2 [31:0] $end
$var wire 32 7# rdata1_1 [31:0] $end
$var wire 32 8# rdata0_2 [31:0] $end
$var wire 32 9# rdata0_1 [31:0] $end
$var integer 32 :# i [31:0] $end
$upscope $end
$scope begin $unm_blk_48 $end
$var reg 8 ;# b [7:0] $end
$upscope $end
$scope begin $unm_blk_49 $end
$var reg 8 <# b [7:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 16 =# h [15:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 16 ># h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 * clk $end
$var wire 32 ?# data_addr [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 @# data_wdata [31:0] $end
$var wire 4 A# data_we [3:0] $end
$var wire 32 B# instr_addr [31:0] $end
$var wire 32 C# instr_addr1 [31:0] $end
$var wire 32 D# instr_rdata [31:0] $end
$var wire 32 E# instr_rdata1 [31:0] $end
$var parameter 32 F# MEM_WORDS $end
$var reg 32 G# data_rdata [31:0] $end
$var integer 32 H# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 F#
b10011 o
$end
#0
$dumpvars
b100000000000 H#
b0 G#
bx E#
bx D#
bx C#
bx B#
b0 A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
x5#
x4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
b100000 +#
b100000 *#
b0 )#
b0 (#
bx '#
bx &#
x%#
bx $#
x##
bx "#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
xu"
xt"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
b0 h"
b0 g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
b10000000000000000000 `"
b10000000000000000000 _"
bx ^"
bx ]"
b0 \"
bx ["
bx Z"
b0 Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
xL"
xK"
bx J"
bx I"
0H"
bx G"
bx F"
b10000000000000000000 E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
b10000000000000000000 ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
xu
bx t
xs
b0 r
bx q
bx p
bx n
b0 m
b10000000000000000000 l
b10000000000000000000 k
b0 j
b0 i
0h
0g
xf
0e
bx d
bx c
bx b
bx a
bx `
1_
1^
b0 ]
bx \
bx [
bx Z
xY
0X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
xI
xH
0G
1F
1E
0D
0C
xB
1A
x@
bx ?
bx >
bx =
0<
bx ;
bx :
bx 9
bx 8
bx 7
06
05
b0 4
x3
x2
bx 1
bx 0
x/
b10000000000000000000000000000011 .
b11001000 -
b0 ,
1+
0*
bx )
b0 (
x'
bx &
b0 %
bx $
bx #
bx "
bx !
$end
#5000
05#
b0 L
b0 X"
b0 R
b0 V"
b0 J
b0 W"
b0 P
b0 U"
02
0/
b10000000000000010000 l
b10000000000000010000 E"
b10000000000000010000 `"
b0 S
b0 S"
b0 7#
b0 M
b0 Q"
b0 6#
b10000000000000010000 k
b10000000000000010000 ="
b10000000000000010000 _"
b0 Q
b0 T"
b0 9#
b0 K
b0 R"
b0 8#
0u"
0t"
1^
0Y
0f
0@
b100 \
0B
b10011 B"
b0 D"
b0 C"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b0 O
b0 ?"
b0 P"
b0 f"
b0 /#
b0 W
b0 A"
b0 b"
b0 d
b0 ^"
b10011 :"
b0 <"
b0 ;"
b0 T
b0 8"
b0 M"
b0 c"
b0 &#
b0 ,#
b0 N
b0 7"
b0 O"
b0 e"
b0 '#
b0 -#
b0 V
b0 9"
b0 a"
b0 c
b0 ["
b101000000000000100010011 >
b101000000000000100010011 !
b101000000000000100010011 `
b101000000000000100010011 E#
b10100000000000010010011 9
b10100000000000010010011 =
b10100000000000010010011 "
b10100000000000010010011 a
b10100000000000010010011 D#
b0 1"
0%#
0L"
b0 /"
b100000 +#
b100000 *#
b0 ;#
b0 &
b0 1
b0 @#
b0 5"
b0 0"
04#
0##
0K"
0'
b0 t
b0 ."
0H
b10011 +"
b10011 >"
b10011 ]"
0I
b10011 7
b10011 *"
b10011 6"
b10011 Z"
b0 ,"
b100 #
b100 b
b100 C#
b100 [
b1000 Z
b0 :
b0 $
b0 ?
b0 B#
b0 2"
b0 w
b0 ~
b0 |
b0 z
b0 J"
b0 $#
b0 1#
b0 }
b0 {
b0 v
b10011 x
b0 y
b0 )
b0 0
b0 ?#
b0 n
b0 ""
b0 )"
b0 '"
b0 %"
b0 I"
b0 "#
b0 0#
b0 ("
b0 &"
b0 !"
b10011 8
b10011 #"
b0 $"
b100000 :#
1*
#10000
0*
#15000
b100000 :#
1*
#20000
0*
#25000
b100000 :#
1*
#30000
0*
#35000
b100000 :#
1*
#40000
0*
#45000
1~"
1}"
1^
b1100 \
b100000 +#
b100000 *#
1B
b1010 O
b1010 ?"
b1010 P"
b1010 f"
b1010 /#
b10 W
b10 A"
b10 b"
b1010 d
b1010 ^"
b101 N
b101 7"
b101 O"
b101 e"
b101 '#
b101 -#
b1 V
b1 9"
b1 a"
b101 c
b101 ["
b1000001000000110110011 >
b1000001000000110110011 !
b1000001000000110110011 `
b1000001000000110110011 E#
b101000000000000100010011 9
b101000000000000100010011 =
b101000000000000100010011 "
b101000000000000100010011 a
b101000000000000100010011 D#
14#
1##
1K"
1H
b101000000000000100010011 +"
b101000000000000100010011 >"
b101000000000000100010011 ]"
1I
b10100000000000010010011 7
b10100000000000010010011 *"
b10100000000000010010011 6"
b10100000000000010010011 Z"
b1000 #
b1000 b
b1000 C#
b1000 [
b1100 Z
b100 :
b100 $
b100 ?
b100 B#
b100 2"
b10000000000000010000 !"
0+
1*
#50000
0*
#55000
15#
0B
1s"
1w"
bx L
bx X"
1D
b10000 l
b10000 E"
b10000 `"
1l"
1y"
1u"
0^
b10000 \
b1010 1"
1%#
1L"
b101 0"
bx R
bx V"
b110 4
b110 m
b110 h"
b110 (#
b100000 +#
b100000 *#
b101 t
b110011 B"
b1 U
b1 @"
b1 N"
b1 d"
b1 .#
b10 O
b10 ?"
b10 P"
b10 f"
b10 /#
b11 W
b11 A"
b11 b"
b10 d
b10 ^"
b1010 N
b1010 7"
b1010 O"
b1010 e"
b1010 '#
b1010 -#
b10 V
b10 9"
b10 a"
b1010 c
b1010 ["
b10001000000011 >
b10001000000011 !
b10001000000011 `
b10001000000011 E#
b1100000010000000100011 9
b1100000010000000100011 =
b1100000010000000100011 "
b1100000010000000100011 a
b1100000010000000100011 D#
b1010 w
b10 z
b10 J"
b10 $#
b10 1#
b1010 }
b10000000000000010000 v
b101000000000000100010011 x
b100 y
b101 )
b101 0
b101 ?#
b101 n
b101 ""
b1 %"
b1 I"
b1 "#
b1 0#
b101 ("
b10100000000000010010011 8
b10100000000000010010011 #"
b1000001000000110110011 +"
b1000001000000110110011 >"
b1000001000000110110011 ]"
b101000000000000100010011 7
b101000000000000100010011 *"
b101000000000000100010011 6"
b101000000000000100010011 Z"
b100 ,"
b10000 #
b10000 b
b10000 C#
b10000 [
b10100 Z
b1100 :
b1100 $
b1100 ?
b1100 B#
b1100 2"
b1 ,
1*
#60000
0*
#65000
05#
0B
b1 Y"
1r"
1v"
1q"
1p"
0D
b10000000001001010100 l
b10000000001001010100 E"
b10000000001001010100 `"
1C
b100010000000000101000000 k
b100010000000000101000000 ="
b100010000000000101000000 _"
b10100 \
0^
1l"
0y"
0s"
0w"
0u"
0}"
b11 B"
b10 D"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b0 O
b0 ?"
b0 P"
b0 f"
b0 /#
b100 W
b100 A"
b100 b"
b0 d
b0 ^"
b100011 :"
b10 <"
b11 N
b11 7"
b11 O"
b11 e"
b11 '#
b11 -#
b0 V
b0 9"
b0 a"
b0 c
b0 ["
b10000011000001010110011 >
b10000011000001010110011 !
b10000011000001010110011 `
b10000011000001010110011 E#
b10001000000011 9
b10001000000011 =
b10001000000011 "
b10001000000011 a
b10001000000011 D#
b0 1"
0%#
0L"
b1010 0"
b0 L
b0 X"
b0 R
b0 V"
b100 4
b100 m
b100 h"
b100 (#
b100000 +#
b100000 *#
b1110 t
b10001000000011 +"
b10001000000011 >"
b10001000000011 ]"
b1100000010000000100011 7
b1100000010000000100011 *"
b1100000010000000100011 6"
b1100000010000000100011 Z"
b1100 ,"
b10100 #
b10100 b
b10100 C#
b10100 [
b11000 Z
b10000 :
b10000 $
b10000 ?
b10000 B#
b10000 2"
b0 w
b0 z
b0 J"
b0 $#
b0 1#
b0 }
b0 v
b10011 x
b0 y
b1010 )
b1010 0
b1010 ?#
b1010 n
b1010 ""
b10 %"
b10 I"
b10 "#
b10 0#
b1010 ("
b101000000000000100010011 8
b101000000000000100010011 #"
b100 $"
b10 ,
1*
#70000
0*
#75000
0r"
1o"
1s"
1m"
1w"
1}"
0q"
b0 Y"
b1111 %
b1111 i
b1111 A#
1D
b10000 l
b10000 E"
b10000 `"
0C
b10000000001001010100 k
b10000000001001010100 ="
b10000000001001010100 _"
1u"
0v"
b11000 \
b0 4
b0 m
b0 h"
b0 (#
b100000 +#
b100000 *#
b1111 r
b0 0"
04#
0##
0K"
b1100 t
b110011 B"
b0 D"
b11 U
b11 @"
b11 N"
b11 d"
b11 .#
b100 O
b100 ?"
b100 P"
b100 f"
b100 /#
b101 W
b101 A"
b101 b"
b100 d
b100 ^"
b11 :"
b0 N
b0 7"
b0 O"
b0 e"
b0 '#
b0 -#
b100 V
b100 9"
b100 a"
b0 c
b0 ["
b10100000000010001100011 >
b10100000000010001100011 !
b10100000000010001100011 `
b10100000000010001100011 E#
b10000011000001010110011 9
b10000011000001010110011 =
b10000011000001010110011 "
b10000011000001010110011 a
b10000011000001010110011 D#
b0 )
b0 0
b0 ?#
b0 n
b0 ""
b0 %"
b0 I"
b0 "#
b0 0#
b11 ("
b100010000000000101000000 !"
b1100000010000000100011 8
b1100000010000000100011 #"
b1100 $"
b10000011000001010110011 +"
b10000011000001010110011 >"
b10000011000001010110011 ]"
b10001000000011 7
b10001000000011 *"
b10001000000011 6"
b10001000000011 Z"
b10000 ,"
b11000 #
b11000 b
b11000 C#
b11000 [
b11100 Z
b10100 :
b10100 $
b10100 ?
b10100 B#
b10100 2"
b11 ,
1*
#80000
0*
#85000
0A
b10 \"
1X
1e
1k"
1<
1G
1n"
0m"
1v"
0~"
1j"
0p"
1D
b1000000000000100000000000 l
b1000000000000100000000000 E"
b1000000000000100000000000 `"
1C
b10000 k
b10000 ="
b10000 _"
b10000 ]
b10000 g"
b10000 )#
b11100 \
0o"
1s"
0u"
1t"
1@
b0 %
b0 i
b0 A#
b1100011 B"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b101 O
b101 ?"
b101 P"
b101 f"
b101 /#
b1000 W
b1000 A"
b1000 b"
b1000 d
b1000 ^"
b110011 :"
b0 <"
b11 T
b11 8"
b11 M"
b11 c"
b11 &#
b11 ,#
b100 N
b100 7"
b100 O"
b100 e"
b100 '#
b100 -#
b101 V
b101 9"
b101 a"
b100 c
b100 ["
b100000000000001110011 >
b100000000000001110011 !
b100000000000001110011 `
b100000000000001110011 E#
b10100000000010001100011 9
b10100000000010001100011 =
b10100000000010001100011 "
b10100000000010001100011 a
b10100000000010001100011 D#
b10000 4
b10000 m
b10000 h"
b10000 (#
b100000 +#
b100000 *#
b0 r
14#
1##
1K"
1'
b0 ;
b0 3"
b0 F"
b0 2#
b10000 t
b10100000000010001100011 +"
b10100000000010001100011 >"
b10100000000010001100011 ]"
b10000011000001010110011 7
b10000011000001010110011 *"
b10000011000001010110011 6"
b10000011000001010110011 Z"
b10100 ,"
b11100 #
b11100 b
b11100 C#
b11100 [
b100000 Z
b11000 :
b11000 $
b11000 ?
b11000 B#
b11000 2"
b100 %"
b100 I"
b100 "#
b100 0#
b0 ("
b10000000001001010100 !"
b10001000000011 8
b10001000000011 #"
b10000 $"
b100 ,
1*
#90000
0*
#95000
1A
1s"
0n"
0<
0G
0@
b0 ]
b0 g"
b0 )#
b0 4
b0 m
b0 h"
b0 (#
b100000 +#
0X
0e
b100000 *#
04#
0##
0K"
0'
bx ;
bx 3"
bx F"
bx 2#
b0 t
b0 %"
b0 I"
b0 "#
b0 0#
b0 !"
b10011 8
b10011 #"
b0 $"
b101 ,
1*
#100000
0*
#105000
1B
b0 \"
b10 Y"
1^
0l"
0k"
0w"
0}"
0j"
1i"
0D
b10000000000000000000 l
b10000000000000000000 E"
b10000000000000000000 `"
bx M
bx Q"
bx 6#
1C
b1000000000000100000000000 k
b1000000000000100000000000 ="
b1000000000000100000000000 _"
16
1g
bx J
bx W"
1e
b100100 \
0s"
0t"
b1110011 B"
b1 O
b1 ?"
b1 P"
b1 f"
b1 /#
b0 W
b0 A"
b0 b"
b1 d
b1 ^"
b1100011 :"
b0 T
b0 8"
b0 M"
b0 c"
b0 &#
b0 ,#
b101 N
b101 7"
b101 O"
b101 e"
b101 '#
b101 -#
b1000 V
b1000 9"
b1000 a"
b1000 c
b1000 ["
b0 >
b0 !
b0 `
b0 E#
b100000000000001110011 9
b100000000000001110011 =
b100000000000001110011 "
b100000000000001110011 a
b100000000000001110011 D#
bx L
bx X"
b100000 4
b100000 m
b100000 h"
b100000 (#
b100000 +#
b100000 *#
14#
1##
1K"
b11000 t
b100000000000001110011 +"
b100000000000001110011 >"
b100000000000001110011 ]"
b10100000000010001100011 7
b10100000000010001100011 *"
b10100000000010001100011 6"
b10100000000010001100011 Z"
b11000 ,"
b100000 #
b100000 b
b100000 C#
b100000 [
b100100 Z
b11100 :
b11100 $
b11100 ?
b11100 B#
b11100 2"
b100 )
b100 0
b100 ?#
b100 n
b100 ""
b101 %"
b101 I"
b101 "#
b101 0#
b100 ("
b11 &"
b10000 !"
b10000011000001010110011 8
b10000011000001010110011 #"
b10100 $"
b110 ,
1*
#110000
0*
#115000
x2
x/
b0 L
b0 X"
0v"
0i"
b0 Y"
b0 M
b0 Q"
b0 6#
0C
b10000000000000000000 k
b10000000000000000000 ="
b10000000000000000000 _"
1^
b10xx00 \
b1 1"
06
0g
b0 4
b0 m
b0 h"
b0 (#
b100000 +#
0e
b100000 *#
bx &
bx 1
bx @#
bx 5"
bx 0"
04#
0##
0K"
b100000 t
b0 B"
b0 O
b0 ?"
b0 P"
b0 f"
b0 /#
b0 d
b0 ^"
b1110011 :"
b1 N
b1 7"
b1 O"
b1 e"
b1 '#
b1 -#
b0 V
b0 9"
b0 a"
b1 c
b1 ["
b0 9
b0 =
b0 "
b0 a
b0 D#
bx K
bx R"
bx 8#
b1 w
bx ~
b1 }
b10000000000000000000 v
b100000000000001110011 x
b11100 y
b1000 )
b1000 0
b1000 ?#
b1000 n
b1000 ""
bx )"
b1000 %"
b1000 I"
b1000 "#
b1000 0#
b101 ("
b0 &"
b1000000000000100000000000 !"
b10100000000010001100011 8
b10100000000010001100011 #"
b11000 $"
b0 +"
b0 >"
b0 ]"
b100000000000001110011 7
b100000000000001110011 *"
b100000000000001110011 6"
b100000000000001110011 Z"
b11100 ,"
b101000 #
b101000 b
b101000 C#
b101000 [
b101100 Z
b100100 :
b100100 $
b100100 ?
b100100 B#
b100100 2"
b111 ,
1*
#120000
0*
#125000
b0 J
b0 W"
02
0/
b0 K
b0 R"
b0 8#
1^
bx \
xB
b0x00xx B"
b0x00xx :"
b0 N
b0 7"
b0 O"
b0 e"
b0 '#
b0 -#
b0 c
b0 ["
bx >
bx !
bx `
bx E#
bx 9
bx =
bx "
bx a
bx D#
b0 1"
b100000 +#
b100000 *#
b1 0"
b11101 t
xH
b0x00xx +"
b0x00xx >"
b0x00xx ]"
xI
b0x00xx 7
b0x00xx *"
b0x00xx 6"
b0x00xx Z"
b100100 ,"
bx #
bx b
bx C#
bx [
bx Z
b10xx00 :
b10xx00 $
b10xx00 ?
b10xx00 B#
b10xx00 2"
b0 w
b0 ~
b0 }
b0 x
b100000 y
b1 )
b1 0
b1 ?#
b1 n
b1 ""
b0 %"
b0 I"
b0 "#
b0 0#
b1 ("
b10000000000000000000 !"
b100000000000001110011 8
b100000000000001110011 #"
b11100 $"
b1000 ,
1*
#130000
0*
#135000
bx L
bx X"
bx R
bx V"
bx J
bx W"
bx P
bx U"
bx S
bx S"
bx 7#
bx M
bx Q"
bx 6#
bx Q
bx T"
bx 9#
bx K
bx R"
bx 8#
b100000 +#
xY
xf
b100000 *#
xu"
xt"
1^
b0 &
b0 1
b0 @#
b0 5"
b0 0"
b100100 t
bx B"
bx D"
bx C"
bx U
bx @"
bx N"
bx d"
bx .#
bx O
bx ?"
bx P"
bx f"
bx /#
bx W
bx A"
bx b"
bx d
bx ^"
bx :"
bx <"
bx ;"
bx T
bx 8"
bx M"
bx c"
bx &#
bx ,#
bx N
bx 7"
bx O"
bx e"
bx '#
bx -#
bx V
bx 9"
bx a"
bx c
bx ["
b0 v
b10011 x
b0 y
b0 )
b0 0
b0 ?#
b0 n
b0 ""
b0 )"
b0 ("
b0x00xx 8
b0x00xx #"
b100100 $"
bx +"
bx >"
bx ]"
bx 7
bx *"
bx 6"
bx Z"
b10xx00 ,"
bx :
bx $
bx ?
bx B#
bx 2"
b1001 ,
1*
