// Seed: 2380937454
module module_0 (
    output tri0 id_0
);
  parameter id_2 = -1'h0 ==? id_2;
  supply1 id_3;
  initial id_3 = id_4;
  assign id_3 = -1;
  assign id_3 = id_2;
  wire id_5;
  wire id_6, id_7;
  wand id_8 = -1;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (id_0);
  reg id_8;
  tri id_9 = -1;
  always id_8 <= ~1;
  wire id_10;
  assign id_8 = 1;
endmodule
