Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Micro-Pj/Project/VHDL Components/Port Mapping/Port_Mapping/MUX2to1_S4_isim_beh.exe -prj D:/Micro-Pj/Project/VHDL Components/Port Mapping/Port_Mapping/MUX2to1_S4_beh.prj work.MUX2to1_S4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Micro-Pj/Project/VHDL Components/Port Mapping/Port_Mapping/MUX2to1_S4.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux2to1_s4
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable D:/Micro-Pj/Project/VHDL Components/Port Mapping/Port_Mapping/MUX2to1_S4_isim_beh.exe
Fuse Memory Usage: 29376 KB
Fuse CPU Usage: 359 ms
