// Seed: 2416496164
module module_0;
  assign module_1.id_6 = 0;
  logic id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2
    , id_8,
    output tri1 id_3,
    input  wand id_4
    , id_9,
    output tri0 id_5,
    input  wand id_6
);
  assign id_9 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd81
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_1 = id_3;
  assign id_4[id_2] = -1;
endmodule
