#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f4b85b52a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f4b839e900 .scope module, "find_keypts_tb" "find_keypts_tb" 3 10;
 .timescale -9 -12;
P_000001f4b83dedd0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001f4b83dee08 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001f4b83dee40 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001f4b83dee78 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001f4b8644dc0_0 .net/s "O2L1_data", 7 0, L_000001f4b8550930;  1 drivers
v000001f4b8644500_0 .net "O2L1_read_addr", 9 0, v000001f4b862ed50_0;  1 drivers
v000001f4b8645d60_0 .net/s "O2L2_data", 7 0, L_000001f4b8550e70;  1 drivers
v000001f4b86448c0_0 .net "O2L2_read_addr", 9 0, v000001f4b862c5f0_0;  1 drivers
v000001f4b8643e20_0 .net/s "O2L3_data", 7 0, L_000001f4b85505b0;  1 drivers
v000001f4b86457c0_0 .net "O2L3_read_addr", 9 0, v000001f4b862d630_0;  1 drivers
v000001f4b8645a40_0 .net/s "O3L1_data", 7 0, L_000001f4b85507e0;  1 drivers
v000001f4b86440a0_0 .net "O3L1_read_addr", 7 0, v000001f4b862c7d0_0;  1 drivers
v000001f4b8644820_0 .net/s "O3L2_data", 7 0, L_000001f4b8550bd0;  1 drivers
v000001f4b8645ea0_0 .net "O3L2_read_addr", 7 0, v000001f4b862c9b0_0;  1 drivers
v000001f4b86450e0_0 .net/s "O3L3_data", 7 0, L_000001f4b8550460;  1 drivers
v000001f4b8646080_0 .net "O3L3_read_addr", 7 0, v000001f4b862ce10_0;  1 drivers
v000001f4b8644f00_0 .var "clk_in", 0 0;
v000001f4b8644280_0 .net "dog_one_done", 0 0, v000001f4b8610950_0;  1 drivers
v000001f4b8645ae0_0 .net "first_address", 11 0, v000001f4b8623340_0;  1 drivers
v000001f4b8645720_0 .net/s "first_data", 7 0, L_000001f4b854fa50;  1 drivers
v000001f4b86443c0_0 .net "in_ocatve_3_latched", 0 0, v000001f4b862fb10_0;  1 drivers
v000001f4b8645180_0 .net "key_wea", 0 0, v000001f4b862ee90_0;  1 drivers
v000001f4b8645540_0 .net "key_write_addr", 11 0, v000001f4b862f4d0_0;  1 drivers
v000001f4b8644640_0 .net "keypoint_out", 12 0, v000001f4b862f890_0;  1 drivers
v000001f4b8643ec0_0 .net "keypoints_done", 0 0, L_000001f4b8550380;  1 drivers
v000001f4b8644a00_0 .var "number_keypt", 10 0;
v000001f4b8645b80_0 .var "rst_in", 0 0;
v000001f4b86452c0_0 .net "second_address", 11 0, v000001f4b862e490_0;  1 drivers
v000001f4b8645860_0 .net/s "second_data", 7 0, L_000001f4b85510a0;  1 drivers
v000001f4b86439c0_0 .var "start_keypt", 0 0;
v000001f4b8644140_0 .net "third_address", 11 0, v000001f4b862dc70_0;  1 drivers
v000001f4b86455e0_0 .net/s "third_data", 7 0, L_000001f4b854fcf0;  1 drivers
S_000001f4b839ea90 .scope module, "O2L1_bram" "xilinx_single_port_ram_read_first" 3 131, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b839ec20 .param/str "INIT_FILE" 0 4 16, "O2L1_test_bram.mem";
P_000001f4b839ec58 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f4b839ec90 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b839ecc8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b85aaf20 .array "BRAM", 0 1023, 7 0;
v000001f4b85ab100_0 .net "addra", 9 0, v000001f4b862ed50_0;  alias, 1 drivers
v000001f4b85ab060_0 .net "clka", 0 0, v000001f4b8644f00_0;  1 drivers
L_000001f4b8690ee0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b85aa480_0 .net "dina", 7 0, L_000001f4b8690ee0;  1 drivers
v000001f4b85abce0_0 .net "douta", 7 0, L_000001f4b8550930;  alias, 1 drivers
L_000001f4b8690f70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b85ab600_0 .net "ena", 0 0, L_000001f4b8690f70;  1 drivers
v000001f4b85ab4c0_0 .var "ram_data", 7 0;
L_000001f4b8690fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b85abd80_0 .net "regcea", 0 0, L_000001f4b8690fb8;  1 drivers
v000001f4b85aa980_0 .net "rsta", 0 0, v000001f4b8645b80_0;  1 drivers
L_000001f4b8690f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b85aaa20_0 .net "wea", 0 0, L_000001f4b8690f28;  1 drivers
S_000001f4b83c97f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b839ea90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b83c97f0
v000001f4b85ab2e0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O2L1_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001f4b85ab2e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f4b85ab2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b85ab2e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f4b83c9980 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b839ea90;
 .timescale -9 -12;
L_000001f4b8550930 .functor BUFZ 8, v000001f4b85aa2a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b85aa2a0_0 .var "douta_reg", 7 0;
E_000001f4b8549970 .event posedge, v000001f4b85ab060_0;
S_000001f4b838f1d0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b839ea90;
 .timescale -9 -12;
S_000001f4b838f360 .scope module, "O2L2_bram" "xilinx_single_port_ram_read_first" 3 147, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b838f4f0 .param/str "INIT_FILE" 0 4 16, "O2L2_test_bram.mem";
P_000001f4b838f528 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f4b838f560 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b838f598 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b85aae80 .array "BRAM", 0 1023, 7 0;
v000001f4b85abf60_0 .net "addra", 9 0, v000001f4b862c5f0_0;  alias, 1 drivers
v000001f4b85ac000_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8691000 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b85aafc0_0 .net "dina", 7 0, L_000001f4b8691000;  1 drivers
v000001f4b85ac0a0_0 .net "douta", 7 0, L_000001f4b8550e70;  alias, 1 drivers
L_000001f4b8691090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b85ab6a0_0 .net "ena", 0 0, L_000001f4b8691090;  1 drivers
v000001f4b85ab1a0_0 .var "ram_data", 7 0;
L_000001f4b86910d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b85ab740_0 .net "regcea", 0 0, L_000001f4b86910d8;  1 drivers
v000001f4b85ab240_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8691048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b85aa520_0 .net "wea", 0 0, L_000001f4b8691048;  1 drivers
S_000001f4b83b4c90 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b838f360;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b83b4c90
v000001f4b85aac00_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O2L2_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001f4b85aac00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001f4b85aac00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b85aac00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001f4b83b4e20 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b838f360;
 .timescale -9 -12;
L_000001f4b8550e70 .functor BUFZ 8, v000001f4b85abc40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b85abc40_0 .var "douta_reg", 7 0;
S_000001f4b8398fc0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b838f360;
 .timescale -9 -12;
S_000001f4b8399150 .scope module, "O2L3_bram" "xilinx_single_port_ram_read_first" 3 163, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b83992e0 .param/str "INIT_FILE" 0 4 16, "O2L3_test_bram.mem";
P_000001f4b8399318 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f4b8399350 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b8399388 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b85aba60 .array "BRAM", 0 1023, 7 0;
v000001f4b85ab7e0_0 .net "addra", 9 0, v000001f4b862d630_0;  alias, 1 drivers
v000001f4b85ac140_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8691120 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b85ab880_0 .net "dina", 7 0, L_000001f4b8691120;  1 drivers
v000001f4b85ab920_0 .net "douta", 7 0, L_000001f4b85505b0;  alias, 1 drivers
L_000001f4b86911b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b851ddc0_0 .net "ena", 0 0, L_000001f4b86911b0;  1 drivers
v000001f4b851e220_0 .var "ram_data", 7 0;
L_000001f4b86911f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b851ea40_0 .net "regcea", 0 0, L_000001f4b86911f8;  1 drivers
v000001f4b851e900_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8691168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b851de60_0 .net "wea", 0 0, L_000001f4b8691168;  1 drivers
S_000001f4b8351100 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b8399150;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b8351100
v000001f4b85abba0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O2L3_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001f4b85abba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001f4b85abba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b85abba0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001f4b8351290 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b8399150;
 .timescale -9 -12;
L_000001f4b85505b0 .functor BUFZ 8, v000001f4b85ab420_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b85ab420_0 .var "douta_reg", 7 0;
S_000001f4b82f2ce0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b8399150;
 .timescale -9 -12;
S_000001f4b82f2e70 .scope module, "O3L1_bram" "xilinx_single_port_ram_read_first" 3 179, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b8351420 .param/str "INIT_FILE" 0 4 16, "O3L1_test_bram.mem";
P_000001f4b8351458 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f4b8351490 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b83514c8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b851e2c0 .array "BRAM", 0 255, 7 0;
v000001f4b851d320_0 .net "addra", 7 0, v000001f4b862c7d0_0;  alias, 1 drivers
v000001f4b851d960_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8691240 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b851d140_0 .net "dina", 7 0, L_000001f4b8691240;  1 drivers
v000001f4b851e400_0 .net "douta", 7 0, L_000001f4b85507e0;  alias, 1 drivers
L_000001f4b86912d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b851d280_0 .net "ena", 0 0, L_000001f4b86912d0;  1 drivers
v000001f4b851e720_0 .var "ram_data", 7 0;
L_000001f4b8691318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b851eea0_0 .net "regcea", 0 0, L_000001f4b8691318;  1 drivers
v000001f4b851e7c0_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8691288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b851d3c0_0 .net "wea", 0 0, L_000001f4b8691288;  1 drivers
S_000001f4b86098b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b82f2e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b86098b0
v000001f4b851ecc0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O3L1_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001f4b851ecc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001f4b851ecc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b851ecc0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001f4b860a3a0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b82f2e70;
 .timescale -9 -12;
L_000001f4b85507e0 .functor BUFZ 8, v000001f4b851db40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b851db40_0 .var "douta_reg", 7 0;
S_000001f4b8609ef0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b82f2e70;
 .timescale -9 -12;
S_000001f4b8609bd0 .scope module, "O3L2_bram" "xilinx_single_port_ram_read_first" 3 195, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b83b4fb0 .param/str "INIT_FILE" 0 4 16, "O3L2_test_bram.mem";
P_000001f4b83b4fe8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f4b83b5020 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b83b5058 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b8571750 .array "BRAM", 0 255, 7 0;
v000001f4b8570fd0_0 .net "addra", 7 0, v000001f4b862c9b0_0;  alias, 1 drivers
v000001f4b8571070_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8691360 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8571890_0 .net "dina", 7 0, L_000001f4b8691360;  1 drivers
v000001f4b8571390_0 .net "douta", 7 0, L_000001f4b8550bd0;  alias, 1 drivers
L_000001f4b86913f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b85719d0_0 .net "ena", 0 0, L_000001f4b86913f0;  1 drivers
v000001f4b8571b10_0 .var "ram_data", 7 0;
L_000001f4b8691438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8570670_0 .net "regcea", 0 0, L_000001f4b8691438;  1 drivers
v000001f4b8570990_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b86913a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b8570a30_0 .net "wea", 0 0, L_000001f4b86913a8;  1 drivers
S_000001f4b860a530 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b8609bd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b860a530
v000001f4b851da00_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O3L2_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001f4b851da00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001f4b851da00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b851da00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001f4b860a080 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b8609bd0;
 .timescale -9 -12;
L_000001f4b8550bd0 .functor BUFZ 8, v000001f4b85707b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b85707b0_0 .var "douta_reg", 7 0;
S_000001f4b8609720 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b8609bd0;
 .timescale -9 -12;
S_000001f4b8609a40 .scope module, "O3L3_bram" "xilinx_single_port_ram_read_first" 3 211, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b83c9b10 .param/str "INIT_FILE" 0 4 16, "O3L3_test_bram.mem";
P_000001f4b83c9b48 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f4b83c9b80 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b83c9bb8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b856ff90 .array "BRAM", 0 255, 7 0;
v000001f4b84a1570_0 .net "addra", 7 0, v000001f4b862ce10_0;  alias, 1 drivers
v000001f4b84a1610_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8691480 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b84a2010_0 .net "dina", 7 0, L_000001f4b8691480;  1 drivers
v000001f4b84a1110_0 .net "douta", 7 0, L_000001f4b8550460;  alias, 1 drivers
L_000001f4b8691510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b84a12f0_0 .net "ena", 0 0, L_000001f4b8691510;  1 drivers
v000001f4b84a14d0_0 .var "ram_data", 7 0;
L_000001f4b8691558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b84a1bb0_0 .net "regcea", 0 0, L_000001f4b8691558;  1 drivers
v000001f4b84a1b10_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b86914c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b84a1cf0_0 .net "wea", 0 0, L_000001f4b86914c8;  1 drivers
S_000001f4b860a210 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b8609a40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b860a210
v000001f4b8571d90_0 .var/i "depth", 31 0;
TD_find_keypts_tb.O3L3_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001f4b8571d90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001f4b8571d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b8571d90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001f4b8609d60 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b8609a40;
 .timescale -9 -12;
L_000001f4b8550460 .functor BUFZ 8, v000001f4b8570ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b8570ad0_0 .var "douta_reg", 7 0;
S_000001f4b860b220 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b8609a40;
 .timescale -9 -12;
S_000001f4b860aa50 .scope module, "finder" "find_keypoints" 3 34, 5 10 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "key_write_addr";
    .port_info 3 /OUTPUT 1 "key_wea";
    .port_info 4 /OUTPUT 13 "keypoint_out";
    .port_info 5 /OUTPUT 12 "O1L1_read_addr";
    .port_info 6 /INPUT 8 "O1L1_data";
    .port_info 7 /OUTPUT 12 "O1L2_read_addr";
    .port_info 8 /INPUT 8 "O1L2_data";
    .port_info 9 /OUTPUT 12 "O1L3_read_addr";
    .port_info 10 /INPUT 8 "O1L3_data";
    .port_info 11 /OUTPUT 1 "O1_DOG_L2L3_done";
    .port_info 12 /OUTPUT 10 "O2L1_read_addr";
    .port_info 13 /INPUT 8 "O2L1_data";
    .port_info 14 /OUTPUT 10 "O2L2_read_addr";
    .port_info 15 /INPUT 8 "O2L2_data";
    .port_info 16 /OUTPUT 10 "O2L3_read_addr";
    .port_info 17 /INPUT 8 "O2L3_data";
    .port_info 18 /OUTPUT 8 "O3L1_read_addr";
    .port_info 19 /INPUT 8 "O3L1_data";
    .port_info 20 /OUTPUT 8 "O3L2_read_addr";
    .port_info 21 /INPUT 8 "O3L2_data";
    .port_info 22 /OUTPUT 8 "O3L3_read_addr";
    .port_info 23 /INPUT 8 "O3L3_data";
    .port_info 24 /OUTPUT 1 "in_ocatve_3_latched";
    .port_info 25 /INPUT 1 "start";
    .port_info 26 /OUTPUT 1 "keypoints_done";
P_000001f4b860af00 .param/l "DIMENSION" 0 5 11, +C4<00000000000000000000000001000000>;
P_000001f4b860af38 .param/l "DOG_IMAGES_PER_OCTAVE" 0 5 14, +C4<00000000000000000000000000000010>;
P_000001f4b860af70 .param/l "IMG_BIT_DEPTH" 0 5 15, +C4<00000000000000000000000000001000>;
P_000001f4b860afa8 .param/l "NUMBER_KEYPOINTS" 0 5 12, +C4<00000000000000000000001111101000>;
P_000001f4b860afe0 .param/l "NUMBER_OCTAVES" 0 5 13, +C4<00000000000000000000000000000011>;
P_000001f4b860b018 .param/l "TOP_HEIGHT" 0 5 72, +C4<00000000000000000000000001000000>;
P_000001f4b860b050 .param/l "TOP_WIDTH" 0 5 73, +C4<00000000000000000000000001000000>;
enum000001f4b83d2140 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
L_000001f4b8550380 .functor BUFZ 1, v000001f4b8621400_0, C4<0>, C4<0>, C4<0>;
v000001f4b8622c60_0 .net "O1L1L2_address", 11 0, v000001f4b860e1d0_0;  1 drivers
v000001f4b8622e40_0 .net/s "O1L1L2_data_write", 8 0, v000001f4b8610590_0;  1 drivers
v000001f4b8623a20_0 .net "O1L1L2_read_address", 11 0, v000001f4b8610130_0;  1 drivers
v000001f4b8622ee0_0 .net/s "O1L1L2_read_data", 8 0, L_000001f4b8551110;  1 drivers
v000001f4b86230c0_0 .net "O1L1L2_state", 1 0, v000001f4b86109f0_0;  1 drivers
v000001f4b86232a0_0 .net "O1L1L2_wea", 0 0, v000001f4b860f7d0_0;  1 drivers
v000001f4b8623f20_0 .net "O1L1_data", 7 0, L_000001f4b854fa50;  alias, 1 drivers
v000001f4b8623340_0 .var "O1L1_read_addr", 11 0;
v000001f4b862e850_0 .net "O1L2L3_address", 11 0, v000001f4b860f050_0;  1 drivers
v000001f4b862d770_0 .net "O1L2L3_busy", 0 0, v000001f4b860f190_0;  1 drivers
v000001f4b862dbd0_0 .net/s "O1L2L3_data_write", 8 0, v000001f4b860fff0_0;  1 drivers
v000001f4b862cb90_0 .net "O1L2L3_read_address", 11 0, v000001f4b8610270_0;  1 drivers
v000001f4b862e8f0_0 .net/s "O1L2L3_read_data", 8 0, L_000001f4b8550310;  1 drivers
v000001f4b862e030_0 .net "O1L2L3_state", 1 0, v000001f4b8610bd0_0;  1 drivers
v000001f4b862de50_0 .net "O1L2L3_wea", 0 0, v000001f4b860ee70_0;  1 drivers
v000001f4b862db30_0 .net "O1L2_data", 7 0, L_000001f4b85510a0;  alias, 1 drivers
v000001f4b862e490_0 .var "O1L2_read_addr", 11 0;
v000001f4b862eb70_0 .net "O1L3_data", 7 0, L_000001f4b854fcf0;  alias, 1 drivers
v000001f4b862dc70_0 .var "O1L3_read_addr", 11 0;
v000001f4b862e7b0_0 .net "O1_DOG_L1L2_done", 0 0, v000001f4b8610770_0;  1 drivers
v000001f4b862d130_0 .net "O1_DOG_L2L3_done", 0 0, v000001f4b8610950_0;  alias, 1 drivers
v000001f4b862ecb0_0 .net "O1_key_done", 0 0, v000001f4b8611270_0;  1 drivers
v000001f4b862dd10_0 .net "O1_keypoint_out", 12 0, v000001f4b8611450_0;  1 drivers
v000001f4b862d810_0 .net "O1key_wea", 0 0, v000001f4b8611bd0_0;  1 drivers
v000001f4b862cff0_0 .net "O2L1L2_address", 9 0, v000001f4b8615a00_0;  1 drivers
v000001f4b862ccd0_0 .net/s "O2L1L2_data_write", 8 0, v000001f4b8619e30_0;  1 drivers
v000001f4b862cc30_0 .net "O2L1L2_read_address", 9 0, v000001f4b86182b0_0;  1 drivers
v000001f4b862ca50_0 .net/s "O2L1L2_read_data", 8 0, L_000001f4b85503f0;  1 drivers
v000001f4b862d4f0_0 .net "O2L1L2_state", 1 0, v000001f4b8619b10_0;  1 drivers
v000001f4b862ddb0_0 .net "O2L1L2_wea", 0 0, v000001f4b86180d0_0;  1 drivers
v000001f4b862e0d0_0 .net "O2L1_data", 7 0, L_000001f4b8550930;  alias, 1 drivers
v000001f4b862ed50_0 .var "O2L1_read_addr", 9 0;
v000001f4b862d090_0 .net "O2L2L3_address", 9 0, v000001f4b8619bb0_0;  1 drivers
v000001f4b862def0_0 .net "O2L2L3_busy", 0 0, v000001f4b86192f0_0;  1 drivers
v000001f4b862d3b0_0 .net/s "O2L2L3_data_write", 8 0, v000001f4b8618170_0;  1 drivers
v000001f4b862df90_0 .net "O2L2L3_read_address", 9 0, v000001f4b8619570_0;  1 drivers
v000001f4b862d590_0 .net/s "O2L2L3_read_data", 8 0, L_000001f4b854feb0;  1 drivers
v000001f4b862c730_0 .net "O2L2L3_state", 1 0, v000001f4b8618210_0;  1 drivers
v000001f4b862e170_0 .net "O2L2L3_wea", 0 0, v000001f4b8618ad0_0;  1 drivers
v000001f4b862e990_0 .net "O2L2_data", 7 0, L_000001f4b8550e70;  alias, 1 drivers
v000001f4b862c5f0_0 .var "O2L2_read_addr", 9 0;
v000001f4b862d450_0 .net "O2L3_data", 7 0, L_000001f4b85505b0;  alias, 1 drivers
v000001f4b862d630_0 .var "O2L3_read_addr", 9 0;
v000001f4b862ea30_0 .net "O2_DOG_L1L2_done", 0 0, v000001f4b8619890_0;  1 drivers
v000001f4b862caf0_0 .net "O2_DOG_L2L3_done", 0 0, v000001f4b86199d0_0;  1 drivers
v000001f4b862c690_0 .net "O2_key_done", 0 0, v000001f4b861de90_0;  1 drivers
v000001f4b862e2b0_0 .net "O2_keypoint_out", 10 0, v000001f4b861c770_0;  1 drivers
v000001f4b862d6d0_0 .net "O2key_wea", 0 0, v000001f4b861c450_0;  1 drivers
v000001f4b862e210_0 .net "O3L1L2_address", 7 0, v000001f4b861eed0_0;  1 drivers
v000001f4b862e5d0_0 .net/s "O3L1L2_data_write", 8 0, v000001f4b861fa10_0;  1 drivers
v000001f4b862e350_0 .net "O3L1L2_read_address", 7 0, v000001f4b8622300_0;  1 drivers
v000001f4b862d8b0_0 .net/s "O3L1L2_read_data", 8 0, L_000001f4b854fc80;  1 drivers
v000001f4b862cd70_0 .net "O3L1L2_state", 1 0, v000001f4b8620a00_0;  1 drivers
v000001f4b862ead0_0 .net "O3L1L2_wea", 0 0, v000001f4b8620d20_0;  1 drivers
v000001f4b862d270_0 .net "O3L1_data", 7 0, L_000001f4b85507e0;  alias, 1 drivers
v000001f4b862c7d0_0 .var "O3L1_read_addr", 7 0;
v000001f4b862ec10_0 .net "O3L2L3_address", 7 0, v000001f4b8620c80_0;  1 drivers
v000001f4b862e3f0_0 .net "O3L2L3_busy", 0 0, v000001f4b8621ea0_0;  1 drivers
v000001f4b862d1d0_0 .net/s "O3L2L3_data_write", 8 0, v000001f4b8620dc0_0;  1 drivers
v000001f4b862e530_0 .net "O3L2L3_read_address", 7 0, v000001f4b8620960_0;  1 drivers
v000001f4b862e670_0 .net/s "O3L2L3_read_data", 8 0, L_000001f4b8550150;  1 drivers
v000001f4b862c870_0 .net "O3L2L3_state", 1 0, v000001f4b8622080_0;  1 drivers
v000001f4b862e710_0 .net "O3L2L3_wea", 0 0, v000001f4b8622120_0;  1 drivers
v000001f4b862c910_0 .net "O3L2_data", 7 0, L_000001f4b8550bd0;  alias, 1 drivers
v000001f4b862c9b0_0 .var "O3L2_read_addr", 7 0;
v000001f4b862d950_0 .net "O3L3_data", 7 0, L_000001f4b8550460;  alias, 1 drivers
v000001f4b862ce10_0 .var "O3L3_read_addr", 7 0;
v000001f4b862ceb0_0 .net "O3_DOG_L1L2_done", 0 0, v000001f4b8620be0_0;  1 drivers
v000001f4b862cf50_0 .net "O3_DOG_L2L3_done", 0 0, v000001f4b8622b20_0;  1 drivers
v000001f4b862d310_0 .net "O3_key_done", 0 0, v000001f4b8621400_0;  1 drivers
v000001f4b862d9f0_0 .net "O3_keypoint_out", 8 0, v000001f4b8623d40_0;  1 drivers
v000001f4b862da90_0 .net "O3key_wea", 0 0, v000001f4b8623b60_0;  1 drivers
v000001f4b8630150_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b86300b0_0 .var "in_ocatve_3", 0 0;
v000001f4b862fb10_0 .var "in_ocatve_3_latched", 0 0;
v000001f4b862ee90_0 .var "key_wea", 0 0;
v000001f4b862f4d0_0 .var "key_write_addr", 11 0;
v000001f4b862f890_0 .var "keypoint_out", 12 0;
v000001f4b862f570_0 .net "keypoints_done", 0 0, L_000001f4b8550380;  alias, 1 drivers
v000001f4b862fbb0_0 .var/2s "octave", 31 0;
v000001f4b862f610_0 .var "old_key_wea", 0 0;
v000001f4b862f6b0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b862f930_0 .net "start", 0 0, v000001f4b86439c0_0;  1 drivers
E_000001f4b854a6f0/0 .event anyedge, v000001f4b862fbb0_0, v000001f4b8611450_0, v000001f4b8611bd0_0, v000001f4b861c770_0;
E_000001f4b854a6f0/1 .event anyedge, v000001f4b861c450_0, v000001f4b8623d40_0, v000001f4b8623b60_0;
E_000001f4b854a6f0 .event/or E_000001f4b854a6f0/0, E_000001f4b854a6f0/1;
E_000001f4b854a270/0 .event anyedge, v000001f4b860f190_0, v000001f4b860cb50_0, v000001f4b860cab0_0, v000001f4b86192f0_0;
E_000001f4b854a270/1 .event anyedge, v000001f4b8614c40_0, v000001f4b8615dc0_0, v000001f4b8621ea0_0, v000001f4b861eb10_0;
E_000001f4b854a270/2 .event anyedge, v000001f4b861e6b0_0;
E_000001f4b854a270 .event/or E_000001f4b854a270/0, E_000001f4b854a270/1, E_000001f4b854a270/2;
S_000001f4b860bea0 .scope module, "O1L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 81, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b860c6f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b860c728 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f4b860c760 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b860c798 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b860d050 .array "BRAM", 0 4095, 8 0;
v000001f4b860cab0_0 .net "addra", 11 0, v000001f4b860e1d0_0;  alias, 1 drivers
v000001f4b860c970_0 .net "addrb", 11 0, v000001f4b8610130_0;  alias, 1 drivers
v000001f4b860d370_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860e270_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860d410_0 .net "dina", 8 0, v000001f4b8610590_0;  alias, 1 drivers
o000001f4b85b6c68 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b860d0f0_0 .net "dinb", 8 0, o000001f4b85b6c68;  0 drivers
v000001f4b860cbf0_0 .net "douta", 8 0, L_000001f4b8551420;  1 drivers
v000001f4b860e630_0 .net "doutb", 8 0, L_000001f4b8551110;  alias, 1 drivers
L_000001f4b86900d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860cfb0_0 .net "ena", 0 0, L_000001f4b86900d0;  1 drivers
L_000001f4b8690118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860d190_0 .net "enb", 0 0, L_000001f4b8690118;  1 drivers
v000001f4b860cc90_0 .var/i "idx", 31 0;
v000001f4b860d910_0 .var "ram_data_a", 8 0;
v000001f4b860e3b0_0 .var "ram_data_b", 8 0;
L_000001f4b8690160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860d230_0 .net "regcea", 0 0, L_000001f4b8690160;  1 drivers
L_000001f4b86901a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860e6d0_0 .net "regceb", 0 0, L_000001f4b86901a8;  1 drivers
v000001f4b860c830_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b860e130_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b860d9b0_0 .net "wea", 0 0, v000001f4b860f7d0_0;  alias, 1 drivers
L_000001f4b8690088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b860ca10_0 .net "web", 0 0, L_000001f4b8690088;  1 drivers
S_000001f4b860b860 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b860bea0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b860b860
v000001f4b84a16b0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001f4b84a16b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001f4b84a16b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b84a16b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001f4b860b3b0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b860bea0;
 .timescale -9 -12;
v000001f4b84a1a70_0 .var/i "ram_index", 31 0;
S_000001f4b860b540 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b860bea0;
 .timescale -9 -12;
L_000001f4b8551420 .functor BUFZ 9, v000001f4b860d870_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b8551110 .functor BUFZ 9, v000001f4b860de10_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b860d870_0 .var "douta_reg", 8 0;
v000001f4b860de10_0 .var "doutb_reg", 8 0;
S_000001f4b860a730 .scope module, "O1L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 5 104, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b860ebf0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b860ec28 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f4b860ec60 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b860ec98 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b860d550 .array "BRAM", 0 4095, 8 0;
v000001f4b860cb50_0 .net "addra", 11 0, v000001f4b860f050_0;  alias, 1 drivers
v000001f4b860ce70_0 .net "addrb", 11 0, v000001f4b8610270_0;  alias, 1 drivers
v000001f4b860da50_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860cd30_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860d2d0_0 .net "dina", 8 0, v000001f4b860fff0_0;  alias, 1 drivers
o000001f4b85b7328 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b860cdd0_0 .net "dinb", 8 0, o000001f4b85b7328;  0 drivers
v000001f4b860cf10_0 .net "douta", 8 0, L_000001f4b8550b60;  1 drivers
v000001f4b860d5f0_0 .net "doutb", 8 0, L_000001f4b8550310;  alias, 1 drivers
L_000001f4b8690238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860daf0_0 .net "ena", 0 0, L_000001f4b8690238;  1 drivers
L_000001f4b8690280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860d690_0 .net "enb", 0 0, L_000001f4b8690280;  1 drivers
v000001f4b860db90_0 .var/i "idx", 31 0;
v000001f4b860d7d0_0 .var "ram_data_a", 8 0;
v000001f4b860e450_0 .var "ram_data_b", 8 0;
L_000001f4b86902c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860dc30_0 .net "regcea", 0 0, L_000001f4b86902c8;  1 drivers
L_000001f4b8690310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b860dcd0_0 .net "regceb", 0 0, L_000001f4b8690310;  1 drivers
v000001f4b860dd70_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b860df50_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b860e4f0_0 .net "wea", 0 0, v000001f4b860ee70_0;  alias, 1 drivers
L_000001f4b86901f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b860dff0_0 .net "web", 0 0, L_000001f4b86901f0;  1 drivers
S_000001f4b860c350 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b860a730;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b860c350
v000001f4b860e090_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000001f4b860e090_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000001f4b860e090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b860e090_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000001f4b860c030 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b860a730;
 .timescale -9 -12;
v000001f4b860d4b0_0 .var/i "ram_index", 31 0;
S_000001f4b860c4e0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b860a730;
 .timescale -9 -12;
L_000001f4b8550b60 .functor BUFZ 9, v000001f4b860d730_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b8550310 .functor BUFZ 9, v000001f4b860deb0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b860d730_0 .var "douta_reg", 8 0;
v000001f4b860deb0_0 .var "doutb_reg", 8 0;
S_000001f4b860c1c0 .scope module, "O1_DOG_L1L2" "dog" 5 250, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a3ab0 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_000001f4b84a3ae8 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000001000000>;
enum000001f4b83d2ea0 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b860e1d0_0 .var "address", 11 0;
v000001f4b860e310_0 .net "bram_ready", 0 0, v000001f4b86439c0_0;  alias, 1 drivers
v000001f4b860e590_0 .var "busy", 0 0;
v000001f4b86104f0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860fe10_0 .var "counter", 1 0;
v000001f4b8610590_0 .var/s "data_out", 8 0;
v000001f4b8610770_0 .var "done", 0 0;
v000001f4b860f4b0_0 .var/s "fuzz_sign", 8 0;
v000001f4b860f690_0 .net "fuzzier_pix", 7 0, L_000001f4b85510a0;  alias, 1 drivers
v000001f4b860feb0_0 .var "old_bram", 0 0;
v000001f4b860f550_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b86108b0_0 .var/s "sharp_sign", 8 0;
v000001f4b860f5f0_0 .net "sharper_pix", 7 0, L_000001f4b854fa50;  alias, 1 drivers
v000001f4b860fcd0_0 .var/2s "state", 31 0;
v000001f4b86109f0_0 .var "state_num", 1 0;
v000001f4b860f7d0_0 .var "wea", 0 0;
v000001f4b86106d0_0 .var "write", 0 0;
S_000001f4b860ad70 .scope module, "O1_DOG_L2L3" "dog" 5 264, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a3430 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_000001f4b84a3468 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000001000000>;
enum000001f4b83d2f40 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b860f050_0 .var "address", 11 0;
v000001f4b860fa50_0 .net "bram_ready", 0 0, v000001f4b8610770_0;  alias, 1 drivers
v000001f4b860f190_0 .var "busy", 0 0;
v000001f4b860f730_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8610810_0 .var "counter", 1 0;
v000001f4b860fff0_0 .var/s "data_out", 8 0;
v000001f4b8610950_0 .var "done", 0 0;
v000001f4b86103b0_0 .var/s "fuzz_sign", 8 0;
v000001f4b8610a90_0 .net "fuzzier_pix", 7 0, L_000001f4b854fcf0;  alias, 1 drivers
v000001f4b860f870_0 .var "old_bram", 0 0;
v000001f4b860f2d0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8610b30_0 .var/s "sharp_sign", 8 0;
v000001f4b860f910_0 .net "sharper_pix", 7 0, L_000001f4b85510a0;  alias, 1 drivers
v000001f4b8610630_0 .var/2s "state", 31 0;
v000001f4b8610bd0_0 .var "state_num", 1 0;
v000001f4b860ee70_0 .var "wea", 0 0;
v000001f4b860f9b0_0 .var "write", 0 0;
S_000001f4b860a8c0 .scope module, "O1_finder" "check_extrema" 5 351, 8 20 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 13 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 12 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 12 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 6 "x";
    .port_info 10 /OUTPUT 6 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 6 "read_x";
    .port_info 20 /OUTPUT 6 "read_y";
    .port_info 21 /OUTPUT 1 "read";
P_000001f4b84b3f80 .param/l "ABS_CONTRAST_THRESHOLD" 0 8 22, +C4<00000000000000000000000000000100>;
P_000001f4b84b3fb8 .param/l "BIT_DEPTH" 0 8 21, +C4<00000000000000000000000000001001>;
P_000001f4b84b3ff0 .param/l "DIMENSION" 0 8 23, +C4<00000000000000000000000001000000>;
enum000001f4b83da740 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
enum000001f4b83da6a0 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
v000001f4b8612a30_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8611270_0 .var "done_checking", 0 0;
v000001f4b86119f0_0 .net "enable", 0 0, v000001f4b8610950_0;  alias, 1 drivers
v000001f4b8612ad0_0 .net "first_address", 11 0, v000001f4b8610130_0;  alias, 1 drivers
v000001f4b8611ef0_0 .var/s "first_bottom", 8 0;
v000001f4b86123f0_0 .var/s "first_bottom_left", 8 0;
v000001f4b8611090_0 .var/s "first_bottom_right", 8 0;
v000001f4b8611310_0 .net/s "first_data", 8 0, L_000001f4b8551110;  alias, 1 drivers
v000001f4b8612490_0 .var "first_is_extremum", 0 0;
v000001f4b8612990_0 .var "first_is_max", 0 0;
v000001f4b8611130_0 .var "first_is_min", 0 0;
v000001f4b8611630_0 .var/s "first_left", 8 0;
v000001f4b86113b0_0 .var/s "first_middle", 8 0;
v000001f4b86116d0_0 .var/s "first_right", 8 0;
v000001f4b8612170_0 .var/s "first_top", 8 0;
v000001f4b8612b70_0 .var/s "first_top_left", 8 0;
v000001f4b86122b0_0 .var/s "first_top_right", 8 0;
v000001f4b8611450_0 .var "key_out", 12 0;
v000001f4b8611bd0_0 .var "key_wea", 0 0;
v000001f4b86114f0_0 .var/2s "pixel_pos", 31 0;
v000001f4b8611f90_0 .var "read", 0 0;
v000001f4b8610f50_0 .var "read_x", 5 0;
v000001f4b8612c10_0 .var "read_y", 5 0;
v000001f4b8611c70_0 .net "reader_busy", 0 0, v000001f4b860f230_0;  1 drivers
v000001f4b86120d0_0 .net "reader_done", 0 0, v000001f4b860fd70_0;  1 drivers
v000001f4b8611590_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8611b30_0 .net "second_address", 11 0, v000001f4b8610270_0;  alias, 1 drivers
v000001f4b8611770_0 .var/s "second_bottom", 8 0;
v000001f4b86127b0_0 .var/s "second_bottom_left", 8 0;
v000001f4b8611d10_0 .var/s "second_bottom_right", 8 0;
v000001f4b8611db0_0 .net/s "second_data", 8 0, L_000001f4b8550310;  alias, 1 drivers
v000001f4b8612210_0 .var "second_is_extremum", 0 0;
v000001f4b8611810_0 .var "second_is_max", 0 0;
v000001f4b8611e50_0 .var "second_is_min", 0 0;
v000001f4b86118b0_0 .var/s "second_left", 8 0;
v000001f4b8612530_0 .var/s "second_middle", 8 0;
v000001f4b8611950_0 .var/s "second_right", 8 0;
v000001f4b86125d0_0 .var/s "second_top", 8 0;
v000001f4b8612d50_0 .var/s "second_top_left", 8 0;
v000001f4b8612030_0 .var/s "second_top_right", 8 0;
v000001f4b8612350_0 .var/2s "state", 31 0;
v000001f4b8612670_0 .var "state_number", 2 0;
v000001f4b8610ff0_0 .var "x", 5 0;
v000001f4b8612710_0 .var "y", 5 0;
E_000001f4b854a2f0/0 .event anyedge, v000001f4b86114f0_0, v000001f4b8610ff0_0, v000001f4b8612710_0, v000001f4b86113b0_0;
E_000001f4b854a2f0/1 .event anyedge, v000001f4b8611630_0, v000001f4b86116d0_0, v000001f4b8612170_0, v000001f4b86122b0_0;
E_000001f4b854a2f0/2 .event anyedge, v000001f4b8612b70_0, v000001f4b8611ef0_0, v000001f4b8611090_0, v000001f4b86123f0_0;
E_000001f4b854a2f0/3 .event anyedge, v000001f4b8612530_0, v000001f4b86118b0_0, v000001f4b8611950_0, v000001f4b86125d0_0;
E_000001f4b854a2f0/4 .event anyedge, v000001f4b8612030_0, v000001f4b8612d50_0, v000001f4b8611770_0, v000001f4b8611d10_0;
E_000001f4b854a2f0/5 .event anyedge, v000001f4b86127b0_0;
E_000001f4b854a2f0 .event/or E_000001f4b854a2f0/0, E_000001f4b854a2f0/1, E_000001f4b854a2f0/2, E_000001f4b854a2f0/3, E_000001f4b854a2f0/4, E_000001f4b854a2f0/5;
E_000001f4b85497f0 .event anyedge, v000001f4b8612350_0;
S_000001f4b860abe0 .scope module, "reader" "read_pixel" 8 186, 8 417 0, S_000001f4b860a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 6 "x";
    .port_info 8 /INPUT 6 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000001f4b84a3930 .param/l "BIT_DEPTH" 0 8 418, +C4<00000000000000000000000000001001>;
P_000001f4b84a3968 .param/l "DIMENSION" 0 8 419, +C4<00000000000000000000000001000000>;
enum000001f4b83dc7f0 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000001f4b860faf0_0 .net *"_ivl_0", 31 0, L_000001f4b8644aa0;  1 drivers
L_000001f4b8690988 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b860ed30_0 .net *"_ivl_11", 25 0, L_000001f4b8690988;  1 drivers
v000001f4b860ff50_0 .net *"_ivl_12", 31 0, L_000001f4b8645900;  1 drivers
L_000001f4b86908f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8610090_0 .net *"_ivl_3", 25 0, L_000001f4b86908f8;  1 drivers
L_000001f4b8690940 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8610450_0 .net/2u *"_ivl_4", 31 0, L_000001f4b8690940;  1 drivers
v000001f4b860fb90_0 .net *"_ivl_7", 31 0, L_000001f4b8643a60;  1 drivers
v000001f4b860f0f0_0 .net *"_ivl_8", 31 0, L_000001f4b8645680;  1 drivers
v000001f4b860fc30_0 .net "address", 11 0, L_000001f4b8644460;  1 drivers
v000001f4b860f230_0 .var "busy", 0 0;
v000001f4b860edd0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b860ef10_0 .var "counter", 1 0;
v000001f4b860fd70_0 .var "done", 0 0;
v000001f4b8610130_0 .var "first_address", 11 0;
v000001f4b860efb0_0 .net/s "first_data", 8 0, L_000001f4b8551110;  alias, 1 drivers
v000001f4b860f370_0 .net "input_ready", 0 0, v000001f4b8611f90_0;  1 drivers
v000001f4b86101d0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8610270_0 .var "second_address", 11 0;
v000001f4b8610310_0 .net/s "second_data", 8 0, L_000001f4b8550310;  alias, 1 drivers
v000001f4b860f410_0 .var/2s "state", 31 0;
v000001f4b8611a90_0 .net "x", 5 0, v000001f4b8610f50_0;  1 drivers
v000001f4b86111d0_0 .net "y", 5 0, v000001f4b8612c10_0;  1 drivers
L_000001f4b8644aa0 .concat [ 6 26 0 0], v000001f4b8612c10_0, L_000001f4b86908f8;
L_000001f4b8643a60 .arith/mult 32, L_000001f4b8644aa0, L_000001f4b8690940;
L_000001f4b8645680 .concat [ 6 26 0 0], v000001f4b8610f50_0, L_000001f4b8690988;
L_000001f4b8645900 .arith/sum 32, L_000001f4b8643a60, L_000001f4b8645680;
L_000001f4b8644460 .part L_000001f4b8645900, 0, 12;
S_000001f4b860b6d0 .scope module, "O2L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 137, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b8613e80 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b8613eb8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f4b8613ef0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b8613f28 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b8615aa0 .array "BRAM", 0 1023, 8 0;
v000001f4b8615dc0_0 .net "addra", 9 0, v000001f4b8615a00_0;  alias, 1 drivers
v000001f4b8615500_0 .net "addrb", 9 0, v000001f4b86182b0_0;  alias, 1 drivers
v000001f4b8615820_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8614a60_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8614880_0 .net "dina", 8 0, v000001f4b8619e30_0;  alias, 1 drivers
o000001f4b85b9128 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b8614420_0 .net "dinb", 8 0, o000001f4b85b9128;  0 drivers
v000001f4b8615be0_0 .net "douta", 8 0, L_000001f4b8550d90;  1 drivers
v000001f4b8615b40_0 .net "doutb", 8 0, L_000001f4b85503f0;  alias, 1 drivers
L_000001f4b86903a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8614380_0 .net "ena", 0 0, L_000001f4b86903a0;  1 drivers
L_000001f4b86903e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b86149c0_0 .net "enb", 0 0, L_000001f4b86903e8;  1 drivers
v000001f4b8615000_0 .var/i "idx", 31 0;
v000001f4b8614b00_0 .var "ram_data_a", 8 0;
v000001f4b86150a0_0 .var "ram_data_b", 8 0;
L_000001f4b8690430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8614ce0_0 .net "regcea", 0 0, L_000001f4b8690430;  1 drivers
L_000001f4b8690478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8615c80_0 .net "regceb", 0 0, L_000001f4b8690478;  1 drivers
v000001f4b86144c0_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8614ba0_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8615e60_0 .net "wea", 0 0, v000001f4b86180d0_0;  alias, 1 drivers
L_000001f4b8690358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b8615140_0 .net "web", 0 0, L_000001f4b8690358;  1 drivers
S_000001f4b860bd10 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b860b6d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b860bd10
v000001f4b86128f0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O2L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000001f4b86128f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000001f4b86128f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b86128f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000001f4b860b9f0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b860b6d0;
 .timescale -9 -12;
v000001f4b8612cb0_0 .var/i "ram_index", 31 0;
S_000001f4b860bb80 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b860b6d0;
 .timescale -9 -12;
L_000001f4b8550d90 .functor BUFZ 9, v000001f4b8610eb0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b85503f0 .functor BUFZ 9, v000001f4b8614920_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b8610eb0_0 .var "douta_reg", 8 0;
v000001f4b8614920_0 .var "doutb_reg", 8 0;
S_000001f4b860b090 .scope module, "O2L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 5 160, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b8615f80 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b8615fb8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f4b8615ff0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b8616028 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b8614060 .array "BRAM", 0 1023, 8 0;
v000001f4b8614c40_0 .net "addra", 9 0, v000001f4b8619bb0_0;  alias, 1 drivers
v000001f4b8613fc0_0 .net "addrb", 9 0, v000001f4b8619570_0;  alias, 1 drivers
v000001f4b86153c0_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b86155a0_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8614100_0 .net "dina", 8 0, v000001f4b8618170_0;  alias, 1 drivers
o000001f4b85b97e8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b8614560_0 .net "dinb", 8 0, o000001f4b85b97e8;  0 drivers
v000001f4b8614e20_0 .net "douta", 8 0, L_000001f4b854fba0;  1 drivers
v000001f4b8615640_0 .net "doutb", 8 0, L_000001f4b854feb0;  alias, 1 drivers
L_000001f4b8690508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8615460_0 .net "ena", 0 0, L_000001f4b8690508;  1 drivers
L_000001f4b8690550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8614ec0_0 .net "enb", 0 0, L_000001f4b8690550;  1 drivers
v000001f4b8614f60_0 .var/i "idx", 31 0;
v000001f4b86156e0_0 .var "ram_data_a", 8 0;
v000001f4b86141a0_0 .var "ram_data_b", 8 0;
L_000001f4b8690598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8615780_0 .net "regcea", 0 0, L_000001f4b8690598;  1 drivers
L_000001f4b86905e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8615d20_0 .net "regceb", 0 0, L_000001f4b86905e0;  1 drivers
v000001f4b86158c0_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8614240_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8615960_0 .net "wea", 0 0, v000001f4b8618ad0_0;  alias, 1 drivers
L_000001f4b86904c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b86142e0_0 .net "web", 0 0, L_000001f4b86904c0;  1 drivers
S_000001f4b86179c0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b860b090;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b86179c0
v000001f4b8615280_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O2L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000001f4b8615280_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000001f4b8615280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b8615280_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000001f4b86171f0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b860b090;
 .timescale -9 -12;
v000001f4b8615320_0 .var/i "ram_index", 31 0;
S_000001f4b8616890 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b860b090;
 .timescale -9 -12;
L_000001f4b854fba0 .functor BUFZ 9, v000001f4b86147e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b854feb0 .functor BUFZ 9, v000001f4b8614d80_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b86147e0_0 .var "douta_reg", 8 0;
v000001f4b8614d80_0 .var "doutb_reg", 8 0;
S_000001f4b8616d40 .scope module, "O2_DOG_L1L2" "dog" 5 280, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 10 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a4db0 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000001111111111>;
P_000001f4b84a4de8 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000000100000>;
enum000001f4b83d4ff0 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b8615a00_0 .var "address", 9 0;
v000001f4b8614600_0 .net "bram_ready", 0 0, v000001f4b86439c0_0;  alias, 1 drivers
v000001f4b86146a0_0 .var "busy", 0 0;
v000001f4b8614740_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b86185d0_0 .var "counter", 1 0;
v000001f4b8619e30_0 .var/s "data_out", 8 0;
v000001f4b8619890_0 .var "done", 0 0;
v000001f4b86191b0_0 .var/s "fuzz_sign", 8 0;
v000001f4b86196b0_0 .net "fuzzier_pix", 7 0, L_000001f4b8550e70;  alias, 1 drivers
v000001f4b86188f0_0 .var "old_bram", 0 0;
v000001f4b8618f30_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8618350_0 .var/s "sharp_sign", 8 0;
v000001f4b8618850_0 .net "sharper_pix", 7 0, L_000001f4b8550930;  alias, 1 drivers
v000001f4b86183f0_0 .var/2s "state", 31 0;
v000001f4b8619b10_0 .var "state_num", 1 0;
v000001f4b86180d0_0 .var "wea", 0 0;
v000001f4b8619930_0 .var "write", 0 0;
S_000001f4b8617380 .scope module, "O2_DOG_L2L3" "dog" 5 294, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 10 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a3130 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000001111111111>;
P_000001f4b84a3168 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000000100000>;
enum000001f4b83d70a0 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b8619bb0_0 .var "address", 9 0;
v000001f4b8618c10_0 .net "bram_ready", 0 0, v000001f4b8619890_0;  alias, 1 drivers
v000001f4b86192f0_0 .var "busy", 0 0;
v000001f4b8618990_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8619cf0_0 .var "counter", 1 0;
v000001f4b8618170_0 .var/s "data_out", 8 0;
v000001f4b86199d0_0 .var "done", 0 0;
v000001f4b8618e90_0 .var/s "fuzz_sign", 8 0;
v000001f4b8618530_0 .net "fuzzier_pix", 7 0, L_000001f4b85505b0;  alias, 1 drivers
v000001f4b8619a70_0 .var "old_bram", 0 0;
v000001f4b8618490_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8618df0_0 .var/s "sharp_sign", 8 0;
v000001f4b8618fd0_0 .net "sharper_pix", 7 0, L_000001f4b8550e70;  alias, 1 drivers
v000001f4b8618a30_0 .var/2s "state", 31 0;
v000001f4b8618210_0 .var "state_num", 1 0;
v000001f4b8618ad0_0 .var "wea", 0 0;
v000001f4b8618670_0 .var "write", 0 0;
S_000001f4b8616a20 .scope module, "O2_finder" "check_extrema" 5 367, 8 20 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 11 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 10 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 10 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 5 "x";
    .port_info 10 /OUTPUT 5 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 5 "read_x";
    .port_info 20 /OUTPUT 5 "read_y";
    .port_info 21 /OUTPUT 1 "read";
P_000001f4b84b35e0 .param/l "ABS_CONTRAST_THRESHOLD" 0 8 22, +C4<00000000000000000000000000000100>;
P_000001f4b84b3618 .param/l "BIT_DEPTH" 0 8 21, +C4<00000000000000000000000000001001>;
P_000001f4b84b3650 .param/l "DIMENSION" 0 8 23, +C4<00000000000000000000000000100000>;
enum000001f4b83de940 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
enum000001f4b83dc890 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
v000001f4b861c270_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861de90_0 .var "done_checking", 0 0;
v000001f4b861c310_0 .net "enable", 0 0, v000001f4b8611270_0;  alias, 1 drivers
v000001f4b861e930_0 .net "first_address", 9 0, v000001f4b86182b0_0;  alias, 1 drivers
v000001f4b861d530_0 .var/s "first_bottom", 8 0;
v000001f4b861cc70_0 .var/s "first_bottom_left", 8 0;
v000001f4b861c6d0_0 .var/s "first_bottom_right", 8 0;
v000001f4b861e430_0 .net/s "first_data", 8 0, L_000001f4b85503f0;  alias, 1 drivers
v000001f4b861c3b0_0 .var "first_is_extremum", 0 0;
v000001f4b861d850_0 .var "first_is_max", 0 0;
v000001f4b861cb30_0 .var "first_is_min", 0 0;
v000001f4b861e1b0_0 .var/s "first_left", 8 0;
v000001f4b861e570_0 .var/s "first_middle", 8 0;
v000001f4b861d030_0 .var/s "first_right", 8 0;
v000001f4b861d8f0_0 .var/s "first_top", 8 0;
v000001f4b861c810_0 .var/s "first_top_left", 8 0;
v000001f4b861cbd0_0 .var/s "first_top_right", 8 0;
v000001f4b861c770_0 .var "key_out", 10 0;
v000001f4b861c450_0 .var "key_wea", 0 0;
v000001f4b861e7f0_0 .var/2s "pixel_pos", 31 0;
v000001f4b861d0d0_0 .var "read", 0 0;
v000001f4b861e390_0 .var "read_x", 4 0;
v000001f4b861dfd0_0 .var "read_y", 4 0;
v000001f4b861d210_0 .net "reader_busy", 0 0, v000001f4b8618710_0;  1 drivers
v000001f4b861e890_0 .net "reader_done", 0 0, v000001f4b8619110_0;  1 drivers
v000001f4b861d170_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b861df30_0 .net "second_address", 9 0, v000001f4b8619570_0;  alias, 1 drivers
v000001f4b861d2b0_0 .var/s "second_bottom", 8 0;
v000001f4b861c630_0 .var/s "second_bottom_left", 8 0;
v000001f4b861ddf0_0 .var/s "second_bottom_right", 8 0;
v000001f4b861c590_0 .net/s "second_data", 8 0, L_000001f4b854feb0;  alias, 1 drivers
v000001f4b861c8b0_0 .var "second_is_extremum", 0 0;
v000001f4b861e750_0 .var "second_is_max", 0 0;
v000001f4b861cef0_0 .var "second_is_min", 0 0;
v000001f4b861e9d0_0 .var/s "second_left", 8 0;
v000001f4b861cd10_0 .var/s "second_middle", 8 0;
v000001f4b861c950_0 .var/s "second_right", 8 0;
v000001f4b861cdb0_0 .var/s "second_top", 8 0;
v000001f4b861dad0_0 .var/s "second_top_left", 8 0;
v000001f4b861e610_0 .var/s "second_top_right", 8 0;
v000001f4b861dc10_0 .var/2s "state", 31 0;
v000001f4b861e070_0 .var "state_number", 2 0;
v000001f4b861dcb0_0 .var "x", 4 0;
v000001f4b861c9f0_0 .var "y", 4 0;
E_000001f4b854a5b0/0 .event anyedge, v000001f4b861e7f0_0, v000001f4b861dcb0_0, v000001f4b861c9f0_0, v000001f4b861e570_0;
E_000001f4b854a5b0/1 .event anyedge, v000001f4b861e1b0_0, v000001f4b861d030_0, v000001f4b861d8f0_0, v000001f4b861cbd0_0;
E_000001f4b854a5b0/2 .event anyedge, v000001f4b861c810_0, v000001f4b861d530_0, v000001f4b861c6d0_0, v000001f4b861cc70_0;
E_000001f4b854a5b0/3 .event anyedge, v000001f4b861cd10_0, v000001f4b861e9d0_0, v000001f4b861c950_0, v000001f4b861cdb0_0;
E_000001f4b854a5b0/4 .event anyedge, v000001f4b861e610_0, v000001f4b861dad0_0, v000001f4b861d2b0_0, v000001f4b861ddf0_0;
E_000001f4b854a5b0/5 .event anyedge, v000001f4b861c630_0;
E_000001f4b854a5b0 .event/or E_000001f4b854a5b0/0, E_000001f4b854a5b0/1, E_000001f4b854a5b0/2, E_000001f4b854a5b0/3, E_000001f4b854a5b0/4, E_000001f4b854a5b0/5;
E_000001f4b8549cf0 .event anyedge, v000001f4b861dc10_0;
S_000001f4b8616700 .scope module, "reader" "read_pixel" 8 186, 8 417 0, S_000001f4b8616a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 10 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 10 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 5 "x";
    .port_info 8 /INPUT 5 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000001f4b84a43b0 .param/l "BIT_DEPTH" 0 8 418, +C4<00000000000000000000000000001001>;
P_000001f4b84a43e8 .param/l "DIMENSION" 0 8 419, +C4<00000000000000000000000000100000>;
enum000001f4b83de9e0 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000001f4b8618cb0_0 .net *"_ivl_0", 31 0, L_000001f4b8644fa0;  1 drivers
L_000001f4b8690a60 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8619250_0 .net *"_ivl_11", 26 0, L_000001f4b8690a60;  1 drivers
v000001f4b8619390_0 .net *"_ivl_12", 31 0, L_000001f4b8645cc0;  1 drivers
L_000001f4b86909d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8619c50_0 .net *"_ivl_3", 26 0, L_000001f4b86909d0;  1 drivers
L_000001f4b8690a18 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001f4b8618b70_0 .net/2u *"_ivl_4", 31 0, L_000001f4b8690a18;  1 drivers
v000001f4b8619d90_0 .net *"_ivl_7", 31 0, L_000001f4b86441e0;  1 drivers
v000001f4b8619ed0_0 .net *"_ivl_8", 31 0, L_000001f4b8643d80;  1 drivers
v000001f4b8618d50_0 .net "address", 9 0, L_000001f4b86446e0;  1 drivers
v000001f4b8618710_0 .var "busy", 0 0;
v000001f4b8619f70_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8619070_0 .var "counter", 1 0;
v000001f4b8619110_0 .var "done", 0 0;
v000001f4b86182b0_0 .var "first_address", 9 0;
v000001f4b8619430_0 .net/s "first_data", 8 0, L_000001f4b85503f0;  alias, 1 drivers
v000001f4b86187b0_0 .net "input_ready", 0 0, v000001f4b861d0d0_0;  1 drivers
v000001f4b86194d0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8619570_0 .var "second_address", 9 0;
v000001f4b8619610_0 .net/s "second_data", 8 0, L_000001f4b854feb0;  alias, 1 drivers
v000001f4b8619750_0 .var/2s "state", 31 0;
v000001f4b86197f0_0 .net "x", 4 0, v000001f4b861e390_0;  1 drivers
v000001f4b861e4d0_0 .net "y", 4 0, v000001f4b861dfd0_0;  1 drivers
L_000001f4b8644fa0 .concat [ 5 27 0 0], v000001f4b861dfd0_0, L_000001f4b86909d0;
L_000001f4b86441e0 .arith/mult 32, L_000001f4b8644fa0, L_000001f4b8690a18;
L_000001f4b8643d80 .concat [ 5 27 0 0], v000001f4b861e390_0, L_000001f4b8690a60;
L_000001f4b8645cc0 .arith/sum 32, L_000001f4b86441e0, L_000001f4b8643d80;
L_000001f4b86446e0 .part L_000001f4b8645cc0, 0, 10;
S_000001f4b8616ed0 .scope module, "O3L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 189, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b8620220 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b8620258 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f4b8620290 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b86202c8 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b861e2f0 .array "BRAM", 0 255, 8 0;
v000001f4b861e6b0_0 .net "addra", 7 0, v000001f4b861eed0_0;  alias, 1 drivers
v000001f4b861d7b0_0 .net "addrb", 7 0, v000001f4b8622300_0;  alias, 1 drivers
v000001f4b861ca90_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861d350_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861d3f0_0 .net "dina", 8 0, v000001f4b861fa10_0;  alias, 1 drivers
o000001f4b85bb528 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b861d490_0 .net "dinb", 8 0, o000001f4b85bb528;  0 drivers
v000001f4b861d5d0_0 .net "douta", 8 0, L_000001f4b8550540;  1 drivers
v000001f4b861d670_0 .net "doutb", 8 0, L_000001f4b854fc80;  alias, 1 drivers
L_000001f4b8690670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861d710_0 .net "ena", 0 0, L_000001f4b8690670;  1 drivers
L_000001f4b86906b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861d990_0 .net "enb", 0 0, L_000001f4b86906b8;  1 drivers
v000001f4b861da30_0 .var/i "idx", 31 0;
v000001f4b861db70_0 .var "ram_data_a", 8 0;
v000001f4b861dd50_0 .var "ram_data_b", 8 0;
L_000001f4b8690700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861fe70_0 .net "regcea", 0 0, L_000001f4b8690700;  1 drivers
L_000001f4b8690748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861f470_0 .net "regceb", 0 0, L_000001f4b8690748;  1 drivers
v000001f4b861fc90_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b861f5b0_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b861f010_0 .net "wea", 0 0, v000001f4b8620d20_0;  alias, 1 drivers
L_000001f4b8690628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b861f510_0 .net "web", 0 0, L_000001f4b8690628;  1 drivers
S_000001f4b86176a0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b8616ed0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b86176a0
v000001f4b861e110_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O3L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000001f4b861e110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000001f4b861e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b861e110_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001f4b8616bb0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b8616ed0;
 .timescale -9 -12;
v000001f4b861cf90_0 .var/i "ram_index", 31 0;
S_000001f4b8617830 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b8616ed0;
 .timescale -9 -12;
L_000001f4b8550540 .functor BUFZ 9, v000001f4b861c4f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b854fc80 .functor BUFZ 9, v000001f4b861e250_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b861c4f0_0 .var "douta_reg", 8 0;
v000001f4b861e250_0 .var "doutb_reg", 8 0;
S_000001f4b8617060 .scope module, "O3L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001f4b8620310 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001f4b8620348 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f4b8620380 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001f4b86203b8 .param/l "RAM_WIDTH" 0 6 11, +C4<000000000000000000000000000001001>;
v000001f4b861fab0 .array "BRAM", 0 255, 8 0;
v000001f4b861eb10_0 .net "addra", 7 0, v000001f4b8620c80_0;  alias, 1 drivers
v000001f4b861fb50_0 .net "addrb", 7 0, v000001f4b8620960_0;  alias, 1 drivers
v000001f4b861fbf0_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861f790_0 .net "clkb", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861fdd0_0 .net "dina", 8 0, v000001f4b8620dc0_0;  alias, 1 drivers
o000001f4b85bbbe8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001f4b861ebb0_0 .net "dinb", 8 0, o000001f4b85bbbe8;  0 drivers
v000001f4b861f830_0 .net "douta", 8 0, L_000001f4b8550850;  1 drivers
v000001f4b861ffb0_0 .net "doutb", 8 0, L_000001f4b8550150;  alias, 1 drivers
L_000001f4b86907d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861f1f0_0 .net "ena", 0 0, L_000001f4b86907d8;  1 drivers
L_000001f4b8690820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8620050_0 .net "enb", 0 0, L_000001f4b8690820;  1 drivers
v000001f4b861ff10_0 .var/i "idx", 31 0;
v000001f4b861ed90_0 .var "ram_data_a", 8 0;
v000001f4b86200f0_0 .var "ram_data_b", 8 0;
L_000001f4b8690868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861ea70_0 .net "regcea", 0 0, L_000001f4b8690868;  1 drivers
L_000001f4b86908b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b861ecf0_0 .net "regceb", 0 0, L_000001f4b86908b0;  1 drivers
v000001f4b861ec50_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b861f290_0 .net "rstb", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b861ee30_0 .net "wea", 0 0, v000001f4b8622120_0;  alias, 1 drivers
L_000001f4b8690790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b861f970_0 .net "web", 0 0, L_000001f4b8690790;  1 drivers
S_000001f4b8617510 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001f4b8617060;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b8617510
v000001f4b861f6f0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O3L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000001f4b861f6f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000001f4b861f6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b861f6f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000001f4b8617b50 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001f4b8617060;
 .timescale -9 -12;
v000001f4b861f0b0_0 .var/i "ram_index", 31 0;
S_000001f4b8617ce0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001f4b8617060;
 .timescale -9 -12;
L_000001f4b8550850 .functor BUFZ 9, v000001f4b861fd30_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001f4b8550150 .functor BUFZ 9, v000001f4b861f150_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001f4b861fd30_0 .var "douta_reg", 8 0;
v000001f4b861f150_0 .var "doutb_reg", 8 0;
S_000001f4b8617e70 .scope module, "O3_DOG_L1L2" "dog" 5 310, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a36b0 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000000011111111>;
P_000001f4b84a36e8 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000000010000>;
enum000001f4b83da160 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b861eed0_0 .var "address", 7 0;
v000001f4b861ef70_0 .net "bram_ready", 0 0, v000001f4b86439c0_0;  alias, 1 drivers
v000001f4b861f330_0 .var "busy", 0 0;
v000001f4b861f3d0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b861f8d0_0 .var "counter", 1 0;
v000001f4b861fa10_0 .var/s "data_out", 8 0;
v000001f4b8620be0_0 .var "done", 0 0;
v000001f4b8620460_0 .var/s "fuzz_sign", 8 0;
v000001f4b8621a40_0 .net "fuzzier_pix", 7 0, L_000001f4b8550bd0;  alias, 1 drivers
v000001f4b86223a0_0 .var "old_bram", 0 0;
v000001f4b8622bc0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8622620_0 .var/s "sharp_sign", 8 0;
v000001f4b8621220_0 .net "sharper_pix", 7 0, L_000001f4b85507e0;  alias, 1 drivers
v000001f4b8621ae0_0 .var/2s "state", 31 0;
v000001f4b8620a00_0 .var "state_num", 1 0;
v000001f4b8620d20_0 .var "wea", 0 0;
v000001f4b8621e00_0 .var "write", 0 0;
S_000001f4b86160c0 .scope module, "O3_DOG_L2L3" "dog" 5 324, 7 15 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001f4b84a4e30 .param/l "BRAM_LENGTH" 0 7 30, +C4<00000000000000000000000000000000000000000000000000000000011111111>;
P_000001f4b84a4e68 .param/l "DIMENSION" 0 7 15, +C4<00000000000000000000000000010000>;
enum000001f4b83da600 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001f4b8620c80_0 .var "address", 7 0;
v000001f4b8622440_0 .net "bram_ready", 0 0, v000001f4b8620be0_0;  alias, 1 drivers
v000001f4b8621ea0_0 .var "busy", 0 0;
v000001f4b8621fe0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b86208c0_0 .var "counter", 1 0;
v000001f4b8620dc0_0 .var/s "data_out", 8 0;
v000001f4b8622b20_0 .var "done", 0 0;
v000001f4b8621900_0 .var/s "fuzz_sign", 8 0;
v000001f4b86206e0_0 .net "fuzzier_pix", 7 0, L_000001f4b8550460;  alias, 1 drivers
v000001f4b8620f00_0 .var "old_bram", 0 0;
v000001f4b86226c0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8621cc0_0 .var/s "sharp_sign", 8 0;
v000001f4b8622800_0 .net "sharper_pix", 7 0, L_000001f4b8550bd0;  alias, 1 drivers
v000001f4b8621f40_0 .var/2s "state", 31 0;
v000001f4b8622080_0 .var "state_num", 1 0;
v000001f4b8622120_0 .var "wea", 0 0;
v000001f4b86212c0_0 .var "write", 0 0;
S_000001f4b8616250 .scope module, "O3_finder" "check_extrema" 5 382, 8 20 0, S_000001f4b860aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 9 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 8 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 8 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 4 "x";
    .port_info 10 /OUTPUT 4 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 4 "read_x";
    .port_info 20 /OUTPUT 4 "read_y";
    .port_info 21 /OUTPUT 1 "read";
P_000001f4b84b40e0 .param/l "ABS_CONTRAST_THRESHOLD" 0 8 22, +C4<00000000000000000000000000000100>;
P_000001f4b84b4118 .param/l "BIT_DEPTH" 0 8 21, +C4<00000000000000000000000000001001>;
P_000001f4b84b4150 .param/l "DIMENSION" 0 8 23, +C4<00000000000000000000000000010000>;
enum000001f4b83deb20 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
enum000001f4b83dea80 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
v000001f4b8620fa0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8621400_0 .var "done_checking", 0 0;
v000001f4b8620780_0 .net "enable", 0 0, v000001f4b861de90_0;  alias, 1 drivers
v000001f4b86224e0_0 .net "first_address", 7 0, v000001f4b8622300_0;  alias, 1 drivers
v000001f4b8621040_0 .var/s "first_bottom", 8 0;
v000001f4b8622580_0 .var/s "first_bottom_left", 8 0;
v000001f4b86229e0_0 .var/s "first_bottom_right", 8 0;
v000001f4b8620820_0 .net/s "first_data", 8 0, L_000001f4b854fc80;  alias, 1 drivers
v000001f4b86214a0_0 .var "first_is_extremum", 0 0;
v000001f4b8621540_0 .var "first_is_max", 0 0;
v000001f4b86215e0_0 .var "first_is_min", 0 0;
v000001f4b8621c20_0 .var/s "first_left", 8 0;
v000001f4b8621680_0 .var/s "first_middle", 8 0;
v000001f4b86217c0_0 .var/s "first_right", 8 0;
v000001f4b8621860_0 .var/s "first_top", 8 0;
v000001f4b8623ca0_0 .var/s "first_top_left", 8 0;
v000001f4b86233e0_0 .var/s "first_top_right", 8 0;
v000001f4b8623d40_0 .var "key_out", 8 0;
v000001f4b8623b60_0 .var "key_wea", 0 0;
v000001f4b8623480_0 .var/2s "pixel_pos", 31 0;
v000001f4b8623e80_0 .var "read", 0 0;
v000001f4b8623de0_0 .var "read_x", 3 0;
v000001f4b8622f80_0 .var "read_y", 3 0;
v000001f4b8623c00_0 .net "reader_busy", 0 0, v000001f4b8621180_0;  1 drivers
v000001f4b86241a0_0 .net "reader_done", 0 0, v000001f4b86205a0_0;  1 drivers
v000001f4b8623fc0_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8623160_0 .net "second_address", 7 0, v000001f4b8620960_0;  alias, 1 drivers
v000001f4b86238e0_0 .var/s "second_bottom", 8 0;
v000001f4b8622d00_0 .var/s "second_bottom_left", 8 0;
v000001f4b8622da0_0 .var/s "second_bottom_right", 8 0;
v000001f4b8623840_0 .net/s "second_data", 8 0, L_000001f4b8550150;  alias, 1 drivers
v000001f4b8623700_0 .var "second_is_extremum", 0 0;
v000001f4b8624100_0 .var "second_is_max", 0 0;
v000001f4b8623020_0 .var "second_is_min", 0 0;
v000001f4b86237a0_0 .var/s "second_left", 8 0;
v000001f4b8624060_0 .var/s "second_middle", 8 0;
v000001f4b86242e0_0 .var/s "second_right", 8 0;
v000001f4b8623ac0_0 .var/s "second_top", 8 0;
v000001f4b8623980_0 .var/s "second_top_left", 8 0;
v000001f4b8623520_0 .var/s "second_top_right", 8 0;
v000001f4b8623200_0 .var/2s "state", 31 0;
v000001f4b8624240_0 .var "state_number", 2 0;
v000001f4b86235c0_0 .var "x", 3 0;
v000001f4b8623660_0 .var "y", 3 0;
E_000001f4b8549870/0 .event anyedge, v000001f4b8623480_0, v000001f4b86235c0_0, v000001f4b8623660_0, v000001f4b8621680_0;
E_000001f4b8549870/1 .event anyedge, v000001f4b8621c20_0, v000001f4b86217c0_0, v000001f4b8621860_0, v000001f4b86233e0_0;
E_000001f4b8549870/2 .event anyedge, v000001f4b8623ca0_0, v000001f4b8621040_0, v000001f4b86229e0_0, v000001f4b8622580_0;
E_000001f4b8549870/3 .event anyedge, v000001f4b8624060_0, v000001f4b86237a0_0, v000001f4b86242e0_0, v000001f4b8623ac0_0;
E_000001f4b8549870/4 .event anyedge, v000001f4b8623520_0, v000001f4b8623980_0, v000001f4b86238e0_0, v000001f4b8622da0_0;
E_000001f4b8549870/5 .event anyedge, v000001f4b8622d00_0;
E_000001f4b8549870 .event/or E_000001f4b8549870/0, E_000001f4b8549870/1, E_000001f4b8549870/2, E_000001f4b8549870/3, E_000001f4b8549870/4, E_000001f4b8549870/5;
E_000001f4b8549c30 .event anyedge, v000001f4b8623200_0;
S_000001f4b86163e0 .scope module, "reader" "read_pixel" 8 186, 8 417 0, S_000001f4b8616250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 8 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 8 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 4 "x";
    .port_info 8 /INPUT 4 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000001f4b84a42b0 .param/l "BIT_DEPTH" 0 8 418, +C4<00000000000000000000000000001001>;
P_000001f4b84a42e8 .param/l "DIMENSION" 0 8 419, +C4<00000000000000000000000000010000>;
enum000001f4b84a1c50 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000001f4b8621d60_0 .net *"_ivl_0", 31 0, L_000001f4b8645040;  1 drivers
L_000001f4b8690b38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8620aa0_0 .net *"_ivl_11", 27 0, L_000001f4b8690b38;  1 drivers
v000001f4b8622a80_0 .net *"_ivl_12", 31 0, L_000001f4b8645f40;  1 drivers
L_000001f4b8690aa8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4b86219a0_0 .net *"_ivl_3", 27 0, L_000001f4b8690aa8;  1 drivers
L_000001f4b8690af0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001f4b8622760_0 .net/2u *"_ivl_4", 31 0, L_000001f4b8690af0;  1 drivers
v000001f4b8620500_0 .net *"_ivl_7", 31 0, L_000001f4b8643c40;  1 drivers
v000001f4b8621720_0 .net *"_ivl_8", 31 0, L_000001f4b8645e00;  1 drivers
v000001f4b86228a0_0 .net "address", 7 0, L_000001f4b8645fe0;  1 drivers
v000001f4b8621180_0 .var "busy", 0 0;
v000001f4b86221c0_0 .net "clk", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
v000001f4b8620b40_0 .var "counter", 1 0;
v000001f4b86205a0_0 .var "done", 0 0;
v000001f4b8622300_0 .var "first_address", 7 0;
v000001f4b8620e60_0 .net/s "first_data", 8 0, L_000001f4b854fc80;  alias, 1 drivers
v000001f4b8620640_0 .net "input_ready", 0 0, v000001f4b8623e80_0;  1 drivers
v000001f4b8622940_0 .net "rst_in", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
v000001f4b8620960_0 .var "second_address", 7 0;
v000001f4b86210e0_0 .net/s "second_data", 8 0, L_000001f4b8550150;  alias, 1 drivers
v000001f4b8621360_0 .var/2s "state", 31 0;
v000001f4b8621b80_0 .net "x", 3 0, v000001f4b8623de0_0;  1 drivers
v000001f4b8622260_0 .net "y", 3 0, v000001f4b8622f80_0;  1 drivers
L_000001f4b8645040 .concat [ 4 28 0 0], v000001f4b8622f80_0, L_000001f4b8690aa8;
L_000001f4b8643c40 .arith/mult 32, L_000001f4b8645040, L_000001f4b8690af0;
L_000001f4b8645e00 .concat [ 4 28 0 0], v000001f4b8623de0_0, L_000001f4b8690b38;
L_000001f4b8645f40 .arith/sum 32, L_000001f4b8643c40, L_000001f4b8645e00;
L_000001f4b8645fe0 .part L_000001f4b8645f40, 0, 8;
S_000001f4b8616570 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 83, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b86309b0 .param/str "INIT_FILE" 0 4 16, "first_test_bram.mem";
P_000001f4b86309e8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f4b8630a20 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b8630a58 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b862f110 .array "BRAM", 0 4095, 7 0;
v000001f4b862f7f0_0 .net "addra", 11 0, v000001f4b8623340_0;  alias, 1 drivers
v000001f4b862f390_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8690b80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b862fa70_0 .net "dina", 7 0, L_000001f4b8690b80;  1 drivers
v000001f4b862fcf0_0 .net "douta", 7 0, L_000001f4b854fa50;  alias, 1 drivers
L_000001f4b8690c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b862f2f0_0 .net "ena", 0 0, L_000001f4b8690c10;  1 drivers
v000001f4b862fd90_0 .var "ram_data", 7 0;
L_000001f4b8690c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b862fed0_0 .net "regcea", 0 0, L_000001f4b8690c58;  1 drivers
v000001f4b86303d0_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8690bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b862fe30_0 .net "wea", 0 0, L_000001f4b8690bc8;  1 drivers
S_000001f4b86323f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b8616570;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b86323f0
v000001f4b86301f0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000001f4b86301f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000001f4b86301f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b86301f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000001f4b8632260 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b8616570;
 .timescale -9 -12;
L_000001f4b854fa50 .functor BUFZ 8, v000001f4b862fc50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b862fc50_0 .var "douta_reg", 7 0;
S_000001f4b8631130 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b8616570;
 .timescale -9 -12;
S_000001f4b8631a90 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 99, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b8632ab0 .param/str "INIT_FILE" 0 4 16, "second_test_bram.mem";
P_000001f4b8632ae8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f4b8632b20 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b8632b58 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b862edf0 .array "BRAM", 0 4095, 7 0;
v000001f4b862ff70_0 .net "addra", 11 0, v000001f4b862e490_0;  alias, 1 drivers
v000001f4b8630290_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8690ca0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8630470_0 .net "dina", 7 0, L_000001f4b8690ca0;  1 drivers
v000001f4b862efd0_0 .net "douta", 7 0, L_000001f4b85510a0;  alias, 1 drivers
L_000001f4b8690d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8630330_0 .net "ena", 0 0, L_000001f4b8690d30;  1 drivers
v000001f4b8630010_0 .var "ram_data", 7 0;
L_000001f4b8690d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b862f250_0 .net "regcea", 0 0, L_000001f4b8690d78;  1 drivers
v000001f4b862f070_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8690ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b862f1b0_0 .net "wea", 0 0, L_000001f4b8690ce8;  1 drivers
S_000001f4b8630e10 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b8631a90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b8630e10
v000001f4b862f750_0 .var/i "depth", 31 0;
TD_find_keypts_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000001f4b862f750_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000001f4b862f750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b862f750_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000001f4b86312c0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b8631a90;
 .timescale -9 -12;
L_000001f4b85510a0 .functor BUFZ 8, v000001f4b862ef30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b862ef30_0 .var "douta_reg", 7 0;
S_000001f4b8632580 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b8631a90;
 .timescale -9 -12;
S_000001f4b86328a0 .scope module, "third_bram" "xilinx_single_port_ram_read_first" 3 115, 4 12 0, S_000001f4b839e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f4b86437d0 .param/str "INIT_FILE" 0 4 16, "third_test_bram.mem";
P_000001f4b8643808 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f4b8643840 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f4b8643878 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f4b86459a0 .array "BRAM", 0 4095, 7 0;
v000001f4b86454a0_0 .net "addra", 11 0, v000001f4b862dc70_0;  alias, 1 drivers
v000001f4b8643b00_0 .net "clka", 0 0, v000001f4b8644f00_0;  alias, 1 drivers
L_000001f4b8690dc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4b8644b40_0 .net "dina", 7 0, L_000001f4b8690dc0;  1 drivers
v000001f4b86445a0_0 .net "douta", 7 0, L_000001f4b854fcf0;  alias, 1 drivers
L_000001f4b8690e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8644d20_0 .net "ena", 0 0, L_000001f4b8690e50;  1 drivers
v000001f4b8644000_0 .var "ram_data", 7 0;
L_000001f4b8690e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4b8644320_0 .net "regcea", 0 0, L_000001f4b8690e98;  1 drivers
v000001f4b8645c20_0 .net "rsta", 0 0, v000001f4b8645b80_0;  alias, 1 drivers
L_000001f4b8690e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4b8643f60_0 .net "wea", 0 0, L_000001f4b8690e08;  1 drivers
S_000001f4b8630fa0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f4b86328a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f4b8630fa0
v000001f4b8644e60_0 .var/i "depth", 31 0;
TD_find_keypts_tb.third_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v000001f4b8644e60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v000001f4b8644e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f4b8644e60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_000001f4b8631450 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f4b86328a0;
 .timescale -9 -12;
L_000001f4b854fcf0 .functor BUFZ 8, v000001f4b8645400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f4b8645400_0 .var "douta_reg", 7 0;
S_000001f4b8632710 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f4b86328a0;
 .timescale -9 -12;
    .scope S_000001f4b860b3b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b84a1a70_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001f4b84a1a70_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b84a1a70_0;
    %store/vec4a v000001f4b860d050, 4, 0;
    %load/vec4 v000001f4b84a1a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b84a1a70_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_000001f4b860b540;
T_16 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860d870_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860de10_0, 0, 9;
    %end;
    .thread T_16, $init;
    .scope S_000001f4b860b540;
T_17 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b860d870_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001f4b860d230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001f4b860d910_0;
    %assign/vec4 v000001f4b860d870_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f4b860b540;
T_18 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b860de10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001f4b860e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001f4b860e3b0_0;
    %assign/vec4 v000001f4b860de10_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001f4b860bea0;
T_19 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860d910_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860e3b0_0, 0, 9;
    %end;
    .thread T_19, $init;
    .scope S_000001f4b860bea0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b860cc90_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001f4b860cc90_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b860d050, v000001f4b860cc90_0 > {0 0 0};
    %load/vec4 v000001f4b860cc90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b860cc90_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000001f4b860bea0;
T_21 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001f4b860d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001f4b860d410_0;
    %load/vec4 v000001f4b860cab0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b860d050, 0, 4;
T_21.2 ;
    %load/vec4 v000001f4b860cab0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b860d050, 4;
    %assign/vec4 v000001f4b860d910_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f4b860bea0;
T_22 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001f4b860ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001f4b860d0f0_0;
    %load/vec4 v000001f4b860c970_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b860d050, 0, 4;
T_22.2 ;
    %load/vec4 v000001f4b860c970_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b860d050, 4;
    %assign/vec4 v000001f4b860e3b0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f4b860c030;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b860d4b0_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001f4b860d4b0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b860d4b0_0;
    %store/vec4a v000001f4b860d550, 4, 0;
    %load/vec4 v000001f4b860d4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b860d4b0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_000001f4b860c4e0;
T_24 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860d730_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860deb0_0, 0, 9;
    %end;
    .thread T_24, $init;
    .scope S_000001f4b860c4e0;
T_25 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b860d730_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001f4b860dc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001f4b860d7d0_0;
    %assign/vec4 v000001f4b860d730_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f4b860c4e0;
T_26 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860df50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b860deb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001f4b860dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001f4b860e450_0;
    %assign/vec4 v000001f4b860deb0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001f4b860a730;
T_27 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860d7d0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b860e450_0, 0, 9;
    %end;
    .thread T_27, $init;
    .scope S_000001f4b860a730;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b860db90_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001f4b860db90_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_28.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b860d550, v000001f4b860db90_0 > {0 0 0};
    %load/vec4 v000001f4b860db90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b860db90_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001f4b860a730;
T_29 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001f4b860e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001f4b860d2d0_0;
    %load/vec4 v000001f4b860cb50_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b860d550, 0, 4;
T_29.2 ;
    %load/vec4 v000001f4b860cb50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b860d550, 4;
    %assign/vec4 v000001f4b860d7d0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001f4b860a730;
T_30 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001f4b860dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001f4b860cdd0_0;
    %load/vec4 v000001f4b860ce70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b860d550, 0, 4;
T_30.2 ;
    %load/vec4 v000001f4b860ce70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b860d550, 4;
    %assign/vec4 v000001f4b860e450_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001f4b860b9f0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b8612cb0_0, 0, 32;
T_31.0 ;
    %load/vec4 v000001f4b8612cb0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b8612cb0_0;
    %store/vec4a v000001f4b8615aa0, 4, 0;
    %load/vec4 v000001f4b8612cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b8612cb0_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_000001f4b860bb80;
T_32 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b8610eb0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b8614920_0, 0, 9;
    %end;
    .thread T_32, $init;
    .scope S_000001f4b860bb80;
T_33 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86144c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b8610eb0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001f4b8614ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001f4b8614b00_0;
    %assign/vec4 v000001f4b8610eb0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001f4b860bb80;
T_34 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8614ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b8614920_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001f4b8615c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001f4b86150a0_0;
    %assign/vec4 v000001f4b8614920_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001f4b860b6d0;
T_35 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b8614b00_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b86150a0_0, 0, 9;
    %end;
    .thread T_35, $init;
    .scope S_000001f4b860b6d0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b8615000_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001f4b8615000_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b8615aa0, v000001f4b8615000_0 > {0 0 0};
    %load/vec4 v000001f4b8615000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b8615000_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001f4b860b6d0;
T_37 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8614380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001f4b8615e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001f4b8614880_0;
    %load/vec4 v000001f4b8615dc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b8615aa0, 0, 4;
T_37.2 ;
    %load/vec4 v000001f4b8615dc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b8615aa0, 4;
    %assign/vec4 v000001f4b8614b00_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f4b860b6d0;
T_38 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86149c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v000001f4b8615140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001f4b8614420_0;
    %load/vec4 v000001f4b8615500_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b8615aa0, 0, 4;
T_38.2 ;
    %load/vec4 v000001f4b8615500_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b8615aa0, 4;
    %assign/vec4 v000001f4b86150a0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001f4b86171f0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b8615320_0, 0, 32;
T_39.0 ;
    %load/vec4 v000001f4b8615320_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b8615320_0;
    %store/vec4a v000001f4b8614060, 4, 0;
    %load/vec4 v000001f4b8615320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b8615320_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .thread T_39;
    .scope S_000001f4b8616890;
T_40 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b86147e0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b8614d80_0, 0, 9;
    %end;
    .thread T_40, $init;
    .scope S_000001f4b8616890;
T_41 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86158c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b86147e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001f4b8615780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001f4b86156e0_0;
    %assign/vec4 v000001f4b86147e0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001f4b8616890;
T_42 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8614240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b8614d80_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001f4b8615d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001f4b86141a0_0;
    %assign/vec4 v000001f4b8614d80_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001f4b860b090;
T_43 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b86156e0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b86141a0_0, 0, 9;
    %end;
    .thread T_43, $init;
    .scope S_000001f4b860b090;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b8614f60_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001f4b8614f60_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_44.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b8614060, v000001f4b8614f60_0 > {0 0 0};
    %load/vec4 v000001f4b8614f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b8614f60_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000001f4b860b090;
T_45 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8615460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v000001f4b8615960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v000001f4b8614100_0;
    %load/vec4 v000001f4b8614c40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b8614060, 0, 4;
T_45.2 ;
    %load/vec4 v000001f4b8614c40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b8614060, 4;
    %assign/vec4 v000001f4b86156e0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001f4b860b090;
T_46 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8614ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v000001f4b86142e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001f4b8614560_0;
    %load/vec4 v000001f4b8613fc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b8614060, 0, 4;
T_46.2 ;
    %load/vec4 v000001f4b8613fc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b8614060, 4;
    %assign/vec4 v000001f4b86141a0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001f4b8616bb0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b861cf90_0, 0, 32;
T_47.0 ;
    %load/vec4 v000001f4b861cf90_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b861cf90_0;
    %store/vec4a v000001f4b861e2f0, 4, 0;
    %load/vec4 v000001f4b861cf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b861cf90_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %end;
    .thread T_47;
    .scope S_000001f4b8617830;
T_48 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861c4f0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861e250_0, 0, 9;
    %end;
    .thread T_48, $init;
    .scope S_000001f4b8617830;
T_49 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b861c4f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000001f4b861fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001f4b861db70_0;
    %assign/vec4 v000001f4b861c4f0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001f4b8617830;
T_50 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861f5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b861e250_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001f4b861f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001f4b861dd50_0;
    %assign/vec4 v000001f4b861e250_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001f4b8616ed0;
T_51 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861db70_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861dd50_0, 0, 9;
    %end;
    .thread T_51, $init;
    .scope S_000001f4b8616ed0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b861da30_0, 0, 32;
T_52.0 ;
    %load/vec4 v000001f4b861da30_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b861e2f0, v000001f4b861da30_0 > {0 0 0};
    %load/vec4 v000001f4b861da30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b861da30_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_000001f4b8616ed0;
T_53 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v000001f4b861f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v000001f4b861d3f0_0;
    %load/vec4 v000001f4b861e6b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b861e2f0, 0, 4;
T_53.2 ;
    %load/vec4 v000001f4b861e6b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b861e2f0, 4;
    %assign/vec4 v000001f4b861db70_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001f4b8616ed0;
T_54 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000001f4b861f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001f4b861d490_0;
    %load/vec4 v000001f4b861d7b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b861e2f0, 0, 4;
T_54.2 ;
    %load/vec4 v000001f4b861d7b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b861e2f0, 4;
    %assign/vec4 v000001f4b861dd50_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001f4b8617b50;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b861f0b0_0, 0, 32;
T_55.0 ;
    %load/vec4 v000001f4b861f0b0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001f4b861f0b0_0;
    %store/vec4a v000001f4b861fab0, 4, 0;
    %load/vec4 v000001f4b861f0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b861f0b0_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_000001f4b8617ce0;
T_56 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861fd30_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861f150_0, 0, 9;
    %end;
    .thread T_56, $init;
    .scope S_000001f4b8617ce0;
T_57 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b861fd30_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001f4b861ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001f4b861ed90_0;
    %assign/vec4 v000001f4b861fd30_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001f4b8617ce0;
T_58 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861f290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b861f150_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000001f4b861ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001f4b86200f0_0;
    %assign/vec4 v000001f4b861f150_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001f4b8617060;
T_59 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b861ed90_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f4b86200f0_0, 0, 9;
    %end;
    .thread T_59, $init;
    .scope S_000001f4b8617060;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4b861ff10_0, 0, 32;
T_60.0 ;
    %load/vec4 v000001f4b861ff10_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_60.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f4b861fab0, v000001f4b861ff10_0 > {0 0 0};
    %load/vec4 v000001f4b861ff10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4b861ff10_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %end;
    .thread T_60;
    .scope S_000001f4b8617060;
T_61 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v000001f4b861ee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v000001f4b861fdd0_0;
    %load/vec4 v000001f4b861eb10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b861fab0, 0, 4;
T_61.2 ;
    %load/vec4 v000001f4b861eb10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b861fab0, 4;
    %assign/vec4 v000001f4b861ed90_0, 0;
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001f4b8617060;
T_62 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8620050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v000001f4b861f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000001f4b861ebb0_0;
    %load/vec4 v000001f4b861fb50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b861fab0, 0, 4;
T_62.2 ;
    %load/vec4 v000001f4b861fb50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b861fab0, 4;
    %assign/vec4 v000001f4b86200f0_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001f4b860c1c0;
T_63 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860e310_0;
    %assign/vec4 v000001f4b860feb0_0, 0;
    %load/vec4 v000001f4b860f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b860fcd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86109f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b860fe10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86106d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f7d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000001f4b860fcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %jmp T_63.5;
T_63.2 ;
    %load/vec4 v000001f4b860e310_0;
    %load/vec4 v000001f4b860feb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610770_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b860fcd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b86109f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860e1d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b860fe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f7d0_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610770_0, 0;
T_63.7 ;
    %jmp T_63.5;
T_63.3 ;
    %load/vec4 v000001f4b860fe10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b860fcd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b860fe10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b86109f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b860f5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b86108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b860f690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b860f4b0_0, 0;
    %jmp T_63.9;
T_63.8 ;
    %load/vec4 v000001f4b860fe10_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b860fe10_0, 0;
T_63.9 ;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v000001f4b86106d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86106d0_0, 0;
    %load/vec4 v000001f4b86108b0_0;
    %load/vec4 v000001f4b860f4b0_0;
    %sub;
    %assign/vec4 v000001f4b8610590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860f7d0_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86106d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f7d0_0, 0;
    %load/vec4 v000001f4b860e1d0_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_63.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860e1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b860fcd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86109f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8610770_0, 0;
    %jmp T_63.13;
T_63.12 ;
    %load/vec4 v000001f4b860e1d0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f4b860e1d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b860fcd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b86109f0_0, 0;
T_63.13 ;
T_63.11 ;
    %jmp T_63.5;
T_63.5 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001f4b860ad70;
T_64 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b860fa50_0;
    %assign/vec4 v000001f4b860f870_0, 0;
    %load/vec4 v000001f4b860f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8610630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8610bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8610810_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860ee70_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001f4b8610630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %jmp T_64.5;
T_64.2 ;
    %load/vec4 v000001f4b860fa50_0;
    %load/vec4 v000001f4b860f870_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860f190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610950_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8610630_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8610bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860f050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8610810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860ee70_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8610950_0, 0;
T_64.7 ;
    %jmp T_64.5;
T_64.3 ;
    %load/vec4 v000001f4b8610810_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_64.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8610630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8610810_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b8610bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b860f910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8610b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8610a90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b86103b0_0, 0;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v000001f4b8610810_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b8610810_0, 0;
T_64.9 ;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v000001f4b860f9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860f9b0_0, 0;
    %load/vec4 v000001f4b8610b30_0;
    %load/vec4 v000001f4b86103b0_0;
    %sub;
    %assign/vec4 v000001f4b860fff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860ee70_0, 0;
    %jmp T_64.11;
T_64.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860ee70_0, 0;
    %load/vec4 v000001f4b860f050_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_64.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b860f050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8610630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8610bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8610950_0, 0;
    %jmp T_64.13;
T_64.12 ;
    %load/vec4 v000001f4b860f050_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f4b860f050_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8610630_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8610bd0_0, 0;
T_64.13 ;
T_64.11 ;
    %jmp T_64.5;
T_64.5 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001f4b8616d40;
T_65 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8614600_0;
    %assign/vec4 v000001f4b86188f0_0, 0;
    %load/vec4 v000001f4b8618f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b86183f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86185d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8615a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86146a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86180d0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001f4b86183f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %jmp T_65.5;
T_65.2 ;
    %load/vec4 v000001f4b8614600_0;
    %load/vec4 v000001f4b86188f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86146a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619890_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b86183f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8619b10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8615a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86185d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86180d0_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619890_0, 0;
T_65.7 ;
    %jmp T_65.5;
T_65.3 ;
    %load/vec4 v000001f4b86185d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_65.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b86183f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86185d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b8619b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8618850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8618350_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b86196b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b86191b0_0, 0;
    %jmp T_65.9;
T_65.8 ;
    %load/vec4 v000001f4b86185d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b86185d0_0, 0;
T_65.9 ;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v000001f4b8619930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8619930_0, 0;
    %load/vec4 v000001f4b8618350_0;
    %load/vec4 v000001f4b86191b0_0;
    %sub;
    %assign/vec4 v000001f4b8619e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86180d0_0, 0;
    %jmp T_65.11;
T_65.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86180d0_0, 0;
    %load/vec4 v000001f4b8615a00_0;
    %pad/u 65;
    %cmpi/e 1023, 0, 65;
    %jmp/0xz  T_65.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8615a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b86183f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86146a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8619890_0, 0;
    %jmp T_65.13;
T_65.12 ;
    %load/vec4 v000001f4b8615a00_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f4b8615a00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b86183f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8619b10_0, 0;
T_65.13 ;
T_65.11 ;
    %jmp T_65.5;
T_65.5 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001f4b8617380;
T_66 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8618c10_0;
    %assign/vec4 v000001f4b8619a70_0, 0;
    %load/vec4 v000001f4b8618490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8618a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8618210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619cf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8619bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86199d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618ad0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v000001f4b8618a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %jmp T_66.5;
T_66.2 ;
    %load/vec4 v000001f4b8618c10_0;
    %load/vec4 v000001f4b8619a70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86199d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8618a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8618210_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8619bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618ad0_0, 0;
    %jmp T_66.7;
T_66.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86199d0_0, 0;
T_66.7 ;
    %jmp T_66.5;
T_66.3 ;
    %load/vec4 v000001f4b8619cf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8618a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619cf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b8618210_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8618fd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8618df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8618530_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8618e90_0, 0;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v000001f4b8619cf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b8619cf0_0, 0;
T_66.9 ;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v000001f4b8618670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8618670_0, 0;
    %load/vec4 v000001f4b8618df0_0;
    %load/vec4 v000001f4b8618e90_0;
    %sub;
    %assign/vec4 v000001f4b8618170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8618ad0_0, 0;
    %jmp T_66.11;
T_66.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618ad0_0, 0;
    %load/vec4 v000001f4b8619bb0_0;
    %pad/u 65;
    %cmpi/e 1023, 0, 65;
    %jmp/0xz  T_66.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4b8619bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8618a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8618210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86192f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86199d0_0, 0;
    %jmp T_66.13;
T_66.12 ;
    %load/vec4 v000001f4b8619bb0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f4b8619bb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8618a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8618210_0, 0;
T_66.13 ;
T_66.11 ;
    %jmp T_66.5;
T_66.5 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000001f4b8617e70;
T_67 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861ef70_0;
    %assign/vec4 v000001f4b86223a0_0, 0;
    %load/vec4 v000001f4b8622bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8620a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b861f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b861eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861f330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620d20_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001f4b8621ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %jmp T_67.5;
T_67.2 ;
    %load/vec4 v000001f4b861ef70_0;
    %load/vec4 v000001f4b86223a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861f330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620be0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8621ae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8620a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b861eed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b861f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620d20_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620be0_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v000001f4b861f8d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_67.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8621ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b861f8d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b8620a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8621220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8622620_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8621a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8620460_0, 0;
    %jmp T_67.9;
T_67.8 ;
    %load/vec4 v000001f4b861f8d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b861f8d0_0, 0;
T_67.9 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v000001f4b8621e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8621e00_0, 0;
    %load/vec4 v000001f4b8622620_0;
    %load/vec4 v000001f4b8620460_0;
    %sub;
    %assign/vec4 v000001f4b861fa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8620d20_0, 0;
    %jmp T_67.11;
T_67.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8620d20_0, 0;
    %load/vec4 v000001f4b861eed0_0;
    %pad/u 65;
    %cmpi/e 255, 0, 65;
    %jmp/0xz  T_67.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b861eed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8620a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8620be0_0, 0;
    %jmp T_67.13;
T_67.12 ;
    %load/vec4 v000001f4b861eed0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001f4b861eed0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8621ae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8620a00_0, 0;
T_67.13 ;
T_67.11 ;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001f4b86160c0;
T_68 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8622440_0;
    %assign/vec4 v000001f4b8620f00_0, 0;
    %load/vec4 v000001f4b86226c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8622080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86208c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b8620c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86212c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622120_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000001f4b8621f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %jmp T_68.5;
T_68.2 ;
    %load/vec4 v000001f4b8622440_0;
    %load/vec4 v000001f4b8620f00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8621ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622b20_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8621f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8622080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b8620c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86208c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622120_0, 0;
    %jmp T_68.7;
T_68.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622b20_0, 0;
T_68.7 ;
    %jmp T_68.5;
T_68.3 ;
    %load/vec4 v000001f4b86208c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_68.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8621f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b86208c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f4b8622080_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b8622800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8621cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4b86206e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4b8621900_0, 0;
    %jmp T_68.9;
T_68.8 ;
    %load/vec4 v000001f4b86208c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b86208c0_0, 0;
T_68.9 ;
    %jmp T_68.5;
T_68.4 ;
    %load/vec4 v000001f4b86212c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86212c0_0, 0;
    %load/vec4 v000001f4b8621cc0_0;
    %load/vec4 v000001f4b8621900_0;
    %sub;
    %assign/vec4 v000001f4b8620dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8622120_0, 0;
    %jmp T_68.11;
T_68.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86212c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8622120_0, 0;
    %load/vec4 v000001f4b8620c80_0;
    %pad/u 65;
    %cmpi/e 255, 0, 65;
    %jmp/0xz  T_68.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b8620c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8622080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8622b20_0, 0;
    %jmp T_68.13;
T_68.12 ;
    %load/vec4 v000001f4b8620c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001f4b8620c80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8621f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f4b8622080_0, 0;
T_68.13 ;
T_68.11 ;
    %jmp T_68.5;
T_68.5 ;
    %pop/vec4 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001f4b860abe0;
T_69 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86101d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b860ef10_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001f4b860f410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %jmp T_69.4;
T_69.2 ;
    %load/vec4 v000001f4b860f370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b860f410_0, 0;
    %load/vec4 v000001f4b860fc30_0;
    %assign/vec4 v000001f4b8610130_0, 0;
    %load/vec4 v000001f4b860fc30_0;
    %assign/vec4 v000001f4b8610270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b860ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860f230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860fd70_0, 0;
    %jmp T_69.6;
T_69.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b860f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860fd70_0, 0;
T_69.6 ;
    %jmp T_69.4;
T_69.3 ;
    %load/vec4 v000001f4b860ef10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_69.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b860f410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b860fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b860f230_0, 0;
    %jmp T_69.8;
T_69.7 ;
    %load/vec4 v000001f4b860ef10_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b860ef10_0, 0;
T_69.8 ;
    %jmp T_69.4;
T_69.4 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001f4b860a8c0;
T_70 ;
Ewait_0 .event/or E_000001f4b85497f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f4b8612350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %jmp T_70.5;
T_70.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4b8612670_0, 0, 3;
    %jmp T_70.5;
T_70.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4b8612670_0, 0, 3;
    %jmp T_70.5;
T_70.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4b8612670_0, 0, 3;
    %jmp T_70.5;
T_70.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f4b8612670_0, 0, 3;
    %jmp T_70.5;
T_70.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f4b8612670_0, 0, 3;
    %jmp T_70.5;
T_70.5 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001f4b860a8c0;
T_71 ;
Ewait_1 .event/or E_000001f4b854a2f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001f4b86114f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %jmp T_71.9;
T_71.0 ;
    %load/vec4 v000001f4b8610ff0_0;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.1 ;
    %load/vec4 v000001f4b8610ff0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.2 ;
    %load/vec4 v000001f4b8610ff0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.3 ;
    %load/vec4 v000001f4b8610ff0_0;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.4 ;
    %load/vec4 v000001f4b8610ff0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.5 ;
    %load/vec4 v000001f4b8610ff0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.6 ;
    %load/vec4 v000001f4b8610ff0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.7 ;
    %load/vec4 v000001f4b8610ff0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v000001f4b8610ff0_0;
    %store/vec4 v000001f4b8610f50_0, 0, 6;
    %load/vec4 v000001f4b8612710_0;
    %store/vec4 v000001f4b8612c10_0, 0, 6;
    %jmp T_71.9;
T_71.9 ;
    %pop/vec4 1;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_71.25, 5;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86116d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_71.24, 22;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612170_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_71.23, 21;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86122b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_71.22, 20;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612b70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_71.21, 19;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611ef0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_71.20, 18;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611090_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_71.19, 17;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86123f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_71.18, 16;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_71.17, 15;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86118b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_71.16, 14;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_71.15, 13;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86125d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_71.14, 12;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_71.13, 11;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612d50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_71.12, 10;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.11, 9;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8611d10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_71.10, 8;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b86127b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.10;
    %store/vec4 v000001f4b8611130_0, 0, 1;
    %load/vec4 v000001f4b8611630_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_71.41, 5;
    %load/vec4 v000001f4b86116d0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_71.40, 22;
    %load/vec4 v000001f4b8612170_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_71.39, 21;
    %load/vec4 v000001f4b86122b0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_71.38, 20;
    %load/vec4 v000001f4b8612b70_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_71.37, 19;
    %load/vec4 v000001f4b8611ef0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_71.36, 18;
    %load/vec4 v000001f4b8611090_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_71.35, 17;
    %load/vec4 v000001f4b86123f0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_71.34, 16;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_71.33, 15;
    %load/vec4 v000001f4b86118b0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_71.32, 14;
    %load/vec4 v000001f4b8611950_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_71.31, 13;
    %load/vec4 v000001f4b86125d0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_71.30, 12;
    %load/vec4 v000001f4b8612030_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_71.29, 11;
    %load/vec4 v000001f4b8612d50_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_71.28, 10;
    %load/vec4 v000001f4b8611770_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.27, 9;
    %load/vec4 v000001f4b8611d10_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_71.26, 8;
    %load/vec4 v000001f4b86127b0_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.26;
    %store/vec4 v000001f4b8612990_0, 0, 1;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86118b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_71.57, 5;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_71.56, 22;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86125d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_71.55, 21;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8612030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_71.54, 20;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8612d50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_71.53, 19;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_71.52, 18;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611d10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_71.51, 17;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86127b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_71.50, 16;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86113b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_71.49, 15;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_71.48, 14;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86116d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_71.47, 13;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8612170_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_71.46, 12;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86122b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_71.45, 11;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8612b70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_71.44, 10;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611ef0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.43, 9;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b8611090_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_71.42, 8;
    %load/vec4 v000001f4b8612530_0;
    %load/vec4 v000001f4b86123f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.42;
    %store/vec4 v000001f4b8611e50_0, 0, 1;
    %load/vec4 v000001f4b86118b0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_71.73, 5;
    %load/vec4 v000001f4b8611950_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_71.72, 22;
    %load/vec4 v000001f4b86125d0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_71.71, 21;
    %load/vec4 v000001f4b8612030_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_71.70, 20;
    %load/vec4 v000001f4b8612d50_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_71.69, 19;
    %load/vec4 v000001f4b8611770_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_71.68, 18;
    %load/vec4 v000001f4b8611d10_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_71.67, 17;
    %load/vec4 v000001f4b86127b0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_71.66, 16;
    %load/vec4 v000001f4b86113b0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_71.65, 15;
    %load/vec4 v000001f4b8611630_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_71.64, 14;
    %load/vec4 v000001f4b86116d0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_71.63, 13;
    %load/vec4 v000001f4b8612170_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_71.62, 12;
    %load/vec4 v000001f4b86122b0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_71.61, 11;
    %load/vec4 v000001f4b8612b70_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_71.60, 10;
    %load/vec4 v000001f4b8611ef0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.59, 9;
    %load/vec4 v000001f4b8611090_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_71.58, 8;
    %load/vec4 v000001f4b86123f0_0;
    %load/vec4 v000001f4b8612530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_71.58;
    %store/vec4 v000001f4b8611810_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001f4b860a8c0;
T_72 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8611590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8612490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8612210_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001f4b8610ff0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001f4b8612710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001f4b8611450_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001f4b8612350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %jmp T_72.10;
T_72.2 ;
    %load/vec4 v000001f4b86119f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001f4b8610ff0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001f4b8612710_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611270_0, 0;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611270_0, 0;
T_72.12 ;
    %jmp T_72.10;
T_72.3 ;
    %load/vec4 v000001f4b86114f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_72.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_72.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_72.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_72.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_72.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_72.22, 6;
    %jmp T_72.23;
T_72.13 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.24, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8612170_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b86125d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.25;
T_72.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.25 ;
    %jmp T_72.23;
T_72.14 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.26, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86122b0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8612030_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.27;
T_72.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.27 ;
    %jmp T_72.23;
T_72.15 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.28, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86116d0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8611950_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.29;
T_72.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.29 ;
    %jmp T_72.23;
T_72.16 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.30, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8611090_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8611d10_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.31;
T_72.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.31 ;
    %jmp T_72.23;
T_72.17 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.32, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8611ef0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8611770_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.33;
T_72.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.33 ;
    %jmp T_72.23;
T_72.18 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.34, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86123f0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b86127b0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.35;
T_72.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.35 ;
    %jmp T_72.23;
T_72.19 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.36, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8611630_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b86118b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.37;
T_72.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.37 ;
    %jmp T_72.23;
T_72.20 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.38, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8612b70_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8612d50_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.39;
T_72.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.39 ;
    %jmp T_72.23;
T_72.21 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.40, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86113b0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8612530_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.41;
T_72.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.41 ;
    %jmp T_72.23;
T_72.22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.23;
T_72.23 ;
    %pop/vec4 1;
    %jmp T_72.10;
T_72.4 ;
    %load/vec4 v000001f4b8611130_0;
    %flag_set/vec4 9;
    %jmp/1 T_72.45, 9;
    %load/vec4 v000001f4b8612990_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_72.45;
    %flag_get/vec4 9;
    %jmp/0 T_72.44, 9;
    %load/vec4 v000001f4b86113b0_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_72.46, 5;
    %load/vec4 v000001f4b86113b0_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_72.46;
    %and;
T_72.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.42, 8;
    %load/vec4 v000001f4b8610ff0_0;
    %load/vec4 v000001f4b8612710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %load/vec4 v000001f4b8611e50_0;
    %flag_set/vec4 9;
    %jmp/1 T_72.50, 9;
    %load/vec4 v000001f4b8611810_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_72.50;
    %flag_get/vec4 9;
    %jmp/0 T_72.49, 9;
    %load/vec4 v000001f4b8612530_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_72.51, 5;
    %load/vec4 v000001f4b8612530_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_72.51;
    %and;
T_72.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.47, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.48;
T_72.47 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
T_72.48 ;
    %jmp T_72.43;
T_72.42 ;
    %load/vec4 v000001f4b8611e50_0;
    %flag_set/vec4 9;
    %jmp/1 T_72.55, 9;
    %load/vec4 v000001f4b8611810_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_72.55;
    %flag_get/vec4 9;
    %jmp/0 T_72.54, 9;
    %load/vec4 v000001f4b8612530_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_72.56, 5;
    %load/vec4 v000001f4b8612530_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_72.56;
    %and;
T_72.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.52, 8;
    %load/vec4 v000001f4b8610ff0_0;
    %load/vec4 v000001f4b8612710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.53;
T_72.52 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
T_72.53 ;
T_72.43 ;
    %jmp T_72.10;
T_72.5 ;
    %load/vec4 v000001f4b8611bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.57, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %jmp T_72.58;
T_72.57 ;
    %load/vec4 v000001f4b8610ff0_0;
    %load/vec4 v000001f4b8612710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
T_72.58 ;
    %jmp T_72.10;
T_72.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.10;
T_72.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8612490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8612210_0, 0;
    %load/vec4 v000001f4b8610ff0_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_72.59, 5;
    %load/vec4 v000001f4b8610ff0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f4b8610ff0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %jmp T_72.60;
T_72.59 ;
    %load/vec4 v000001f4b8612710_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_72.61, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001f4b8610ff0_0, 0;
    %load/vec4 v000001f4b8612710_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f4b8612710_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %jmp T_72.62;
T_72.61 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611270_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001f4b8611450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
T_72.62 ;
T_72.60 ;
    %jmp T_72.10;
T_72.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.10;
T_72.9 ;
    %load/vec4 v000001f4b86114f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_72.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_72.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_72.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_72.66, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %jmp T_72.68;
T_72.63 ;
    %load/vec4 v000001f4b8612170_0;
    %assign/vec4 v000001f4b8612b70_0, 0;
    %load/vec4 v000001f4b8611ef0_0;
    %assign/vec4 v000001f4b86123f0_0, 0;
    %load/vec4 v000001f4b86113b0_0;
    %assign/vec4 v000001f4b8611630_0, 0;
    %load/vec4 v000001f4b86122b0_0;
    %assign/vec4 v000001f4b8612170_0, 0;
    %load/vec4 v000001f4b8611090_0;
    %assign/vec4 v000001f4b8611ef0_0, 0;
    %load/vec4 v000001f4b86116d0_0;
    %assign/vec4 v000001f4b86113b0_0, 0;
    %load/vec4 v000001f4b86125d0_0;
    %assign/vec4 v000001f4b8612d50_0, 0;
    %load/vec4 v000001f4b8611770_0;
    %assign/vec4 v000001f4b86127b0_0, 0;
    %load/vec4 v000001f4b8612530_0;
    %assign/vec4 v000001f4b86118b0_0, 0;
    %load/vec4 v000001f4b8612030_0;
    %assign/vec4 v000001f4b86125d0_0, 0;
    %load/vec4 v000001f4b8611d10_0;
    %assign/vec4 v000001f4b8611770_0, 0;
    %load/vec4 v000001f4b8611950_0;
    %assign/vec4 v000001f4b8612530_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.68;
T_72.64 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.69, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86122b0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8612030_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.70;
T_72.69 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.70 ;
    %jmp T_72.68;
T_72.65 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.71, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b86116d0_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8611950_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
    %jmp T_72.72;
T_72.71 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.72 ;
    %jmp T_72.68;
T_72.66 ;
    %load/vec4 v000001f4b86120d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.73, 8;
    %load/vec4 v000001f4b8611310_0;
    %assign/vec4 v000001f4b8611090_0, 0;
    %load/vec4 v000001f4b8611db0_0;
    %assign/vec4 v000001f4b8611d10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b86114f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8612350_0, 0;
    %jmp T_72.74;
T_72.73 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8611f90_0, 0;
T_72.74 ;
    %jmp T_72.68;
T_72.68 ;
    %pop/vec4 1;
    %jmp T_72.10;
T_72.10 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001f4b8616700;
T_73 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86194d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619070_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000001f4b8619750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %jmp T_73.4;
T_73.2 ;
    %load/vec4 v000001f4b86187b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8619750_0, 0;
    %load/vec4 v000001f4b8618d50_0;
    %assign/vec4 v000001f4b86182b0_0, 0;
    %load/vec4 v000001f4b8618d50_0;
    %assign/vec4 v000001f4b8619570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8619070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8618710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619110_0, 0;
    %jmp T_73.6;
T_73.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8619750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8619110_0, 0;
T_73.6 ;
    %jmp T_73.4;
T_73.3 ;
    %load/vec4 v000001f4b8619070_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_73.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8619750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8619110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8618710_0, 0;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v000001f4b8619070_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b8619070_0, 0;
T_73.8 ;
    %jmp T_73.4;
T_73.4 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000001f4b8616a20;
T_74 ;
Ewait_2 .event/or E_000001f4b8549cf0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001f4b861dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %jmp T_74.5;
T_74.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4b861e070_0, 0, 3;
    %jmp T_74.5;
T_74.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4b861e070_0, 0, 3;
    %jmp T_74.5;
T_74.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4b861e070_0, 0, 3;
    %jmp T_74.5;
T_74.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f4b861e070_0, 0, 3;
    %jmp T_74.5;
T_74.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f4b861e070_0, 0, 3;
    %jmp T_74.5;
T_74.5 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000001f4b8616a20;
T_75 ;
Ewait_3 .event/or E_000001f4b854a5b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f4b861e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_75.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_75.8, 6;
    %jmp T_75.9;
T_75.0 ;
    %load/vec4 v000001f4b861dcb0_0;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.1 ;
    %load/vec4 v000001f4b861dcb0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.2 ;
    %load/vec4 v000001f4b861dcb0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.3 ;
    %load/vec4 v000001f4b861dcb0_0;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.4 ;
    %load/vec4 v000001f4b861dcb0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.5 ;
    %load/vec4 v000001f4b861dcb0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.6 ;
    %load/vec4 v000001f4b861dcb0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.7 ;
    %load/vec4 v000001f4b861dcb0_0;
    %subi 1, 0, 5;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.8 ;
    %load/vec4 v000001f4b861dcb0_0;
    %store/vec4 v000001f4b861e390_0, 0, 5;
    %load/vec4 v000001f4b861c9f0_0;
    %store/vec4 v000001f4b861dfd0_0, 0, 5;
    %jmp T_75.9;
T_75.9 ;
    %pop/vec4 1;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861e1b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_75.25, 5;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861d030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_75.24, 22;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861d8f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_75.23, 21;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861cbd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_75.22, 20;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861c810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_75.21, 19;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861d530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_75.20, 18;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861c6d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_75.19, 17;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861cc70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_75.18, 16;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_75.17, 15;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861e9d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_75.16, 14;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861c950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_75.15, 13;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861cdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_75.14, 12;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861e610_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.13, 11;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861dad0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.12, 10;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861d2b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.11, 9;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861ddf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.10, 8;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861c630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.10;
    %store/vec4 v000001f4b861cb30_0, 0, 1;
    %load/vec4 v000001f4b861e1b0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_75.41, 5;
    %load/vec4 v000001f4b861d030_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_75.40, 22;
    %load/vec4 v000001f4b861d8f0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_75.39, 21;
    %load/vec4 v000001f4b861cbd0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_75.38, 20;
    %load/vec4 v000001f4b861c810_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_75.37, 19;
    %load/vec4 v000001f4b861d530_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_75.36, 18;
    %load/vec4 v000001f4b861c6d0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_75.35, 17;
    %load/vec4 v000001f4b861cc70_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_75.34, 16;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_75.33, 15;
    %load/vec4 v000001f4b861e9d0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_75.32, 14;
    %load/vec4 v000001f4b861c950_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_75.31, 13;
    %load/vec4 v000001f4b861cdb0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_75.30, 12;
    %load/vec4 v000001f4b861e610_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.29, 11;
    %load/vec4 v000001f4b861dad0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.28, 10;
    %load/vec4 v000001f4b861d2b0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.27, 9;
    %load/vec4 v000001f4b861ddf0_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.26, 8;
    %load/vec4 v000001f4b861c630_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.26;
    %store/vec4 v000001f4b861d850_0, 0, 1;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861e9d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_75.57, 5;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861c950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_75.56, 22;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861cdb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_75.55, 21;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861e610_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_75.54, 20;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861dad0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_75.53, 19;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861d2b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_75.52, 18;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861ddf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_75.51, 17;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861c630_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_75.50, 16;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861e570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_75.49, 15;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861e1b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_75.48, 14;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861d030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_75.47, 13;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861d8f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_75.46, 12;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861cbd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.45, 11;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861c810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.44, 10;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861d530_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.43, 9;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861c6d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.42, 8;
    %load/vec4 v000001f4b861cd10_0;
    %load/vec4 v000001f4b861cc70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.42;
    %store/vec4 v000001f4b861cef0_0, 0, 1;
    %load/vec4 v000001f4b861e9d0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_75.73, 5;
    %load/vec4 v000001f4b861c950_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_75.72, 22;
    %load/vec4 v000001f4b861cdb0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_75.71, 21;
    %load/vec4 v000001f4b861e610_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_75.70, 20;
    %load/vec4 v000001f4b861dad0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_75.69, 19;
    %load/vec4 v000001f4b861d2b0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_75.68, 18;
    %load/vec4 v000001f4b861ddf0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_75.67, 17;
    %load/vec4 v000001f4b861c630_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_75.66, 16;
    %load/vec4 v000001f4b861e570_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_75.65, 15;
    %load/vec4 v000001f4b861e1b0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_75.64, 14;
    %load/vec4 v000001f4b861d030_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_75.63, 13;
    %load/vec4 v000001f4b861d8f0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_75.62, 12;
    %load/vec4 v000001f4b861cbd0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.61, 11;
    %load/vec4 v000001f4b861c810_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.60, 10;
    %load/vec4 v000001f4b861d530_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.59, 9;
    %load/vec4 v000001f4b861c6d0_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.58, 8;
    %load/vec4 v000001f4b861cc70_0;
    %load/vec4 v000001f4b861cd10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_75.58;
    %store/vec4 v000001f4b861e750_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001f4b8616a20;
T_76 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b861d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c8b0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001f4b861dcb0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001f4b861c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f4b861c770_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v000001f4b861dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %jmp T_76.10;
T_76.2 ;
    %load/vec4 v000001f4b861c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.11, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001f4b861dcb0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001f4b861c9f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861de90_0, 0;
    %jmp T_76.12;
T_76.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861de90_0, 0;
T_76.12 ;
    %jmp T_76.10;
T_76.3 ;
    %load/vec4 v000001f4b861e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_76.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_76.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_76.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_76.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_76.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_76.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_76.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_76.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_76.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_76.22, 6;
    %jmp T_76.23;
T_76.13 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.24, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861d8f0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861cdb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.25;
T_76.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.25 ;
    %jmp T_76.23;
T_76.14 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.26, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861cbd0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861e610_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.27;
T_76.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.27 ;
    %jmp T_76.23;
T_76.15 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.28, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861d030_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861c950_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.29;
T_76.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.29 ;
    %jmp T_76.23;
T_76.16 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.30, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861c6d0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861ddf0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.31;
T_76.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.31 ;
    %jmp T_76.23;
T_76.17 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.32, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861d530_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861d2b0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.33;
T_76.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.33 ;
    %jmp T_76.23;
T_76.18 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.34, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861cc70_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861c630_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.35;
T_76.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.35 ;
    %jmp T_76.23;
T_76.19 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.36, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861e1b0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861e9d0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.37;
T_76.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.37 ;
    %jmp T_76.23;
T_76.20 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.38, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861c810_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861dad0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.39;
T_76.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.39 ;
    %jmp T_76.23;
T_76.21 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.40, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861e570_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861cd10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.41;
T_76.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.41 ;
    %jmp T_76.23;
T_76.22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.23;
T_76.23 ;
    %pop/vec4 1;
    %jmp T_76.10;
T_76.4 ;
    %load/vec4 v000001f4b861cb30_0;
    %flag_set/vec4 9;
    %jmp/1 T_76.45, 9;
    %load/vec4 v000001f4b861d850_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_76.45;
    %flag_get/vec4 9;
    %jmp/0 T_76.44, 9;
    %load/vec4 v000001f4b861e570_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_76.46, 5;
    %load/vec4 v000001f4b861e570_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_76.46;
    %and;
T_76.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.42, 8;
    %load/vec4 v000001f4b861dcb0_0;
    %load/vec4 v000001f4b861c9f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %load/vec4 v000001f4b861cef0_0;
    %flag_set/vec4 9;
    %jmp/1 T_76.50, 9;
    %load/vec4 v000001f4b861e750_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_76.50;
    %flag_get/vec4 9;
    %jmp/0 T_76.49, 9;
    %load/vec4 v000001f4b861cd10_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_76.51, 5;
    %load/vec4 v000001f4b861cd10_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_76.51;
    %and;
T_76.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.47, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.48;
T_76.47 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
T_76.48 ;
    %jmp T_76.43;
T_76.42 ;
    %load/vec4 v000001f4b861cef0_0;
    %flag_set/vec4 9;
    %jmp/1 T_76.55, 9;
    %load/vec4 v000001f4b861e750_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_76.55;
    %flag_get/vec4 9;
    %jmp/0 T_76.54, 9;
    %load/vec4 v000001f4b861cd10_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_76.56, 5;
    %load/vec4 v000001f4b861cd10_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_76.56;
    %and;
T_76.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.52, 8;
    %load/vec4 v000001f4b861dcb0_0;
    %load/vec4 v000001f4b861c9f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.53;
T_76.52 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
T_76.53 ;
T_76.43 ;
    %jmp T_76.10;
T_76.5 ;
    %load/vec4 v000001f4b861c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.57, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %jmp T_76.58;
T_76.57 ;
    %load/vec4 v000001f4b861dcb0_0;
    %load/vec4 v000001f4b861c9f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
T_76.58 ;
    %jmp T_76.10;
T_76.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.10;
T_76.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c8b0_0, 0;
    %load/vec4 v000001f4b861dcb0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %jmp/0xz  T_76.59, 5;
    %load/vec4 v000001f4b861dcb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f4b861dcb0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %jmp T_76.60;
T_76.59 ;
    %load/vec4 v000001f4b861c9f0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %jmp/0xz  T_76.61, 5;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001f4b861dcb0_0, 0;
    %load/vec4 v000001f4b861c9f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f4b861c9f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %jmp T_76.62;
T_76.61 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861de90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001f4b861c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
T_76.62 ;
T_76.60 ;
    %jmp T_76.10;
T_76.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.10;
T_76.9 ;
    %load/vec4 v000001f4b861e7f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_76.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_76.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_76.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_76.66, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %jmp T_76.68;
T_76.63 ;
    %load/vec4 v000001f4b861d8f0_0;
    %assign/vec4 v000001f4b861c810_0, 0;
    %load/vec4 v000001f4b861d530_0;
    %assign/vec4 v000001f4b861cc70_0, 0;
    %load/vec4 v000001f4b861e570_0;
    %assign/vec4 v000001f4b861e1b0_0, 0;
    %load/vec4 v000001f4b861cbd0_0;
    %assign/vec4 v000001f4b861d8f0_0, 0;
    %load/vec4 v000001f4b861c6d0_0;
    %assign/vec4 v000001f4b861d530_0, 0;
    %load/vec4 v000001f4b861d030_0;
    %assign/vec4 v000001f4b861e570_0, 0;
    %load/vec4 v000001f4b861cdb0_0;
    %assign/vec4 v000001f4b861dad0_0, 0;
    %load/vec4 v000001f4b861d2b0_0;
    %assign/vec4 v000001f4b861c630_0, 0;
    %load/vec4 v000001f4b861cd10_0;
    %assign/vec4 v000001f4b861e9d0_0, 0;
    %load/vec4 v000001f4b861e610_0;
    %assign/vec4 v000001f4b861cdb0_0, 0;
    %load/vec4 v000001f4b861ddf0_0;
    %assign/vec4 v000001f4b861d2b0_0, 0;
    %load/vec4 v000001f4b861c950_0;
    %assign/vec4 v000001f4b861cd10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.68;
T_76.64 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.69, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861cbd0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861e610_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.70;
T_76.69 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.70 ;
    %jmp T_76.68;
T_76.65 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.71, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861d030_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861c950_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
    %jmp T_76.72;
T_76.71 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.72 ;
    %jmp T_76.68;
T_76.66 ;
    %load/vec4 v000001f4b861e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.73, 8;
    %load/vec4 v000001f4b861e430_0;
    %assign/vec4 v000001f4b861c6d0_0, 0;
    %load/vec4 v000001f4b861c590_0;
    %assign/vec4 v000001f4b861ddf0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b861e7f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b861dc10_0, 0;
    %jmp T_76.74;
T_76.73 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b861d0d0_0, 0;
T_76.74 ;
    %jmp T_76.68;
T_76.68 ;
    %pop/vec4 1;
    %jmp T_76.10;
T_76.10 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_000001f4b86163e0;
T_77 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8622940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8620b40_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001f4b8621360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %jmp T_77.4;
T_77.2 ;
    %load/vec4 v000001f4b8620640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8621360_0, 0;
    %load/vec4 v000001f4b86228a0_0;
    %assign/vec4 v000001f4b8622300_0, 0;
    %load/vec4 v000001f4b86228a0_0;
    %assign/vec4 v000001f4b8620960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4b8620b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8621180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86205a0_0, 0;
    %jmp T_77.6;
T_77.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86205a0_0, 0;
T_77.6 ;
    %jmp T_77.4;
T_77.3 ;
    %load/vec4 v000001f4b8620b40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_77.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8621360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b86205a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621180_0, 0;
    %jmp T_77.8;
T_77.7 ;
    %load/vec4 v000001f4b8620b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f4b8620b40_0, 0;
T_77.8 ;
    %jmp T_77.4;
T_77.4 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001f4b8616250;
T_78 ;
Ewait_4 .event/or E_000001f4b8549c30, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001f4b8623200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %jmp T_78.5;
T_78.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4b8624240_0, 0, 3;
    %jmp T_78.5;
T_78.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4b8624240_0, 0, 3;
    %jmp T_78.5;
T_78.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4b8624240_0, 0, 3;
    %jmp T_78.5;
T_78.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f4b8624240_0, 0, 3;
    %jmp T_78.5;
T_78.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f4b8624240_0, 0, 3;
    %jmp T_78.5;
T_78.5 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001f4b8616250;
T_79 ;
Ewait_5 .event/or E_000001f4b8549870, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001f4b8623480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %jmp T_79.9;
T_79.0 ;
    %load/vec4 v000001f4b86235c0_0;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.1 ;
    %load/vec4 v000001f4b86235c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.2 ;
    %load/vec4 v000001f4b86235c0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.3 ;
    %load/vec4 v000001f4b86235c0_0;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.4 ;
    %load/vec4 v000001f4b86235c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.5 ;
    %load/vec4 v000001f4b86235c0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.6 ;
    %load/vec4 v000001f4b86235c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.7 ;
    %load/vec4 v000001f4b86235c0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.8 ;
    %load/vec4 v000001f4b86235c0_0;
    %store/vec4 v000001f4b8623de0_0, 0, 4;
    %load/vec4 v000001f4b8623660_0;
    %store/vec4 v000001f4b8622f80_0, 0, 4;
    %jmp T_79.9;
T_79.9 ;
    %pop/vec4 1;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8621c20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_79.25, 5;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86217c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_79.24, 22;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8621860_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_79.23, 21;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86233e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_79.22, 20;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8623ca0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_79.21, 19;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8621040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_79.20, 18;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86229e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_79.19, 17;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8622580_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_79.18, 16;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_79.17, 15;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86237a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_79.16, 14;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86242e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_79.15, 13;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8623ac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_79.14, 12;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8623520_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_79.13, 11;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8623980_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.12, 10;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b86238e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.11, 9;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8622da0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_79.10, 8;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8622d00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.10;
    %store/vec4 v000001f4b86215e0_0, 0, 1;
    %load/vec4 v000001f4b8621c20_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_79.41, 5;
    %load/vec4 v000001f4b86217c0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_79.40, 22;
    %load/vec4 v000001f4b8621860_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_79.39, 21;
    %load/vec4 v000001f4b86233e0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_79.38, 20;
    %load/vec4 v000001f4b8623ca0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_79.37, 19;
    %load/vec4 v000001f4b8621040_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_79.36, 18;
    %load/vec4 v000001f4b86229e0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_79.35, 17;
    %load/vec4 v000001f4b8622580_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_79.34, 16;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_79.33, 15;
    %load/vec4 v000001f4b86237a0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_79.32, 14;
    %load/vec4 v000001f4b86242e0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_79.31, 13;
    %load/vec4 v000001f4b8623ac0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_79.30, 12;
    %load/vec4 v000001f4b8623520_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_79.29, 11;
    %load/vec4 v000001f4b8623980_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.28, 10;
    %load/vec4 v000001f4b86238e0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.27, 9;
    %load/vec4 v000001f4b8622da0_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_79.26, 8;
    %load/vec4 v000001f4b8622d00_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.26;
    %store/vec4 v000001f4b8621540_0, 0, 1;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86237a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_79.57, 5;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86242e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_79.56, 22;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8623ac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_79.55, 21;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8623520_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_79.54, 20;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8623980_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_79.53, 19;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86238e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_79.52, 18;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8622da0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_79.51, 17;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8622d00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_79.50, 16;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8621680_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_79.49, 15;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8621c20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_79.48, 14;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86217c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_79.47, 13;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8621860_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_79.46, 12;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86233e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_79.45, 11;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8623ca0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.44, 10;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8621040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.43, 9;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b86229e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_79.42, 8;
    %load/vec4 v000001f4b8624060_0;
    %load/vec4 v000001f4b8622580_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.42;
    %store/vec4 v000001f4b8623020_0, 0, 1;
    %load/vec4 v000001f4b86237a0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_79.73, 5;
    %load/vec4 v000001f4b86242e0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_79.72, 22;
    %load/vec4 v000001f4b8623ac0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_79.71, 21;
    %load/vec4 v000001f4b8623520_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_79.70, 20;
    %load/vec4 v000001f4b8623980_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_79.69, 19;
    %load/vec4 v000001f4b86238e0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_79.68, 18;
    %load/vec4 v000001f4b8622da0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_79.67, 17;
    %load/vec4 v000001f4b8622d00_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_79.66, 16;
    %load/vec4 v000001f4b8621680_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_79.65, 15;
    %load/vec4 v000001f4b8621c20_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_79.64, 14;
    %load/vec4 v000001f4b86217c0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_79.63, 13;
    %load/vec4 v000001f4b8621860_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_79.62, 12;
    %load/vec4 v000001f4b86233e0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_79.61, 11;
    %load/vec4 v000001f4b8623ca0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.60, 10;
    %load/vec4 v000001f4b8621040_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.59, 9;
    %load/vec4 v000001f4b86229e0_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_79.58, 8;
    %load/vec4 v000001f4b8622580_0;
    %load/vec4 v000001f4b8624060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_79.58;
    %store/vec4 v000001f4b8624100_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001f4b8616250;
T_80 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8623fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86214a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623700_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4b86235c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4b8623660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b8623d40_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000001f4b8623200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_80.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_80.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_80.9, 6;
    %jmp T_80.10;
T_80.2 ;
    %load/vec4 v000001f4b8620780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4b86235c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4b8623660_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621400_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8621400_0, 0;
T_80.12 ;
    %jmp T_80.10;
T_80.3 ;
    %load/vec4 v000001f4b8623480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_80.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_80.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_80.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_80.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_80.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_80.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_80.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_80.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_80.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_80.22, 6;
    %jmp T_80.23;
T_80.13 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.24, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8621860_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8623ac0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.25;
T_80.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.25 ;
    %jmp T_80.23;
T_80.14 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.26, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86233e0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8623520_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.27;
T_80.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.27 ;
    %jmp T_80.23;
T_80.15 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.28, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86217c0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b86242e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.29;
T_80.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.29 ;
    %jmp T_80.23;
T_80.16 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.30, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86229e0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8622da0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.31;
T_80.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.31 ;
    %jmp T_80.23;
T_80.17 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.32, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8621040_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b86238e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.33;
T_80.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.33 ;
    %jmp T_80.23;
T_80.18 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.34, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8622580_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8622d00_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.35;
T_80.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.35 ;
    %jmp T_80.23;
T_80.19 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.36, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8621c20_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b86237a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.37;
T_80.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.37 ;
    %jmp T_80.23;
T_80.20 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.38, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8623ca0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8623980_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.39;
T_80.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.39 ;
    %jmp T_80.23;
T_80.21 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.40, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b8621680_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8624060_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.41;
T_80.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.41 ;
    %jmp T_80.23;
T_80.22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.23;
T_80.23 ;
    %pop/vec4 1;
    %jmp T_80.10;
T_80.4 ;
    %load/vec4 v000001f4b86215e0_0;
    %flag_set/vec4 9;
    %jmp/1 T_80.45, 9;
    %load/vec4 v000001f4b8621540_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_80.45;
    %flag_get/vec4 9;
    %jmp/0 T_80.44, 9;
    %load/vec4 v000001f4b8621680_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_80.46, 5;
    %load/vec4 v000001f4b8621680_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_80.46;
    %and;
T_80.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.42, 8;
    %load/vec4 v000001f4b86235c0_0;
    %load/vec4 v000001f4b8623660_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %load/vec4 v000001f4b8623020_0;
    %flag_set/vec4 9;
    %jmp/1 T_80.50, 9;
    %load/vec4 v000001f4b8624100_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_80.50;
    %flag_get/vec4 9;
    %jmp/0 T_80.49, 9;
    %load/vec4 v000001f4b8624060_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_80.51, 5;
    %load/vec4 v000001f4b8624060_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_80.51;
    %and;
T_80.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.47, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.48;
T_80.47 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
T_80.48 ;
    %jmp T_80.43;
T_80.42 ;
    %load/vec4 v000001f4b8623020_0;
    %flag_set/vec4 9;
    %jmp/1 T_80.55, 9;
    %load/vec4 v000001f4b8624100_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_80.55;
    %flag_get/vec4 9;
    %jmp/0 T_80.54, 9;
    %load/vec4 v000001f4b8624060_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_80.56, 5;
    %load/vec4 v000001f4b8624060_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_80.56;
    %and;
T_80.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.52, 8;
    %load/vec4 v000001f4b86235c0_0;
    %load/vec4 v000001f4b8623660_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.53;
T_80.52 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
T_80.53 ;
T_80.43 ;
    %jmp T_80.10;
T_80.5 ;
    %load/vec4 v000001f4b8623b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.57, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %jmp T_80.58;
T_80.57 ;
    %load/vec4 v000001f4b86235c0_0;
    %load/vec4 v000001f4b8623660_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
T_80.58 ;
    %jmp T_80.10;
T_80.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.10;
T_80.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b86214a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623700_0, 0;
    %load/vec4 v000001f4b86235c0_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %jmp/0xz  T_80.59, 5;
    %load/vec4 v000001f4b86235c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4b86235c0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %jmp T_80.60;
T_80.59 ;
    %load/vec4 v000001f4b8623660_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %jmp/0xz  T_80.61, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4b86235c0_0, 0;
    %load/vec4 v000001f4b8623660_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4b8623660_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %jmp T_80.62;
T_80.61 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8621400_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f4b8623d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
T_80.62 ;
T_80.60 ;
    %jmp T_80.10;
T_80.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %load/vec4 v000001f4b8623480_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_80.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_80.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_80.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_80.66, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %jmp T_80.68;
T_80.63 ;
    %load/vec4 v000001f4b8621860_0;
    %assign/vec4 v000001f4b8623ca0_0, 0;
    %load/vec4 v000001f4b8621040_0;
    %assign/vec4 v000001f4b8622580_0, 0;
    %load/vec4 v000001f4b8621680_0;
    %assign/vec4 v000001f4b8621c20_0, 0;
    %load/vec4 v000001f4b86233e0_0;
    %assign/vec4 v000001f4b8621860_0, 0;
    %load/vec4 v000001f4b86229e0_0;
    %assign/vec4 v000001f4b8621040_0, 0;
    %load/vec4 v000001f4b86217c0_0;
    %assign/vec4 v000001f4b8621680_0, 0;
    %load/vec4 v000001f4b8623ac0_0;
    %assign/vec4 v000001f4b8623980_0, 0;
    %load/vec4 v000001f4b86238e0_0;
    %assign/vec4 v000001f4b8622d00_0, 0;
    %load/vec4 v000001f4b8624060_0;
    %assign/vec4 v000001f4b86237a0_0, 0;
    %load/vec4 v000001f4b8623520_0;
    %assign/vec4 v000001f4b8623ac0_0, 0;
    %load/vec4 v000001f4b8622da0_0;
    %assign/vec4 v000001f4b86238e0_0, 0;
    %load/vec4 v000001f4b86242e0_0;
    %assign/vec4 v000001f4b8624060_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.68;
T_80.64 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.69, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86233e0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8623520_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.70;
T_80.69 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.70 ;
    %jmp T_80.68;
T_80.65 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.71, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86217c0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b86242e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
    %jmp T_80.72;
T_80.71 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.72 ;
    %jmp T_80.68;
T_80.66 ;
    %load/vec4 v000001f4b86241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.73, 8;
    %load/vec4 v000001f4b8620820_0;
    %assign/vec4 v000001f4b86229e0_0, 0;
    %load/vec4 v000001f4b8623840_0;
    %assign/vec4 v000001f4b8622da0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001f4b8623480_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b8623200_0, 0;
    %jmp T_80.74;
T_80.73 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b8623e80_0, 0;
T_80.74 ;
    %jmp T_80.68;
T_80.68 ;
    %pop/vec4 1;
    %jmp T_80.10;
T_80.10 ;
    %pop/vec4 1;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001f4b860aa50;
T_81 ;
Ewait_6 .event/or E_000001f4b854a270, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000001f4b862d770_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v000001f4b862e850_0;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v000001f4b8622c60_0;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v000001f4b8623340_0, 0, 12;
    %load/vec4 v000001f4b862d770_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.2, 8;
    %load/vec4 v000001f4b862e850_0;
    %jmp/1 T_81.3, 8;
T_81.2 ; End of true expr.
    %load/vec4 v000001f4b8622c60_0;
    %jmp/0 T_81.3, 8;
 ; End of false expr.
    %blend;
T_81.3;
    %store/vec4 v000001f4b862e490_0, 0, 12;
    %load/vec4 v000001f4b862d770_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.4, 8;
    %load/vec4 v000001f4b862e850_0;
    %jmp/1 T_81.5, 8;
T_81.4 ; End of true expr.
    %load/vec4 v000001f4b8622c60_0;
    %jmp/0 T_81.5, 8;
 ; End of false expr.
    %blend;
T_81.5;
    %store/vec4 v000001f4b862dc70_0, 0, 12;
    %load/vec4 v000001f4b862def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.6, 8;
    %load/vec4 v000001f4b862d090_0;
    %jmp/1 T_81.7, 8;
T_81.6 ; End of true expr.
    %load/vec4 v000001f4b862cff0_0;
    %jmp/0 T_81.7, 8;
 ; End of false expr.
    %blend;
T_81.7;
    %store/vec4 v000001f4b862ed50_0, 0, 10;
    %load/vec4 v000001f4b862def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.8, 8;
    %load/vec4 v000001f4b862d090_0;
    %jmp/1 T_81.9, 8;
T_81.8 ; End of true expr.
    %load/vec4 v000001f4b862cff0_0;
    %jmp/0 T_81.9, 8;
 ; End of false expr.
    %blend;
T_81.9;
    %store/vec4 v000001f4b862c5f0_0, 0, 10;
    %load/vec4 v000001f4b862def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.10, 8;
    %load/vec4 v000001f4b862d090_0;
    %jmp/1 T_81.11, 8;
T_81.10 ; End of true expr.
    %load/vec4 v000001f4b862cff0_0;
    %jmp/0 T_81.11, 8;
 ; End of false expr.
    %blend;
T_81.11;
    %store/vec4 v000001f4b862d630_0, 0, 10;
    %load/vec4 v000001f4b862e3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.12, 8;
    %load/vec4 v000001f4b862ec10_0;
    %jmp/1 T_81.13, 8;
T_81.12 ; End of true expr.
    %load/vec4 v000001f4b862e210_0;
    %jmp/0 T_81.13, 8;
 ; End of false expr.
    %blend;
T_81.13;
    %store/vec4 v000001f4b862c7d0_0, 0, 8;
    %load/vec4 v000001f4b862e3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.14, 8;
    %load/vec4 v000001f4b862ec10_0;
    %jmp/1 T_81.15, 8;
T_81.14 ; End of true expr.
    %load/vec4 v000001f4b862e210_0;
    %jmp/0 T_81.15, 8;
 ; End of false expr.
    %blend;
T_81.15;
    %store/vec4 v000001f4b862c9b0_0, 0, 8;
    %load/vec4 v000001f4b862e3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.16, 8;
    %load/vec4 v000001f4b862ec10_0;
    %jmp/1 T_81.17, 8;
T_81.16 ; End of true expr.
    %load/vec4 v000001f4b862e210_0;
    %jmp/0 T_81.17, 8;
 ; End of false expr.
    %blend;
T_81.17;
    %store/vec4 v000001f4b862ce10_0, 0, 8;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001f4b860aa50;
T_82 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b862f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4b862fbb0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001f4b862ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f4b862fbb0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v000001f4b862c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f4b862fbb0_0, 0;
T_82.4 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001f4b860aa50;
T_83 ;
Ewait_7 .event/or E_000001f4b854a6f0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v000001f4b862fbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %jmp T_83.3;
T_83.0 ;
    %load/vec4 v000001f4b862dd10_0;
    %store/vec4 v000001f4b862f890_0, 0, 13;
    %load/vec4 v000001f4b862d810_0;
    %store/vec4 v000001f4b862ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b86300b0_0, 0, 1;
    %jmp T_83.3;
T_83.1 ;
    %load/vec4 v000001f4b862e2b0_0;
    %pad/u 13;
    %store/vec4 v000001f4b862f890_0, 0, 13;
    %load/vec4 v000001f4b862d6d0_0;
    %store/vec4 v000001f4b862ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b86300b0_0, 0, 1;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v000001f4b862d9f0_0;
    %pad/u 13;
    %store/vec4 v000001f4b862f890_0, 0, 13;
    %load/vec4 v000001f4b862da90_0;
    %store/vec4 v000001f4b862ee90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b86300b0_0, 0, 1;
    %jmp T_83.3;
T_83.3 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000001f4b860aa50;
T_84 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b862f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f4b862f4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b862f610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4b862fb10_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000001f4b862ee90_0;
    %assign/vec4 v000001f4b862f610_0, 0;
    %load/vec4 v000001f4b86300b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4b862fb10_0, 0;
T_84.2 ;
    %load/vec4 v000001f4b862f610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.6, 9;
    %load/vec4 v000001f4b862ee90_0;
    %inv;
    %and;
T_84.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v000001f4b862f4d0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f4b862f4d0_0, 0;
T_84.4 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001f4b8631130;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b86309b0, v000001f4b862f110, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_000001f4b8632260;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b862fc50_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_000001f4b8632260;
T_87 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b86303d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b862fc50_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001f4b862fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001f4b862fd90_0;
    %assign/vec4 v000001f4b862fc50_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001f4b8616570;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b862fd90_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_000001f4b8616570;
T_89 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b862f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v000001f4b862fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000001f4b862fa70_0;
    %load/vec4 v000001f4b862f7f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b862f110, 0, 4;
T_89.2 ;
    %load/vec4 v000001f4b862f7f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b862f110, 4;
    %assign/vec4 v000001f4b862fd90_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001f4b8632580;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b8632ab0, v000001f4b862edf0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_000001f4b86312c0;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b862ef30_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_000001f4b86312c0;
T_92 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b862f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b862ef30_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000001f4b862f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v000001f4b8630010_0;
    %assign/vec4 v000001f4b862ef30_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000001f4b8631a90;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b8630010_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_000001f4b8631a90;
T_94 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8630330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v000001f4b862f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v000001f4b8630470_0;
    %load/vec4 v000001f4b862ff70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b862edf0, 0, 4;
T_94.2 ;
    %load/vec4 v000001f4b862ff70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b862edf0, 4;
    %assign/vec4 v000001f4b8630010_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001f4b8632710;
T_95 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b86437d0, v000001f4b86459a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_95;
    .scope S_000001f4b8631450;
T_96 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b8645400_0, 0, 8;
    %end;
    .thread T_96, $init;
    .scope S_000001f4b8631450;
T_97 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8645c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b8645400_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v000001f4b8644320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v000001f4b8644000_0;
    %assign/vec4 v000001f4b8645400_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000001f4b86328a0;
T_98 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b8644000_0, 0, 8;
    %end;
    .thread T_98, $init;
    .scope S_000001f4b86328a0;
T_99 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8644d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v000001f4b8643f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v000001f4b8644b40_0;
    %load/vec4 v000001f4b86454a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b86459a0, 0, 4;
T_99.2 ;
    %load/vec4 v000001f4b86454a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f4b86459a0, 4;
    %assign/vec4 v000001f4b8644000_0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_000001f4b838f1d0;
T_100 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b839ec20, v000001f4b85aaf20, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_100;
    .scope S_000001f4b83c9980;
T_101 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85aa2a0_0, 0, 8;
    %end;
    .thread T_101, $init;
    .scope S_000001f4b83c9980;
T_102 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b85aa980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b85aa2a0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000001f4b85abd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000001f4b85ab4c0_0;
    %assign/vec4 v000001f4b85aa2a0_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000001f4b839ea90;
T_103 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85ab4c0_0, 0, 8;
    %end;
    .thread T_103, $init;
    .scope S_000001f4b839ea90;
T_104 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b85ab600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v000001f4b85aaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v000001f4b85aa480_0;
    %load/vec4 v000001f4b85ab100_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b85aaf20, 0, 4;
T_104.2 ;
    %load/vec4 v000001f4b85ab100_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b85aaf20, 4;
    %assign/vec4 v000001f4b85ab4c0_0, 0;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_000001f4b8398fc0;
T_105 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b838f4f0, v000001f4b85aae80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_105;
    .scope S_000001f4b83b4e20;
T_106 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85abc40_0, 0, 8;
    %end;
    .thread T_106, $init;
    .scope S_000001f4b83b4e20;
T_107 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b85ab240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b85abc40_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v000001f4b85ab740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000001f4b85ab1a0_0;
    %assign/vec4 v000001f4b85abc40_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_000001f4b838f360;
T_108 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85ab1a0_0, 0, 8;
    %end;
    .thread T_108, $init;
    .scope S_000001f4b838f360;
T_109 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b85ab6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v000001f4b85aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v000001f4b85aafc0_0;
    %load/vec4 v000001f4b85abf60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b85aae80, 0, 4;
T_109.2 ;
    %load/vec4 v000001f4b85abf60_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b85aae80, 4;
    %assign/vec4 v000001f4b85ab1a0_0, 0;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_000001f4b82f2ce0;
T_110 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b83992e0, v000001f4b85aba60, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_110;
    .scope S_000001f4b8351290;
T_111 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85ab420_0, 0, 8;
    %end;
    .thread T_111, $init;
    .scope S_000001f4b8351290;
T_112 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b851e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b85ab420_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v000001f4b851ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v000001f4b851e220_0;
    %assign/vec4 v000001f4b85ab420_0, 0;
T_112.2 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_000001f4b8399150;
T_113 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b851e220_0, 0, 8;
    %end;
    .thread T_113, $init;
    .scope S_000001f4b8399150;
T_114 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b851ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v000001f4b851de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v000001f4b85ab880_0;
    %load/vec4 v000001f4b85ab7e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b85aba60, 0, 4;
T_114.2 ;
    %load/vec4 v000001f4b85ab7e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f4b85aba60, 4;
    %assign/vec4 v000001f4b851e220_0, 0;
T_114.0 ;
    %jmp T_114;
    .thread T_114;
    .scope S_000001f4b8609ef0;
T_115 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b8351420, v000001f4b851e2c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_115;
    .scope S_000001f4b860a3a0;
T_116 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b851db40_0, 0, 8;
    %end;
    .thread T_116, $init;
    .scope S_000001f4b860a3a0;
T_117 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b851e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b851db40_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v000001f4b851eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v000001f4b851e720_0;
    %assign/vec4 v000001f4b851db40_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_000001f4b82f2e70;
T_118 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b851e720_0, 0, 8;
    %end;
    .thread T_118, $init;
    .scope S_000001f4b82f2e70;
T_119 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b851d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v000001f4b851d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v000001f4b851d140_0;
    %load/vec4 v000001f4b851d320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b851e2c0, 0, 4;
T_119.2 ;
    %load/vec4 v000001f4b851d320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b851e2c0, 4;
    %assign/vec4 v000001f4b851e720_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_000001f4b8609720;
T_120 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b83b4fb0, v000001f4b8571750, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_120;
    .scope S_000001f4b860a080;
T_121 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b85707b0_0, 0, 8;
    %end;
    .thread T_121, $init;
    .scope S_000001f4b860a080;
T_122 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b8570990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b85707b0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v000001f4b8570670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v000001f4b8571b10_0;
    %assign/vec4 v000001f4b85707b0_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_000001f4b8609bd0;
T_123 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b8571b10_0, 0, 8;
    %end;
    .thread T_123, $init;
    .scope S_000001f4b8609bd0;
T_124 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b85719d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %load/vec4 v000001f4b8570a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v000001f4b8571890_0;
    %load/vec4 v000001f4b8570fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b8571750, 0, 4;
T_124.2 ;
    %load/vec4 v000001f4b8570fd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b8571750, 4;
    %assign/vec4 v000001f4b8571b10_0, 0;
T_124.0 ;
    %jmp T_124;
    .thread T_124;
    .scope S_000001f4b860b220;
T_125 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f4b83c9b10, v000001f4b856ff90, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_125;
    .scope S_000001f4b8609d60;
T_126 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b8570ad0_0, 0, 8;
    %end;
    .thread T_126, $init;
    .scope S_000001f4b8609d60;
T_127 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b84a1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4b8570ad0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v000001f4b84a1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v000001f4b84a14d0_0;
    %assign/vec4 v000001f4b8570ad0_0, 0;
T_127.2 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_000001f4b8609a40;
T_128 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4b84a14d0_0, 0, 8;
    %end;
    .thread T_128, $init;
    .scope S_000001f4b8609a40;
T_129 ;
    %wait E_000001f4b8549970;
    %load/vec4 v000001f4b84a12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v000001f4b84a1cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v000001f4b84a2010_0;
    %load/vec4 v000001f4b84a1570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4b856ff90, 0, 4;
T_129.2 ;
    %load/vec4 v000001f4b84a1570_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f4b856ff90, 4;
    %assign/vec4 v000001f4b84a14d0_0, 0;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_000001f4b839e900;
T_130 ;
    %delay 5000, 0;
    %load/vec4 v000001f4b8644f00_0;
    %nor/r;
    %store/vec4 v000001f4b8644f00_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_000001f4b839e900;
T_131 ;
    %vpi_call/w 3 244 "$dumpfile", "find_keypt.vcd" {0 0 0};
    %vpi_call/w 3 245 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f4b839e900 {0 0 0};
    %vpi_call/w 3 246 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b8644f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b8645b80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b8645b80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b8645b80_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001f4b8644a00_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b86439c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4b86439c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4b86439c0_0, 0, 1;
T_131.0 ;
    %load/vec4 v000001f4b8643ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_131.1, 8;
    %load/vec4 v000001f4b8644280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %vpi_call/w 3 265 "$display", "DOG ONE DONE" {0 0 0};
T_131.2 ;
    %load/vec4 v000001f4b8645180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %vpi_call/w 3 269 "$display", "Writing  (", v000001f4b8644640_0, ", ", v000001f4b8644640_0, ") in BRAM ", &PV<v000001f4b8644640_0, 0, 1>, ", at address ", v000001f4b8645540_0 {0 0 0};
    %load/vec4 v000001f4b8644a00_0;
    %addi 1, 0, 11;
    %store/vec4 v000001f4b8644a00_0, 0, 11;
T_131.4 ;
    %delay 10000, 0;
    %jmp T_131.0;
T_131.1 ;
    %vpi_call/w 3 274 "$display", "found ", v000001f4b8644a00_0, " extrema total" {0 0 0};
    %vpi_call/w 3 275 "$finish" {0 0 0};
    %end;
    .thread T_131;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim\find_keypoints_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\find_keypoints.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl\dog.sv";
    "hdl\check_extrema.sv";
