{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427729660961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427729660961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 22:34:20 2015 " "Processing started: Mon Mar 30 22:34:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427729660961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427729660961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_2_com -c Lab1_2_com " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_2_com -c Lab1_2_com" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427729660961 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1427729661251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_button_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_button_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_button_input-behavior " "Found design unit 1: two_button_input-behavior" {  } { { "two_button_input.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/two_button_input.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661697 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_button_input " "Found entity 1: two_button_input" {  } { { "two_button_input.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/two_button_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427729661697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_2_com-behavior " "Found design unit 1: Lab1_2_com-behavior" {  } { { "Lab1_2_com.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Lab1_2_com.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_2_com " "Found entity 1: Lab1_2_com" {  } { { "Lab1_2_com.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Lab1_2_com.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427729661700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab1_2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_lab1_2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Lab1_2_com-testbench " "Found design unit 1: tb_Lab1_2_com-testbench" {  } { { "tb_Lab1_2_com.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/tb_Lab1_2_com.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661703 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Lab1_2_com " "Found entity 1: tb_Lab1_2_com" {  } { { "tb_Lab1_2_com.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/tb_Lab1_2_com.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427729661703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generate_data-behavior " "Found design unit 1: Generate_data-behavior" {  } { { "Generate_data.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Generate_data.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generate_data " "Found entity 1: Generate_data" {  } { { "Generate_data.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Generate_data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427729661706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_LED-behavior " "Found design unit 1: PWM_LED-behavior" {  } { { "PWM_LED.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/PWM_LED.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661709 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_LED " "Found entity 1: PWM_LED" {  } { { "PWM_LED.vhd" "" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/PWM_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427729661709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427729661709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_2_com " "Elaborating entity \"Lab1_2_com\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427729661739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_button_input two_button_input:input_component " "Elaborating entity \"two_button_input\" for hierarchy \"two_button_input:input_component\"" {  } { { "Lab1_2_com.vhd" "input_component" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Lab1_2_com.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427729661741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_data Generate_data:generate_component " "Elaborating entity \"Generate_data\" for hierarchy \"Generate_data:generate_component\"" {  } { { "Lab1_2_com.vhd" "generate_component" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Lab1_2_com.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427729661743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_LED PWM_LED:pwm_led_component " "Elaborating entity \"PWM_LED\" for hierarchy \"PWM_LED:pwm_led_component\"" {  } { { "Lab1_2_com.vhd" "pwm_led_component" { Text "C:/Users/Chawatvish/Documents/GitHub/VHDL_WS2812_Multiple_Component/Lab1_2_com.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427729661744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1427729663000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427729663484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427729663484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427729663562 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427729663562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "455 " "Implemented 455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427729663562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427729663562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427729663594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 22:34:23 2015 " "Processing ended: Mon Mar 30 22:34:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427729663594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427729663594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427729663594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427729663594 ""}
