Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto de36fb7299004e42b23a94efd1097c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_15 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L secureip -L xpm --snapshot UniDec_TB_behav xil_defaultlib.UniDec_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3006] 'E:/NTT/WorkingDirectory/09.23/Vivado/UniDec/UniDec.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/dds.vdb' needs to be re-saved since 'xil_defaultlib.unidec_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.dds' failed to restore
ERROR: [VRFC 10-3006] 'E:/NTT/WorkingDirectory/09.23/Vivado/UniDec/UniDec.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/dds.vdb' needs to be re-saved since 'xil_defaultlib.unidec_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.dds' failed to restore
ERROR: [VRFC 10-3006] 'E:/NTT/WorkingDirectory/09.23/Vivado/UniDec/UniDec.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/dds.vdb' needs to be re-saved since 'xil_defaultlib.unidec_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.dds' failed to restore
WARNING: [VRFC 10-4940] 'dds' remains a black box since it has no binding entity [E:/NTT/WorkingDirectory/09.23/Vivado/UniDec/UniDec.srcs/sources_1/new/Part_I.vhd:278]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit unidec_tb in library work failed.
