// Seed: 2580919597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1;
endmodule
macromodule module_2 #(
    parameter id_1 = 32'd55,
    parameter id_5 = 32'd70
) (
    _id_1,
    id_2,
    id_3,
    id_4#(
        ._id_5(-1),
        .id_6 (1),
        .id_7 (-1'h0),
        .id_8 (-1),
        .id_9 (1),
        .id_10({1, 1'b0, -1, 1, 1, 1, 1}),
        .id_11(1),
        .id_12(1),
        .id_13(1'b0),
        .id_14(1),
        .id_15(1)
    )
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [(  id_5  ) : id_1] id_16 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_16
  );
endmodule
