<stg><name>pqcrystals_kyber_fips202_ref_sha3_256.1</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="71" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="90" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="99" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="102" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="110" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="113" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %inlen_assign_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inlen_assign_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %inlen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inlen

]]></Node>
<StgValue><ssdm name="inlen_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %inlen_cast7 = sext i32 %inlen_read

]]></Node>
<StgValue><ssdm name="inlen_cast7"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %empty = trunc i32 %inlen_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %s = alloca i64 1

]]></Node>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %call_ln0 = call void @pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %empty_27 = icmp_ult  i32 %inlen_read, i32 135

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %store_ln471 = store i64 %inlen_cast7, i64 %inlen_assign_1

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %store_ln0 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="129" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %call_ln0 = call void @pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %select_ln480 = select i1 %empty_27, i32 135, i32 %inlen_read

]]></Node>
<StgValue><ssdm name="select_ln480"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:14 %sext_ln480 = sext i32 %select_ln480

]]></Node>
<StgValue><ssdm name="sext_ln480"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %trunc_ln480 = trunc i32 %select_ln480

]]></Node>
<StgValue><ssdm name="trunc_ln480"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="160" st_id="29" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="161" st_id="30" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="162" st_id="31" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="166" st_id="35" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="167" st_id="36" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="169" st_id="38" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="170" st_id="39" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="171" st_id="40" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="172" st_id="41" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="174" st_id="43" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="175" st_id="44" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="176" st_id="45" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="177" st_id="46" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="178" st_id="47" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="179" st_id="48" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="180" st_id="49" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="181" st_id="50" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="182" st_id="51" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="183" st_id="52" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="184" st_id="53" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="185" st_id="54" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="186" st_id="55" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="187" st_id="56" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="188" st_id="57" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="189" st_id="58" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="190" st_id="59" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="191" st_id="60" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="192" st_id="61" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="193" st_id="62" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="194" st_id="63" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="195" st_id="64" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="196" st_id="65" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="197" st_id="66" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="198" st_id="67" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="199" st_id="68" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="200" st_id="69" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %urem_ln480 = urem i64 %sext_ln480, i64 136

]]></Node>
<StgValue><ssdm name="urem_ln480"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="201" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="202" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %h_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="203" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="34" op_0_bw="32">
<![CDATA[
entry:7 %inlen_cast1 = sext i32 %inlen_read

]]></Node>
<StgValue><ssdm name="inlen_cast1"/></StgValue>
</operation>

<operation id="204" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %s_addr = getelementptr i64 %s, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="206" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="32">
<![CDATA[
entry:16 %sext_ln480_1 = sext i32 %select_ln480

]]></Node>
<StgValue><ssdm name="sext_ln480_1"/></StgValue>
</operation>

<operation id="207" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="33" op_0_bw="33">
<![CDATA[
entry:18 %trunc_ln480_1 = trunc i33 %urem_ln480

]]></Node>
<StgValue><ssdm name="trunc_ln480_1"/></StgValue>
</operation>

<operation id="208" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:19 %sub_ln480 = sub i33 %sext_ln480_1, i33 %trunc_ln480_1

]]></Node>
<StgValue><ssdm name="sub_ln480"/></StgValue>
</operation>

<operation id="209" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="33">
<![CDATA[
entry:20 %sext_ln471 = sext i33 %sub_ln480

]]></Node>
<StgValue><ssdm name="sext_ln471"/></StgValue>
</operation>

<operation id="210" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="33">
<![CDATA[
entry:21 %sext_ln471_1 = sext i33 %sub_ln480

]]></Node>
<StgValue><ssdm name="sext_ln471_1"/></StgValue>
</operation>

<operation id="211" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:22 %sub_ln471 = sub i34 %inlen_cast1, i34 %sext_ln471_1

]]></Node>
<StgValue><ssdm name="sub_ln471"/></StgValue>
</operation>

<operation id="212" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="34">
<![CDATA[
entry:23 %sext_ln471_2 = sext i34 %sub_ln471

]]></Node>
<StgValue><ssdm name="sext_ln471_2"/></StgValue>
</operation>

<operation id="213" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:26 %br_ln480 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="214" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body.i:0 %inlen_assign_1_load = load i64 %inlen_assign_1

]]></Node>
<StgValue><ssdm name="inlen_assign_1_load"/></StgValue>
</operation>

<operation id="215" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i:1 %icmp_ln480 = icmp_ugt  i64 %inlen_assign_1_load, i64 135

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="216" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:2 %br_ln480 = br i1 %icmp_ln480, void %absorb_loop3.i.loopexit, void %while.body.i.split

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="217" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body.i.split:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="218" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:4 %add_ln484 = add i64 %idx_load, i64 200

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="219" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:5 %add_ln484_1 = add i64 %add_ln484, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln484_1"/></StgValue>
</operation>

<operation id="220" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:6 %gmem_addr = getelementptr i8 %gmem, i64 %add_ln484_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="221" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:20 %add_ln486 = add i64 %inlen_assign_1_load, i64 18446744073709551480

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="222" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:22 %add_ln480 = add i64 %idx_load, i64 136

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="223" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.split:23 %store_ln471 = store i64 %add_ln486, i64 %inlen_assign_1

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="224" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.split:24 %store_ln480 = store i64 %add_ln480, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="225" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
absorb_loop3.i.loopexit:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="226" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:1 %add_ln490 = add i64 %sext_ln471, i64 %in_read

]]></Node>
<StgValue><ssdm name="add_ln490"/></StgValue>
</operation>

<operation id="227" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:2 %gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln490

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
absorb_loop3.i.loopexit:4 %sub_ln490 = sub i8 %empty, i8 %trunc_ln480

]]></Node>
<StgValue><ssdm name="sub_ln490"/></StgValue>
</operation>

<operation id="229" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="33">
<![CDATA[
absorb_loop3.i.loopexit:5 %trunc_ln490 = trunc i33 %urem_ln480

]]></Node>
<StgValue><ssdm name="trunc_ln490"/></StgValue>
</operation>

<operation id="230" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
absorb_loop3.i.loopexit:6 %i_2 = add i8 %sub_ln490, i8 %trunc_ln490

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="231" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.loopexit:7 %store_ln474 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="232" st_id="72" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="233" st_id="73" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="234" st_id="74" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="235" st_id="75" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="236" st_id="76" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="237" st_id="77" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="238" st_id="78" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="239" st_id="79" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
while.body.i.split:7 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 8

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="240" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:8 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="241" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:9 %gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="242" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:10 %gmem_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="243" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:11 %gmem_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="244" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:12 %gmem_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="245" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:13 %gmem_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="246" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:14 %gmem_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</operation>

<operation id="247" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
while.body.i.split:16 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="248" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.i.split:15 %gmem_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</operation>

<operation id="249" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
while.body.i.split:16 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="250" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
while.body.i.split:17 %or_ln484_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_addr_read_7, i8 %gmem_addr_read_6, i8 %gmem_addr_read_5, i8 %gmem_addr_read_4, i8 %gmem_addr_read_3, i8 %gmem_addr_read_2, i8 %gmem_addr_read_1, i8 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="or_ln484_6"/></StgValue>
</operation>

<operation id="251" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i.split:18 %xor_ln484 = xor i64 %s_load, i64 %or_ln484_6

]]></Node>
<StgValue><ssdm name="xor_ln484"/></StgValue>
</operation>

<operation id="252" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i.split:19 %store_ln484 = store i64 %xor_ln484, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="253" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
while.body.i.split:21 %call_ln487 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="254" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.split:1 %specpipeline_ln482 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln482"/></StgValue>
</operation>

<operation id="255" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.split:2 %speclooptripcount_ln483 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 135, i64 67

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln483"/></StgValue>
</operation>

<operation id="256" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.split:3 %specloopname_ln480 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln480"/></StgValue>
</operation>

<operation id="257" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
while.body.i.split:21 %call_ln487 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>

<operation id="258" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.split:25 %br_ln480 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="259" st_id="91" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="260" st_id="92" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="261" st_id="93" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="262" st_id="94" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="263" st_id="95" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="264" st_id="96" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="265" st_id="97" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="266" st_id="98" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
absorb_loop3.i.loopexit:3 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 %sext_ln471_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="267" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
absorb_loop3.i.loopexit:8 %br_ln490 = br void %for.inc18.i

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="268" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc18.i:0 %i_3 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="269" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="32">
<![CDATA[
for.inc18.i:1 %zext_ln490 = zext i32 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln490"/></StgValue>
</operation>

<operation id="270" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc18.i:2 %icmp_ln490 = icmp_ugt  i34 %sub_ln471, i34 %zext_ln490

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="271" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.i:3 %i_6 = add i32 %i_3, i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="272" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18.i:4 %br_ln490 = br i1 %icmp_ln490, void %keccak_absorb_once.exit.loopexit, void %for.inc18.i.split

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="273" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32">
<![CDATA[
for.inc18.i.split:5 %trunc_ln493 = trunc i32 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln493"/></StgValue>
</operation>

<operation id="274" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc18.i.split:9 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="275" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.i.split:15 %store_ln474 = store i32 %i_6, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="276" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32">
<![CDATA[
keccak_absorb_once.exit.loopexit:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="277" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="32">
<![CDATA[
keccak_absorb_once.exit.loopexit:1 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="278" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32">
<![CDATA[
keccak_absorb_once.exit.loopexit:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="279" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
keccak_absorb_once.exit.loopexit:3 %u_assign1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_assign1"/></StgValue>
</operation>

<operation id="280" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="8">
<![CDATA[
keccak_absorb_once.exit.loopexit:4 %trunc_ln495 = trunc i8 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln495"/></StgValue>
</operation>

<operation id="281" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
keccak_absorb_once.exit.loopexit:9 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_2, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="282" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.loopexit:10 %zext_ln495_1 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln495_1"/></StgValue>
</operation>

<operation id="283" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:11 %s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln495_1

]]></Node>
<StgValue><ssdm name="s_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.loopexit:12 %s_load_2 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>

<operation id="285" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:23 %gmem_addr_2 = getelementptr i8 %gmem, i64 %h_read

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
keccak_absorb_once.exit.loopexit:25 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="287" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
keccak_absorb_once.exit.loopexit:26 %store_ln759 = store i3 0, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln759"/></StgValue>
</operation>

<operation id="288" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
keccak_absorb_once.exit.loopexit:27 %store_ln42 = store i4 0, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="289" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc18.i.split:3 %gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="290" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="5">
<![CDATA[
for.inc18.i.split:10 %zext_ln493_2 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln493_2"/></StgValue>
</operation>

<operation id="291" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.i.split:11 %s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln493_2

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
for.inc18.i.split:12 %s_load_1 = load i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="293" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.inc18.i.split:4 %zext_ln493 = zext i8 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="294" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc18.i.split:6 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln493, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="295" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.inc18.i.split:7 %zext_ln493_1 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln493_1"/></StgValue>
</operation>

<operation id="296" st_id="101" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc18.i.split:8 %shl_ln493 = shl i64 %zext_ln493, i64 %zext_ln493_1

]]></Node>
<StgValue><ssdm name="shl_ln493"/></StgValue>
</operation>

<operation id="297" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
for.inc18.i.split:12 %s_load_1 = load i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="298" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc18.i.split:13 %xor_ln493 = xor i64 %s_load_1, i64 %shl_ln493

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="299" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc18.i.split:0 %specpipeline_ln491 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln491"/></StgValue>
</operation>

<operation id="300" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc18.i.split:1 %speclooptripcount_ln492 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 145, i64 72

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln492"/></StgValue>
</operation>

<operation id="301" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc18.i.split:2 %specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln490"/></StgValue>
</operation>

<operation id="302" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc18.i.split:14 %store_ln493 = store i64 %xor_ln493, i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="303" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.i.split:16 %br_ln490 = br void %for.inc18.i

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="304" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
keccak_absorb_once.exit.loopexit:5 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln495, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="305" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="59" op_0_bw="6">
<![CDATA[
keccak_absorb_once.exit.loopexit:6 %zext_ln495 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="306" st_id="103" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
keccak_absorb_once.exit.loopexit:7 %shl_ln495 = shl i59 6, i59 %zext_ln495

]]></Node>
<StgValue><ssdm name="shl_ln495"/></StgValue>
</operation>

<operation id="307" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="59">
<![CDATA[
keccak_absorb_once.exit.loopexit:8 %zext_ln495_2 = zext i59 %shl_ln495

]]></Node>
<StgValue><ssdm name="zext_ln495_2"/></StgValue>
</operation>

<operation id="308" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.loopexit:12 %s_load_2 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>

<operation id="309" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:13 %xor_ln495 = xor i64 %s_load_2, i64 %zext_ln495_2

]]></Node>
<StgValue><ssdm name="xor_ln495"/></StgValue>
</operation>

<operation id="310" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:24 %empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_2, i64 32

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="311" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:14 %store_ln495 = store i64 %xor_ln495, i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="312" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:15 %s_addr_3 = getelementptr i64 %s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="s_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:16 %s_load_3 = load i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="314" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:16 %s_load_3 = load i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>

<operation id="315" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:17 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_3, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="316" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="64">
<![CDATA[
keccak_absorb_once.exit.loopexit:19 %trunc_ln496 = trunc i64 %s_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln496"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="317" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
keccak_absorb_once.exit.loopexit:18 %xor_ln496 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln496"/></StgValue>
</operation>

<operation id="318" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
keccak_absorb_once.exit.loopexit:20 %xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln496, i63 %trunc_ln496

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="319" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:21 %store_ln496 = store i64 %xor_ln, i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="320" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:22 %call_ln763 = call void @KeccakF1600_StatePermute.1, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln763"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="321" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:22 %call_ln763 = call void @KeccakF1600_StatePermute.1, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln763"/></StgValue>
</operation>

<operation id="322" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
keccak_absorb_once.exit.loopexit:28 %br_ln764 = br void %for.inc.i7

]]></Node>
<StgValue><ssdm name="br_ln764"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="323" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i7:0 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="324" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i7:1 %specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln765"/></StgValue>
</operation>

<operation id="325" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i7:2 %icmp_ln764 = icmp_eq  i6 %indvar_flatten_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln764"/></StgValue>
</operation>

<operation id="326" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i7:3 %add_ln764 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln764"/></StgValue>
</operation>

<operation id="327" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i7:4 %br_ln764 = br i1 %icmp_ln764, void %store64.exit, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln764"/></StgValue>
</operation>

<operation id="328" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
store64.exit:0 %i_5_load = load i4 %i_5

]]></Node>
<StgValue><ssdm name="i_5_load"/></StgValue>
</operation>

<operation id="329" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
store64.exit:1 %i_4_load = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="330" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
store64.exit:2 %specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln765"/></StgValue>
</operation>

<operation id="331" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
store64.exit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_764_1_VITIS_LOOP_44_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="332" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
store64.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="333" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
store64.exit:5 %icmp_ln44 = icmp_eq  i4 %i_5_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="334" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
store64.exit:6 %select_ln765 = select i1 %icmp_ln44, i4 0, i4 %i_5_load

]]></Node>
<StgValue><ssdm name="select_ln765"/></StgValue>
</operation>

<operation id="335" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
store64.exit:7 %specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln765"/></StgValue>
</operation>

<operation id="336" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
store64.exit:8 %add_ln764_1 = add i3 %i_4_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln764_1"/></StgValue>
</operation>

<operation id="337" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
store64.exit:9 %select_ln764 = select i1 %icmp_ln44, i3 %add_ln764_1, i3 %i_4_load

]]></Node>
<StgValue><ssdm name="select_ln764"/></StgValue>
</operation>

<operation id="338" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
store64.exit:10 %first_iter_0 = icmp_eq  i4 %select_ln765, i4 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="339" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="3">
<![CDATA[
store64.exit:11 %zext_ln764 = zext i3 %select_ln764

]]></Node>
<StgValue><ssdm name="zext_ln764"/></StgValue>
</operation>

<operation id="340" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
store64.exit:12 %s_addr_4 = getelementptr i64 %s, i64 0, i64 %zext_ln764

]]></Node>
<StgValue><ssdm name="s_addr_4"/></StgValue>
</operation>

<operation id="341" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
store64.exit:13 %br_ln44 = br i1 %first_iter_0, void %for.inc.i7.split, void %for.first.iter.for.inc.i7

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="342" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
for.first.iter.for.inc.i7:0 %s_load_4 = load i5 %s_addr_4

]]></Node>
<StgValue><ssdm name="s_load_4"/></StgValue>
</operation>

<operation id="343" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i7.split:2 %trunc_ln47 = trunc i4 %select_ln765

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="344" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i7.split:8 %add_ln44 = add i4 %select_ln765, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="345" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i7.split:9 %store_ln764 = store i6 %add_ln764, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln764"/></StgValue>
</operation>

<operation id="346" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i7.split:10 %store_ln759 = store i3 %select_ln764, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln759"/></StgValue>
</operation>

<operation id="347" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln764" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i7.split:11 %store_ln42 = store i4 %add_ln44, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="348" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
for.first.iter.for.inc.i7:0 %s_load_4 = load i5 %s_addr_4

]]></Node>
<StgValue><ssdm name="s_load_4"/></StgValue>
</operation>

<operation id="349" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.first.iter.for.inc.i7:1 %store_ln766 = store i64 %s_load_4, i64 %u_assign1

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="350" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc.i7:2 %br_ln44 = br void %for.inc.i7.split

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="351" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i7.split:0 %u_assign1_load = load i64 %u_assign1

]]></Node>
<StgValue><ssdm name="u_assign1_load"/></StgValue>
</operation>

<operation id="352" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i7.split:3 %shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln47, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="353" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i7.split:4 %zext_ln47 = zext i6 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="354" st_id="112" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i7.split:5 %lshr_ln47 = lshr i64 %u_assign1_load, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="lshr_ln47"/></StgValue>
</operation>

<operation id="355" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i7.split:6 %trunc_ln47_1 = trunc i64 %lshr_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="356" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i7.split:1 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="357" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i7.split:7 %write_ln47 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_2, i8 %trunc_ln47_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="358" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i7.split:12 %br_ln44 = br void %for.inc.i7

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="359" st_id="114" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end:0 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="360" st_id="115" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end:0 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="361" st_id="116" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end:0 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="362" st_id="117" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end:0 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="363" st_id="118" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end:0 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="364" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
for.end:1 %ret_ln767 = ret

]]></Node>
<StgValue><ssdm name="ret_ln767"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="498" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="499" name="h" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h"/></StgValue>
</port>
<port id="500" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="501" name="inlen" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inlen"/></StgValue>
</port>
<port id="502" name="KeccakF_RoundConstants" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="504" from="StgValue_503" to="idx" fromId="503" toId="119">
</dataflow>
<dataflow id="505" from="StgValue_503" to="inlen_assign_1" fromId="503" toId="120">
</dataflow>
<dataflow id="507" from="_ssdm_op_Read.ap_auto.i32" to="inlen_read" fromId="506" toId="121">
</dataflow>
<dataflow id="508" from="inlen" to="inlen_read" fromId="501" toId="121">
</dataflow>
<dataflow id="509" from="inlen_read" to="inlen_cast7" fromId="121" toId="122">
</dataflow>
<dataflow id="510" from="inlen_read" to="empty" fromId="121" toId="123">
</dataflow>
<dataflow id="512" from="StgValue_511" to="s" fromId="511" toId="124">
</dataflow>
<dataflow id="514" from="pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1" to="call_ln0" fromId="513" toId="125">
</dataflow>
<dataflow id="515" from="s" to="call_ln0" fromId="124" toId="125">
</dataflow>
<dataflow id="516" from="inlen_read" to="empty_27" fromId="121" toId="126">
</dataflow>
<dataflow id="518" from="StgValue_517" to="empty_27" fromId="517" toId="126">
</dataflow>
<dataflow id="519" from="inlen_cast7" to="store_ln471" fromId="122" toId="127">
</dataflow>
<dataflow id="520" from="inlen_assign_1" to="store_ln471" fromId="120" toId="127">
</dataflow>
<dataflow id="522" from="StgValue_521" to="store_ln0" fromId="521" toId="128">
</dataflow>
<dataflow id="523" from="idx" to="store_ln0" fromId="119" toId="128">
</dataflow>
<dataflow id="524" from="pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1" to="call_ln0" fromId="513" toId="129">
</dataflow>
<dataflow id="525" from="s" to="call_ln0" fromId="124" toId="129">
</dataflow>
<dataflow id="526" from="empty_27" to="select_ln480" fromId="126" toId="130">
</dataflow>
<dataflow id="527" from="StgValue_517" to="select_ln480" fromId="517" toId="130">
</dataflow>
<dataflow id="528" from="inlen_read" to="select_ln480" fromId="121" toId="130">
</dataflow>
<dataflow id="529" from="select_ln480" to="sext_ln480" fromId="130" toId="131">
</dataflow>
<dataflow id="530" from="select_ln480" to="trunc_ln480" fromId="130" toId="132">
</dataflow>
<dataflow id="531" from="sext_ln480" to="urem_ln480" fromId="131" toId="133">
</dataflow>
<dataflow id="533" from="StgValue_532" to="urem_ln480" fromId="532" toId="133">
</dataflow>
<dataflow id="534" from="sext_ln480" to="urem_ln480" fromId="131" toId="134">
</dataflow>
<dataflow id="535" from="StgValue_532" to="urem_ln480" fromId="532" toId="134">
</dataflow>
<dataflow id="536" from="sext_ln480" to="urem_ln480" fromId="131" toId="135">
</dataflow>
<dataflow id="537" from="StgValue_532" to="urem_ln480" fromId="532" toId="135">
</dataflow>
<dataflow id="538" from="sext_ln480" to="urem_ln480" fromId="131" toId="136">
</dataflow>
<dataflow id="539" from="StgValue_532" to="urem_ln480" fromId="532" toId="136">
</dataflow>
<dataflow id="540" from="sext_ln480" to="urem_ln480" fromId="131" toId="137">
</dataflow>
<dataflow id="541" from="StgValue_532" to="urem_ln480" fromId="532" toId="137">
</dataflow>
<dataflow id="542" from="sext_ln480" to="urem_ln480" fromId="131" toId="138">
</dataflow>
<dataflow id="543" from="StgValue_532" to="urem_ln480" fromId="532" toId="138">
</dataflow>
<dataflow id="544" from="sext_ln480" to="urem_ln480" fromId="131" toId="139">
</dataflow>
<dataflow id="545" from="StgValue_532" to="urem_ln480" fromId="532" toId="139">
</dataflow>
<dataflow id="546" from="sext_ln480" to="urem_ln480" fromId="131" toId="140">
</dataflow>
<dataflow id="547" from="StgValue_532" to="urem_ln480" fromId="532" toId="140">
</dataflow>
<dataflow id="548" from="sext_ln480" to="urem_ln480" fromId="131" toId="141">
</dataflow>
<dataflow id="549" from="StgValue_532" to="urem_ln480" fromId="532" toId="141">
</dataflow>
<dataflow id="550" from="sext_ln480" to="urem_ln480" fromId="131" toId="142">
</dataflow>
<dataflow id="551" from="StgValue_532" to="urem_ln480" fromId="532" toId="142">
</dataflow>
<dataflow id="552" from="sext_ln480" to="urem_ln480" fromId="131" toId="143">
</dataflow>
<dataflow id="553" from="StgValue_532" to="urem_ln480" fromId="532" toId="143">
</dataflow>
<dataflow id="554" from="sext_ln480" to="urem_ln480" fromId="131" toId="144">
</dataflow>
<dataflow id="555" from="StgValue_532" to="urem_ln480" fromId="532" toId="144">
</dataflow>
<dataflow id="556" from="sext_ln480" to="urem_ln480" fromId="131" toId="145">
</dataflow>
<dataflow id="557" from="StgValue_532" to="urem_ln480" fromId="532" toId="145">
</dataflow>
<dataflow id="558" from="sext_ln480" to="urem_ln480" fromId="131" toId="146">
</dataflow>
<dataflow id="559" from="StgValue_532" to="urem_ln480" fromId="532" toId="146">
</dataflow>
<dataflow id="560" from="sext_ln480" to="urem_ln480" fromId="131" toId="147">
</dataflow>
<dataflow id="561" from="StgValue_532" to="urem_ln480" fromId="532" toId="147">
</dataflow>
<dataflow id="562" from="sext_ln480" to="urem_ln480" fromId="131" toId="148">
</dataflow>
<dataflow id="563" from="StgValue_532" to="urem_ln480" fromId="532" toId="148">
</dataflow>
<dataflow id="564" from="sext_ln480" to="urem_ln480" fromId="131" toId="149">
</dataflow>
<dataflow id="565" from="StgValue_532" to="urem_ln480" fromId="532" toId="149">
</dataflow>
<dataflow id="566" from="sext_ln480" to="urem_ln480" fromId="131" toId="150">
</dataflow>
<dataflow id="567" from="StgValue_532" to="urem_ln480" fromId="532" toId="150">
</dataflow>
<dataflow id="568" from="sext_ln480" to="urem_ln480" fromId="131" toId="151">
</dataflow>
<dataflow id="569" from="StgValue_532" to="urem_ln480" fromId="532" toId="151">
</dataflow>
<dataflow id="570" from="sext_ln480" to="urem_ln480" fromId="131" toId="152">
</dataflow>
<dataflow id="571" from="StgValue_532" to="urem_ln480" fromId="532" toId="152">
</dataflow>
<dataflow id="572" from="sext_ln480" to="urem_ln480" fromId="131" toId="153">
</dataflow>
<dataflow id="573" from="StgValue_532" to="urem_ln480" fromId="532" toId="153">
</dataflow>
<dataflow id="574" from="sext_ln480" to="urem_ln480" fromId="131" toId="154">
</dataflow>
<dataflow id="575" from="StgValue_532" to="urem_ln480" fromId="532" toId="154">
</dataflow>
<dataflow id="576" from="sext_ln480" to="urem_ln480" fromId="131" toId="155">
</dataflow>
<dataflow id="577" from="StgValue_532" to="urem_ln480" fromId="532" toId="155">
</dataflow>
<dataflow id="578" from="sext_ln480" to="urem_ln480" fromId="131" toId="156">
</dataflow>
<dataflow id="579" from="StgValue_532" to="urem_ln480" fromId="532" toId="156">
</dataflow>
<dataflow id="580" from="sext_ln480" to="urem_ln480" fromId="131" toId="157">
</dataflow>
<dataflow id="581" from="StgValue_532" to="urem_ln480" fromId="532" toId="157">
</dataflow>
<dataflow id="582" from="sext_ln480" to="urem_ln480" fromId="131" toId="158">
</dataflow>
<dataflow id="583" from="StgValue_532" to="urem_ln480" fromId="532" toId="158">
</dataflow>
<dataflow id="584" from="sext_ln480" to="urem_ln480" fromId="131" toId="159">
</dataflow>
<dataflow id="585" from="StgValue_532" to="urem_ln480" fromId="532" toId="159">
</dataflow>
<dataflow id="586" from="sext_ln480" to="urem_ln480" fromId="131" toId="160">
</dataflow>
<dataflow id="587" from="StgValue_532" to="urem_ln480" fromId="532" toId="160">
</dataflow>
<dataflow id="588" from="sext_ln480" to="urem_ln480" fromId="131" toId="161">
</dataflow>
<dataflow id="589" from="StgValue_532" to="urem_ln480" fromId="532" toId="161">
</dataflow>
<dataflow id="590" from="sext_ln480" to="urem_ln480" fromId="131" toId="162">
</dataflow>
<dataflow id="591" from="StgValue_532" to="urem_ln480" fromId="532" toId="162">
</dataflow>
<dataflow id="592" from="sext_ln480" to="urem_ln480" fromId="131" toId="163">
</dataflow>
<dataflow id="593" from="StgValue_532" to="urem_ln480" fromId="532" toId="163">
</dataflow>
<dataflow id="594" from="sext_ln480" to="urem_ln480" fromId="131" toId="164">
</dataflow>
<dataflow id="595" from="StgValue_532" to="urem_ln480" fromId="532" toId="164">
</dataflow>
<dataflow id="596" from="sext_ln480" to="urem_ln480" fromId="131" toId="165">
</dataflow>
<dataflow id="597" from="StgValue_532" to="urem_ln480" fromId="532" toId="165">
</dataflow>
<dataflow id="598" from="sext_ln480" to="urem_ln480" fromId="131" toId="166">
</dataflow>
<dataflow id="599" from="StgValue_532" to="urem_ln480" fromId="532" toId="166">
</dataflow>
<dataflow id="600" from="sext_ln480" to="urem_ln480" fromId="131" toId="167">
</dataflow>
<dataflow id="601" from="StgValue_532" to="urem_ln480" fromId="532" toId="167">
</dataflow>
<dataflow id="602" from="sext_ln480" to="urem_ln480" fromId="131" toId="168">
</dataflow>
<dataflow id="603" from="StgValue_532" to="urem_ln480" fromId="532" toId="168">
</dataflow>
<dataflow id="604" from="sext_ln480" to="urem_ln480" fromId="131" toId="169">
</dataflow>
<dataflow id="605" from="StgValue_532" to="urem_ln480" fromId="532" toId="169">
</dataflow>
<dataflow id="606" from="sext_ln480" to="urem_ln480" fromId="131" toId="170">
</dataflow>
<dataflow id="607" from="StgValue_532" to="urem_ln480" fromId="532" toId="170">
</dataflow>
<dataflow id="608" from="sext_ln480" to="urem_ln480" fromId="131" toId="171">
</dataflow>
<dataflow id="609" from="StgValue_532" to="urem_ln480" fromId="532" toId="171">
</dataflow>
<dataflow id="610" from="sext_ln480" to="urem_ln480" fromId="131" toId="172">
</dataflow>
<dataflow id="611" from="StgValue_532" to="urem_ln480" fromId="532" toId="172">
</dataflow>
<dataflow id="612" from="sext_ln480" to="urem_ln480" fromId="131" toId="173">
</dataflow>
<dataflow id="613" from="StgValue_532" to="urem_ln480" fromId="532" toId="173">
</dataflow>
<dataflow id="614" from="sext_ln480" to="urem_ln480" fromId="131" toId="174">
</dataflow>
<dataflow id="615" from="StgValue_532" to="urem_ln480" fromId="532" toId="174">
</dataflow>
<dataflow id="616" from="sext_ln480" to="urem_ln480" fromId="131" toId="175">
</dataflow>
<dataflow id="617" from="StgValue_532" to="urem_ln480" fromId="532" toId="175">
</dataflow>
<dataflow id="618" from="sext_ln480" to="urem_ln480" fromId="131" toId="176">
</dataflow>
<dataflow id="619" from="StgValue_532" to="urem_ln480" fromId="532" toId="176">
</dataflow>
<dataflow id="620" from="sext_ln480" to="urem_ln480" fromId="131" toId="177">
</dataflow>
<dataflow id="621" from="StgValue_532" to="urem_ln480" fromId="532" toId="177">
</dataflow>
<dataflow id="622" from="sext_ln480" to="urem_ln480" fromId="131" toId="178">
</dataflow>
<dataflow id="623" from="StgValue_532" to="urem_ln480" fromId="532" toId="178">
</dataflow>
<dataflow id="624" from="sext_ln480" to="urem_ln480" fromId="131" toId="179">
</dataflow>
<dataflow id="625" from="StgValue_532" to="urem_ln480" fromId="532" toId="179">
</dataflow>
<dataflow id="626" from="sext_ln480" to="urem_ln480" fromId="131" toId="180">
</dataflow>
<dataflow id="627" from="StgValue_532" to="urem_ln480" fromId="532" toId="180">
</dataflow>
<dataflow id="628" from="sext_ln480" to="urem_ln480" fromId="131" toId="181">
</dataflow>
<dataflow id="629" from="StgValue_532" to="urem_ln480" fromId="532" toId="181">
</dataflow>
<dataflow id="630" from="sext_ln480" to="urem_ln480" fromId="131" toId="182">
</dataflow>
<dataflow id="631" from="StgValue_532" to="urem_ln480" fromId="532" toId="182">
</dataflow>
<dataflow id="632" from="sext_ln480" to="urem_ln480" fromId="131" toId="183">
</dataflow>
<dataflow id="633" from="StgValue_532" to="urem_ln480" fromId="532" toId="183">
</dataflow>
<dataflow id="634" from="sext_ln480" to="urem_ln480" fromId="131" toId="184">
</dataflow>
<dataflow id="635" from="StgValue_532" to="urem_ln480" fromId="532" toId="184">
</dataflow>
<dataflow id="636" from="sext_ln480" to="urem_ln480" fromId="131" toId="185">
</dataflow>
<dataflow id="637" from="StgValue_532" to="urem_ln480" fromId="532" toId="185">
</dataflow>
<dataflow id="638" from="sext_ln480" to="urem_ln480" fromId="131" toId="186">
</dataflow>
<dataflow id="639" from="StgValue_532" to="urem_ln480" fromId="532" toId="186">
</dataflow>
<dataflow id="640" from="sext_ln480" to="urem_ln480" fromId="131" toId="187">
</dataflow>
<dataflow id="641" from="StgValue_532" to="urem_ln480" fromId="532" toId="187">
</dataflow>
<dataflow id="642" from="sext_ln480" to="urem_ln480" fromId="131" toId="188">
</dataflow>
<dataflow id="643" from="StgValue_532" to="urem_ln480" fromId="532" toId="188">
</dataflow>
<dataflow id="644" from="sext_ln480" to="urem_ln480" fromId="131" toId="189">
</dataflow>
<dataflow id="645" from="StgValue_532" to="urem_ln480" fromId="532" toId="189">
</dataflow>
<dataflow id="646" from="sext_ln480" to="urem_ln480" fromId="131" toId="190">
</dataflow>
<dataflow id="647" from="StgValue_532" to="urem_ln480" fromId="532" toId="190">
</dataflow>
<dataflow id="648" from="sext_ln480" to="urem_ln480" fromId="131" toId="191">
</dataflow>
<dataflow id="649" from="StgValue_532" to="urem_ln480" fromId="532" toId="191">
</dataflow>
<dataflow id="650" from="sext_ln480" to="urem_ln480" fromId="131" toId="192">
</dataflow>
<dataflow id="651" from="StgValue_532" to="urem_ln480" fromId="532" toId="192">
</dataflow>
<dataflow id="652" from="sext_ln480" to="urem_ln480" fromId="131" toId="193">
</dataflow>
<dataflow id="653" from="StgValue_532" to="urem_ln480" fromId="532" toId="193">
</dataflow>
<dataflow id="654" from="sext_ln480" to="urem_ln480" fromId="131" toId="194">
</dataflow>
<dataflow id="655" from="StgValue_532" to="urem_ln480" fromId="532" toId="194">
</dataflow>
<dataflow id="656" from="sext_ln480" to="urem_ln480" fromId="131" toId="195">
</dataflow>
<dataflow id="657" from="StgValue_532" to="urem_ln480" fromId="532" toId="195">
</dataflow>
<dataflow id="658" from="sext_ln480" to="urem_ln480" fromId="131" toId="196">
</dataflow>
<dataflow id="659" from="StgValue_532" to="urem_ln480" fromId="532" toId="196">
</dataflow>
<dataflow id="660" from="sext_ln480" to="urem_ln480" fromId="131" toId="197">
</dataflow>
<dataflow id="661" from="StgValue_532" to="urem_ln480" fromId="532" toId="197">
</dataflow>
<dataflow id="662" from="sext_ln480" to="urem_ln480" fromId="131" toId="198">
</dataflow>
<dataflow id="663" from="StgValue_532" to="urem_ln480" fromId="532" toId="198">
</dataflow>
<dataflow id="664" from="sext_ln480" to="urem_ln480" fromId="131" toId="199">
</dataflow>
<dataflow id="665" from="StgValue_532" to="urem_ln480" fromId="532" toId="199">
</dataflow>
<dataflow id="666" from="sext_ln480" to="urem_ln480" fromId="131" toId="200">
</dataflow>
<dataflow id="667" from="StgValue_532" to="urem_ln480" fromId="532" toId="200">
</dataflow>
<dataflow id="669" from="_ssdm_op_Read.ap_auto.i64" to="in_read" fromId="668" toId="201">
</dataflow>
<dataflow id="670" from="in_r" to="in_read" fromId="500" toId="201">
</dataflow>
<dataflow id="671" from="_ssdm_op_Read.ap_auto.i64" to="h_read" fromId="668" toId="202">
</dataflow>
<dataflow id="672" from="h" to="h_read" fromId="499" toId="202">
</dataflow>
<dataflow id="673" from="inlen_read" to="inlen_cast1" fromId="121" toId="203">
</dataflow>
<dataflow id="675" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="674" toId="204">
</dataflow>
<dataflow id="676" from="gmem" to="specinterface_ln0" fromId="498" toId="204">
</dataflow>
<dataflow id="678" from="empty_9" to="specinterface_ln0" fromId="677" toId="204">
</dataflow>
<dataflow id="680" from="StgValue_679" to="specinterface_ln0" fromId="679" toId="204">
</dataflow>
<dataflow id="681" from="StgValue_679" to="specinterface_ln0" fromId="679" toId="204">
</dataflow>
<dataflow id="683" from="empty_12" to="specinterface_ln0" fromId="682" toId="204">
</dataflow>
<dataflow id="684" from="StgValue_679" to="specinterface_ln0" fromId="679" toId="204">
</dataflow>
<dataflow id="686" from="StgValue_685" to="specinterface_ln0" fromId="685" toId="204">
</dataflow>
<dataflow id="688" from="empty" to="specinterface_ln0" fromId="687" toId="204">
</dataflow>
<dataflow id="690" from="empty_0" to="specinterface_ln0" fromId="689" toId="204">
</dataflow>
<dataflow id="691" from="empty_12" to="specinterface_ln0" fromId="682" toId="204">
</dataflow>
<dataflow id="693" from="StgValue_692" to="specinterface_ln0" fromId="692" toId="204">
</dataflow>
<dataflow id="694" from="StgValue_692" to="specinterface_ln0" fromId="692" toId="204">
</dataflow>
<dataflow id="695" from="StgValue_692" to="specinterface_ln0" fromId="692" toId="204">
</dataflow>
<dataflow id="696" from="StgValue_692" to="specinterface_ln0" fromId="692" toId="204">
</dataflow>
<dataflow id="697" from="empty_12" to="specinterface_ln0" fromId="682" toId="204">
</dataflow>
<dataflow id="698" from="empty_12" to="specinterface_ln0" fromId="682" toId="204">
</dataflow>
<dataflow id="700" from="StgValue_699" to="specinterface_ln0" fromId="699" toId="204">
</dataflow>
<dataflow id="701" from="StgValue_679" to="specinterface_ln0" fromId="679" toId="204">
</dataflow>
<dataflow id="702" from="StgValue_679" to="specinterface_ln0" fromId="679" toId="204">
</dataflow>
<dataflow id="703" from="s" to="s_addr" fromId="124" toId="205">
</dataflow>
<dataflow id="704" from="StgValue_521" to="s_addr" fromId="521" toId="205">
</dataflow>
<dataflow id="706" from="StgValue_705" to="s_addr" fromId="705" toId="205">
</dataflow>
<dataflow id="707" from="select_ln480" to="sext_ln480_1" fromId="130" toId="206">
</dataflow>
<dataflow id="708" from="urem_ln480" to="trunc_ln480_1" fromId="200" toId="207">
</dataflow>
<dataflow id="709" from="sext_ln480_1" to="sub_ln480" fromId="206" toId="208">
</dataflow>
<dataflow id="710" from="trunc_ln480_1" to="sub_ln480" fromId="207" toId="208">
</dataflow>
<dataflow id="711" from="sub_ln480" to="sext_ln471" fromId="208" toId="209">
</dataflow>
<dataflow id="712" from="sub_ln480" to="sext_ln471_1" fromId="208" toId="210">
</dataflow>
<dataflow id="713" from="inlen_cast1" to="sub_ln471" fromId="203" toId="211">
</dataflow>
<dataflow id="714" from="sext_ln471_1" to="sub_ln471" fromId="210" toId="211">
</dataflow>
<dataflow id="715" from="sub_ln471" to="sext_ln471_2" fromId="211" toId="212">
</dataflow>
<dataflow id="716" from="inlen_assign_1" to="inlen_assign_1_load" fromId="120" toId="214">
</dataflow>
<dataflow id="717" from="inlen_assign_1_load" to="icmp_ln480" fromId="214" toId="215">
</dataflow>
<dataflow id="719" from="StgValue_718" to="icmp_ln480" fromId="718" toId="215">
</dataflow>
<dataflow id="720" from="icmp_ln480" to="br_ln480" fromId="215" toId="216">
</dataflow>
<dataflow id="721" from="idx" to="idx_load" fromId="119" toId="217">
</dataflow>
<dataflow id="722" from="idx_load" to="add_ln484" fromId="217" toId="218">
</dataflow>
<dataflow id="724" from="StgValue_723" to="add_ln484" fromId="723" toId="218">
</dataflow>
<dataflow id="725" from="add_ln484" to="add_ln484_1" fromId="218" toId="219">
</dataflow>
<dataflow id="726" from="in_read" to="add_ln484_1" fromId="201" toId="219">
</dataflow>
<dataflow id="727" from="gmem" to="gmem_addr" fromId="498" toId="220">
</dataflow>
<dataflow id="728" from="add_ln484_1" to="gmem_addr" fromId="219" toId="220">
</dataflow>
<dataflow id="729" from="inlen_assign_1_load" to="add_ln486" fromId="214" toId="221">
</dataflow>
<dataflow id="731" from="StgValue_730" to="add_ln486" fromId="730" toId="221">
</dataflow>
<dataflow id="732" from="idx_load" to="add_ln480" fromId="217" toId="222">
</dataflow>
<dataflow id="733" from="StgValue_532" to="add_ln480" fromId="532" toId="222">
</dataflow>
<dataflow id="734" from="add_ln486" to="store_ln471" fromId="221" toId="223">
</dataflow>
<dataflow id="735" from="inlen_assign_1" to="store_ln471" fromId="120" toId="223">
</dataflow>
<dataflow id="736" from="add_ln480" to="store_ln480" fromId="222" toId="224">
</dataflow>
<dataflow id="737" from="idx" to="store_ln480" fromId="119" toId="224">
</dataflow>
<dataflow id="738" from="StgValue_503" to="i" fromId="503" toId="225">
</dataflow>
<dataflow id="739" from="sext_ln471" to="add_ln490" fromId="209" toId="226">
</dataflow>
<dataflow id="740" from="in_read" to="add_ln490" fromId="201" toId="226">
</dataflow>
<dataflow id="741" from="gmem" to="gmem_addr_1" fromId="498" toId="227">
</dataflow>
<dataflow id="742" from="add_ln490" to="gmem_addr_1" fromId="226" toId="227">
</dataflow>
<dataflow id="743" from="empty" to="sub_ln490" fromId="123" toId="228">
</dataflow>
<dataflow id="744" from="trunc_ln480" to="sub_ln490" fromId="132" toId="228">
</dataflow>
<dataflow id="745" from="urem_ln480" to="trunc_ln490" fromId="200" toId="229">
</dataflow>
<dataflow id="746" from="sub_ln490" to="i_2" fromId="228" toId="230">
</dataflow>
<dataflow id="747" from="trunc_ln490" to="i_2" fromId="229" toId="230">
</dataflow>
<dataflow id="748" from="StgValue_679" to="store_ln474" fromId="679" toId="231">
</dataflow>
<dataflow id="749" from="i" to="store_ln474" fromId="225" toId="231">
</dataflow>
<dataflow id="751" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="232">
</dataflow>
<dataflow id="752" from="gmem_addr" to="empty_28" fromId="220" toId="232">
</dataflow>
<dataflow id="754" from="StgValue_753" to="empty_28" fromId="753" toId="232">
</dataflow>
<dataflow id="755" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="233">
</dataflow>
<dataflow id="756" from="gmem_addr" to="empty_28" fromId="220" toId="233">
</dataflow>
<dataflow id="757" from="StgValue_753" to="empty_28" fromId="753" toId="233">
</dataflow>
<dataflow id="758" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="234">
</dataflow>
<dataflow id="759" from="gmem_addr" to="empty_28" fromId="220" toId="234">
</dataflow>
<dataflow id="760" from="StgValue_753" to="empty_28" fromId="753" toId="234">
</dataflow>
<dataflow id="761" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="235">
</dataflow>
<dataflow id="762" from="gmem_addr" to="empty_28" fromId="220" toId="235">
</dataflow>
<dataflow id="763" from="StgValue_753" to="empty_28" fromId="753" toId="235">
</dataflow>
<dataflow id="764" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="236">
</dataflow>
<dataflow id="765" from="gmem_addr" to="empty_28" fromId="220" toId="236">
</dataflow>
<dataflow id="766" from="StgValue_753" to="empty_28" fromId="753" toId="236">
</dataflow>
<dataflow id="767" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="237">
</dataflow>
<dataflow id="768" from="gmem_addr" to="empty_28" fromId="220" toId="237">
</dataflow>
<dataflow id="769" from="StgValue_753" to="empty_28" fromId="753" toId="237">
</dataflow>
<dataflow id="770" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="238">
</dataflow>
<dataflow id="771" from="gmem_addr" to="empty_28" fromId="220" toId="238">
</dataflow>
<dataflow id="772" from="StgValue_753" to="empty_28" fromId="753" toId="238">
</dataflow>
<dataflow id="773" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_28" fromId="750" toId="239">
</dataflow>
<dataflow id="774" from="gmem_addr" to="empty_28" fromId="220" toId="239">
</dataflow>
<dataflow id="775" from="StgValue_753" to="empty_28" fromId="753" toId="239">
</dataflow>
<dataflow id="777" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read" fromId="776" toId="240">
</dataflow>
<dataflow id="778" from="gmem_addr" to="gmem_addr_read" fromId="220" toId="240">
</dataflow>
<dataflow id="779" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_1" fromId="776" toId="241">
</dataflow>
<dataflow id="780" from="gmem_addr" to="gmem_addr_read_1" fromId="220" toId="241">
</dataflow>
<dataflow id="781" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_2" fromId="776" toId="242">
</dataflow>
<dataflow id="782" from="gmem_addr" to="gmem_addr_read_2" fromId="220" toId="242">
</dataflow>
<dataflow id="783" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_3" fromId="776" toId="243">
</dataflow>
<dataflow id="784" from="gmem_addr" to="gmem_addr_read_3" fromId="220" toId="243">
</dataflow>
<dataflow id="785" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_4" fromId="776" toId="244">
</dataflow>
<dataflow id="786" from="gmem_addr" to="gmem_addr_read_4" fromId="220" toId="244">
</dataflow>
<dataflow id="787" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_5" fromId="776" toId="245">
</dataflow>
<dataflow id="788" from="gmem_addr" to="gmem_addr_read_5" fromId="220" toId="245">
</dataflow>
<dataflow id="789" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_6" fromId="776" toId="246">
</dataflow>
<dataflow id="790" from="gmem_addr" to="gmem_addr_read_6" fromId="220" toId="246">
</dataflow>
<dataflow id="791" from="s_addr" to="s_load" fromId="205" toId="247">
</dataflow>
<dataflow id="792" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_7" fromId="776" toId="248">
</dataflow>
<dataflow id="793" from="gmem_addr" to="gmem_addr_read_7" fromId="220" toId="248">
</dataflow>
<dataflow id="794" from="s_addr" to="s_load" fromId="205" toId="249">
</dataflow>
<dataflow id="796" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="or_ln484_6" fromId="795" toId="250">
</dataflow>
<dataflow id="797" from="gmem_addr_read_7" to="or_ln484_6" fromId="248" toId="250">
</dataflow>
<dataflow id="798" from="gmem_addr_read_6" to="or_ln484_6" fromId="246" toId="250">
</dataflow>
<dataflow id="799" from="gmem_addr_read_5" to="or_ln484_6" fromId="245" toId="250">
</dataflow>
<dataflow id="800" from="gmem_addr_read_4" to="or_ln484_6" fromId="244" toId="250">
</dataflow>
<dataflow id="801" from="gmem_addr_read_3" to="or_ln484_6" fromId="243" toId="250">
</dataflow>
<dataflow id="802" from="gmem_addr_read_2" to="or_ln484_6" fromId="242" toId="250">
</dataflow>
<dataflow id="803" from="gmem_addr_read_1" to="or_ln484_6" fromId="241" toId="250">
</dataflow>
<dataflow id="804" from="gmem_addr_read" to="or_ln484_6" fromId="240" toId="250">
</dataflow>
<dataflow id="805" from="s_load" to="xor_ln484" fromId="249" toId="251">
</dataflow>
<dataflow id="806" from="or_ln484_6" to="xor_ln484" fromId="250" toId="251">
</dataflow>
<dataflow id="807" from="xor_ln484" to="store_ln484" fromId="251" toId="252">
</dataflow>
<dataflow id="808" from="s_addr" to="store_ln484" fromId="205" toId="252">
</dataflow>
<dataflow id="810" from="KeccakF1600_StatePermute" to="call_ln487" fromId="809" toId="253">
</dataflow>
<dataflow id="811" from="s" to="call_ln487" fromId="124" toId="253">
</dataflow>
<dataflow id="812" from="KeccakF_RoundConstants" to="call_ln487" fromId="502" toId="253">
</dataflow>
<dataflow id="814" from="_ssdm_op_SpecPipeline" to="specpipeline_ln482" fromId="813" toId="254">
</dataflow>
<dataflow id="815" from="StgValue_679" to="specpipeline_ln482" fromId="679" toId="254">
</dataflow>
<dataflow id="816" from="StgValue_679" to="specpipeline_ln482" fromId="679" toId="254">
</dataflow>
<dataflow id="817" from="StgValue_503" to="specpipeline_ln482" fromId="503" toId="254">
</dataflow>
<dataflow id="818" from="StgValue_679" to="specpipeline_ln482" fromId="679" toId="254">
</dataflow>
<dataflow id="819" from="empty_12" to="specpipeline_ln482" fromId="682" toId="254">
</dataflow>
<dataflow id="821" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln483" fromId="820" toId="255">
</dataflow>
<dataflow id="822" from="StgValue_521" to="speclooptripcount_ln483" fromId="521" toId="255">
</dataflow>
<dataflow id="823" from="StgValue_718" to="speclooptripcount_ln483" fromId="718" toId="255">
</dataflow>
<dataflow id="825" from="StgValue_824" to="speclooptripcount_ln483" fromId="824" toId="255">
</dataflow>
<dataflow id="827" from="_ssdm_op_SpecLoopName" to="specloopname_ln480" fromId="826" toId="256">
</dataflow>
<dataflow id="829" from="empty_10" to="specloopname_ln480" fromId="828" toId="256">
</dataflow>
<dataflow id="830" from="KeccakF1600_StatePermute" to="call_ln487" fromId="809" toId="257">
</dataflow>
<dataflow id="831" from="s" to="call_ln487" fromId="124" toId="257">
</dataflow>
<dataflow id="832" from="KeccakF_RoundConstants" to="call_ln487" fromId="502" toId="257">
</dataflow>
<dataflow id="833" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="259">
</dataflow>
<dataflow id="834" from="gmem_addr_1" to="empty_29" fromId="227" toId="259">
</dataflow>
<dataflow id="835" from="sext_ln471_2" to="empty_29" fromId="212" toId="259">
</dataflow>
<dataflow id="836" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="260">
</dataflow>
<dataflow id="837" from="gmem_addr_1" to="empty_29" fromId="227" toId="260">
</dataflow>
<dataflow id="838" from="sext_ln471_2" to="empty_29" fromId="212" toId="260">
</dataflow>
<dataflow id="839" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="261">
</dataflow>
<dataflow id="840" from="gmem_addr_1" to="empty_29" fromId="227" toId="261">
</dataflow>
<dataflow id="841" from="sext_ln471_2" to="empty_29" fromId="212" toId="261">
</dataflow>
<dataflow id="842" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="262">
</dataflow>
<dataflow id="843" from="gmem_addr_1" to="empty_29" fromId="227" toId="262">
</dataflow>
<dataflow id="844" from="sext_ln471_2" to="empty_29" fromId="212" toId="262">
</dataflow>
<dataflow id="845" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="263">
</dataflow>
<dataflow id="846" from="gmem_addr_1" to="empty_29" fromId="227" toId="263">
</dataflow>
<dataflow id="847" from="sext_ln471_2" to="empty_29" fromId="212" toId="263">
</dataflow>
<dataflow id="848" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="264">
</dataflow>
<dataflow id="849" from="gmem_addr_1" to="empty_29" fromId="227" toId="264">
</dataflow>
<dataflow id="850" from="sext_ln471_2" to="empty_29" fromId="212" toId="264">
</dataflow>
<dataflow id="851" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="265">
</dataflow>
<dataflow id="852" from="gmem_addr_1" to="empty_29" fromId="227" toId="265">
</dataflow>
<dataflow id="853" from="sext_ln471_2" to="empty_29" fromId="212" toId="265">
</dataflow>
<dataflow id="854" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_29" fromId="750" toId="266">
</dataflow>
<dataflow id="855" from="gmem_addr_1" to="empty_29" fromId="227" toId="266">
</dataflow>
<dataflow id="856" from="sext_ln471_2" to="empty_29" fromId="212" toId="266">
</dataflow>
<dataflow id="857" from="i" to="i_3" fromId="225" toId="268">
</dataflow>
<dataflow id="858" from="i_3" to="zext_ln490" fromId="268" toId="269">
</dataflow>
<dataflow id="859" from="sub_ln471" to="icmp_ln490" fromId="211" toId="270">
</dataflow>
<dataflow id="860" from="zext_ln490" to="icmp_ln490" fromId="269" toId="270">
</dataflow>
<dataflow id="861" from="i_3" to="i_6" fromId="268" toId="271">
</dataflow>
<dataflow id="862" from="StgValue_503" to="i_6" fromId="503" toId="271">
</dataflow>
<dataflow id="863" from="icmp_ln490" to="br_ln490" fromId="270" toId="272">
</dataflow>
<dataflow id="864" from="i_3" to="trunc_ln493" fromId="268" toId="273">
</dataflow>
<dataflow id="866" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="lshr_ln" fromId="865" toId="274">
</dataflow>
<dataflow id="867" from="i_3" to="lshr_ln" fromId="268" toId="274">
</dataflow>
<dataflow id="869" from="StgValue_868" to="lshr_ln" fromId="868" toId="274">
</dataflow>
<dataflow id="871" from="StgValue_870" to="lshr_ln" fromId="870" toId="274">
</dataflow>
<dataflow id="872" from="i_6" to="store_ln474" fromId="271" toId="275">
</dataflow>
<dataflow id="873" from="i" to="store_ln474" fromId="225" toId="275">
</dataflow>
<dataflow id="874" from="StgValue_503" to="i_5" fromId="503" toId="276">
</dataflow>
<dataflow id="875" from="StgValue_503" to="i_4" fromId="503" toId="277">
</dataflow>
<dataflow id="876" from="StgValue_503" to="indvar_flatten" fromId="503" toId="278">
</dataflow>
<dataflow id="877" from="StgValue_503" to="u_assign1" fromId="503" toId="279">
</dataflow>
<dataflow id="878" from="i_2" to="trunc_ln495" fromId="230" toId="280">
</dataflow>
<dataflow id="880" from="_ssdm_op_PartSelect.i5.i8.i32.i32" to="lshr_ln1" fromId="879" toId="281">
</dataflow>
<dataflow id="881" from="i_2" to="lshr_ln1" fromId="230" toId="281">
</dataflow>
<dataflow id="882" from="StgValue_868" to="lshr_ln1" fromId="868" toId="281">
</dataflow>
<dataflow id="883" from="StgValue_870" to="lshr_ln1" fromId="870" toId="281">
</dataflow>
<dataflow id="884" from="lshr_ln1" to="zext_ln495_1" fromId="281" toId="282">
</dataflow>
<dataflow id="885" from="s" to="s_addr_2" fromId="124" toId="283">
</dataflow>
<dataflow id="886" from="StgValue_521" to="s_addr_2" fromId="521" toId="283">
</dataflow>
<dataflow id="887" from="zext_ln495_1" to="s_addr_2" fromId="282" toId="283">
</dataflow>
<dataflow id="888" from="s_addr_2" to="s_load_2" fromId="283" toId="284">
</dataflow>
<dataflow id="889" from="gmem" to="gmem_addr_2" fromId="498" toId="285">
</dataflow>
<dataflow id="890" from="h_read" to="gmem_addr_2" fromId="202" toId="285">
</dataflow>
<dataflow id="892" from="StgValue_891" to="store_ln0" fromId="891" toId="286">
</dataflow>
<dataflow id="893" from="indvar_flatten" to="store_ln0" fromId="278" toId="286">
</dataflow>
<dataflow id="895" from="StgValue_894" to="store_ln759" fromId="894" toId="287">
</dataflow>
<dataflow id="896" from="i_4" to="store_ln759" fromId="277" toId="287">
</dataflow>
<dataflow id="898" from="StgValue_897" to="store_ln42" fromId="897" toId="288">
</dataflow>
<dataflow id="899" from="i_5" to="store_ln42" fromId="276" toId="288">
</dataflow>
<dataflow id="900" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_1_read" fromId="776" toId="289">
</dataflow>
<dataflow id="901" from="gmem_addr_1" to="gmem_addr_1_read" fromId="227" toId="289">
</dataflow>
<dataflow id="902" from="lshr_ln" to="zext_ln493_2" fromId="274" toId="290">
</dataflow>
<dataflow id="903" from="s" to="s_addr_1" fromId="124" toId="291">
</dataflow>
<dataflow id="904" from="StgValue_521" to="s_addr_1" fromId="521" toId="291">
</dataflow>
<dataflow id="905" from="zext_ln493_2" to="s_addr_1" fromId="290" toId="291">
</dataflow>
<dataflow id="906" from="s_addr_1" to="s_load_1" fromId="291" toId="292">
</dataflow>
<dataflow id="907" from="gmem_addr_1_read" to="zext_ln493" fromId="289" toId="293">
</dataflow>
<dataflow id="909" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="908" toId="294">
</dataflow>
<dataflow id="910" from="trunc_ln493" to="shl_ln" fromId="273" toId="294">
</dataflow>
<dataflow id="911" from="StgValue_894" to="shl_ln" fromId="894" toId="294">
</dataflow>
<dataflow id="912" from="shl_ln" to="zext_ln493_1" fromId="294" toId="295">
</dataflow>
<dataflow id="913" from="zext_ln493" to="shl_ln493" fromId="293" toId="296">
</dataflow>
<dataflow id="914" from="zext_ln493_1" to="shl_ln493" fromId="295" toId="296">
</dataflow>
<dataflow id="915" from="s_addr_1" to="s_load_1" fromId="291" toId="297">
</dataflow>
<dataflow id="916" from="s_load_1" to="xor_ln493" fromId="297" toId="298">
</dataflow>
<dataflow id="917" from="shl_ln493" to="xor_ln493" fromId="296" toId="298">
</dataflow>
<dataflow id="918" from="_ssdm_op_SpecPipeline" to="specpipeline_ln491" fromId="813" toId="299">
</dataflow>
<dataflow id="919" from="StgValue_679" to="specpipeline_ln491" fromId="679" toId="299">
</dataflow>
<dataflow id="920" from="StgValue_679" to="specpipeline_ln491" fromId="679" toId="299">
</dataflow>
<dataflow id="921" from="StgValue_503" to="specpipeline_ln491" fromId="503" toId="299">
</dataflow>
<dataflow id="922" from="StgValue_679" to="specpipeline_ln491" fromId="679" toId="299">
</dataflow>
<dataflow id="923" from="empty_12" to="specpipeline_ln491" fromId="682" toId="299">
</dataflow>
<dataflow id="924" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln492" fromId="820" toId="300">
</dataflow>
<dataflow id="925" from="StgValue_521" to="speclooptripcount_ln492" fromId="521" toId="300">
</dataflow>
<dataflow id="927" from="StgValue_926" to="speclooptripcount_ln492" fromId="926" toId="300">
</dataflow>
<dataflow id="929" from="StgValue_928" to="speclooptripcount_ln492" fromId="928" toId="300">
</dataflow>
<dataflow id="930" from="_ssdm_op_SpecLoopName" to="specloopname_ln490" fromId="826" toId="301">
</dataflow>
<dataflow id="932" from="empty_13" to="specloopname_ln490" fromId="931" toId="301">
</dataflow>
<dataflow id="933" from="xor_ln493" to="store_ln493" fromId="298" toId="302">
</dataflow>
<dataflow id="934" from="s_addr_1" to="store_ln493" fromId="291" toId="302">
</dataflow>
<dataflow id="935" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln1" fromId="908" toId="304">
</dataflow>
<dataflow id="936" from="trunc_ln495" to="shl_ln1" fromId="280" toId="304">
</dataflow>
<dataflow id="937" from="StgValue_894" to="shl_ln1" fromId="894" toId="304">
</dataflow>
<dataflow id="938" from="shl_ln1" to="zext_ln495" fromId="304" toId="305">
</dataflow>
<dataflow id="940" from="StgValue_939" to="shl_ln495" fromId="939" toId="306">
</dataflow>
<dataflow id="941" from="zext_ln495" to="shl_ln495" fromId="305" toId="306">
</dataflow>
<dataflow id="942" from="shl_ln495" to="zext_ln495_2" fromId="306" toId="307">
</dataflow>
<dataflow id="943" from="s_addr_2" to="s_load_2" fromId="283" toId="308">
</dataflow>
<dataflow id="944" from="s_load_2" to="xor_ln495" fromId="308" toId="309">
</dataflow>
<dataflow id="945" from="zext_ln495_2" to="xor_ln495" fromId="307" toId="309">
</dataflow>
<dataflow id="947" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_30" fromId="946" toId="310">
</dataflow>
<dataflow id="948" from="gmem_addr_2" to="empty_30" fromId="285" toId="310">
</dataflow>
<dataflow id="950" from="StgValue_949" to="empty_30" fromId="949" toId="310">
</dataflow>
<dataflow id="951" from="xor_ln495" to="store_ln495" fromId="309" toId="311">
</dataflow>
<dataflow id="952" from="s_addr_2" to="store_ln495" fromId="283" toId="311">
</dataflow>
<dataflow id="953" from="s" to="s_addr_3" fromId="124" toId="312">
</dataflow>
<dataflow id="954" from="StgValue_521" to="s_addr_3" fromId="521" toId="312">
</dataflow>
<dataflow id="956" from="StgValue_955" to="s_addr_3" fromId="955" toId="312">
</dataflow>
<dataflow id="957" from="s_addr_3" to="s_load_3" fromId="312" toId="313">
</dataflow>
<dataflow id="958" from="s_addr_3" to="s_load_3" fromId="312" toId="314">
</dataflow>
<dataflow id="960" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="959" toId="315">
</dataflow>
<dataflow id="961" from="s_load_3" to="bit_sel" fromId="314" toId="315">
</dataflow>
<dataflow id="963" from="StgValue_962" to="bit_sel" fromId="962" toId="315">
</dataflow>
<dataflow id="964" from="s_load_3" to="trunc_ln496" fromId="314" toId="316">
</dataflow>
<dataflow id="965" from="bit_sel" to="xor_ln496" fromId="315" toId="317">
</dataflow>
<dataflow id="967" from="StgValue_966" to="xor_ln496" fromId="966" toId="317">
</dataflow>
<dataflow id="969" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln" fromId="968" toId="318">
</dataflow>
<dataflow id="970" from="xor_ln496" to="xor_ln" fromId="317" toId="318">
</dataflow>
<dataflow id="971" from="trunc_ln496" to="xor_ln" fromId="316" toId="318">
</dataflow>
<dataflow id="972" from="xor_ln" to="store_ln496" fromId="318" toId="319">
</dataflow>
<dataflow id="973" from="s_addr_3" to="store_ln496" fromId="312" toId="319">
</dataflow>
<dataflow id="975" from="KeccakF1600_StatePermute.1" to="call_ln763" fromId="974" toId="320">
</dataflow>
<dataflow id="976" from="s" to="call_ln763" fromId="124" toId="320">
</dataflow>
<dataflow id="977" from="KeccakF_RoundConstants" to="call_ln763" fromId="502" toId="320">
</dataflow>
<dataflow id="978" from="KeccakF1600_StatePermute.1" to="call_ln763" fromId="974" toId="321">
</dataflow>
<dataflow id="979" from="s" to="call_ln763" fromId="124" toId="321">
</dataflow>
<dataflow id="980" from="KeccakF_RoundConstants" to="call_ln763" fromId="502" toId="321">
</dataflow>
<dataflow id="981" from="indvar_flatten" to="indvar_flatten_load" fromId="278" toId="323">
</dataflow>
<dataflow id="982" from="_ssdm_op_SpecPipeline" to="specpipeline_ln765" fromId="813" toId="324">
</dataflow>
<dataflow id="983" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="324">
</dataflow>
<dataflow id="984" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="324">
</dataflow>
<dataflow id="985" from="StgValue_503" to="specpipeline_ln765" fromId="503" toId="324">
</dataflow>
<dataflow id="986" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="324">
</dataflow>
<dataflow id="987" from="empty_12" to="specpipeline_ln765" fromId="682" toId="324">
</dataflow>
<dataflow id="988" from="indvar_flatten_load" to="icmp_ln764" fromId="323" toId="325">
</dataflow>
<dataflow id="990" from="StgValue_989" to="icmp_ln764" fromId="989" toId="325">
</dataflow>
<dataflow id="991" from="indvar_flatten_load" to="add_ln764" fromId="323" toId="326">
</dataflow>
<dataflow id="993" from="StgValue_992" to="add_ln764" fromId="992" toId="326">
</dataflow>
<dataflow id="994" from="icmp_ln764" to="br_ln764" fromId="325" toId="327">
</dataflow>
<dataflow id="995" from="i_5" to="i_5_load" fromId="276" toId="328">
</dataflow>
<dataflow id="996" from="i_4" to="i_4_load" fromId="277" toId="329">
</dataflow>
<dataflow id="997" from="_ssdm_op_SpecPipeline" to="specpipeline_ln765" fromId="813" toId="330">
</dataflow>
<dataflow id="998" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="330">
</dataflow>
<dataflow id="999" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="330">
</dataflow>
<dataflow id="1000" from="StgValue_503" to="specpipeline_ln765" fromId="503" toId="330">
</dataflow>
<dataflow id="1001" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="330">
</dataflow>
<dataflow id="1002" from="empty_12" to="specpipeline_ln765" fromId="682" toId="330">
</dataflow>
<dataflow id="1003" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="826" toId="331">
</dataflow>
<dataflow id="1005" from="VITIS_LOOP_764_1_VITIS_LOOP_44_1_str" to="specloopname_ln0" fromId="1004" toId="331">
</dataflow>
<dataflow id="1006" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="820" toId="332">
</dataflow>
<dataflow id="1007" from="StgValue_949" to="speclooptripcount_ln0" fromId="949" toId="332">
</dataflow>
<dataflow id="1008" from="StgValue_949" to="speclooptripcount_ln0" fromId="949" toId="332">
</dataflow>
<dataflow id="1009" from="StgValue_949" to="speclooptripcount_ln0" fromId="949" toId="332">
</dataflow>
<dataflow id="1010" from="i_5_load" to="icmp_ln44" fromId="328" toId="333">
</dataflow>
<dataflow id="1012" from="StgValue_1011" to="icmp_ln44" fromId="1011" toId="333">
</dataflow>
<dataflow id="1013" from="icmp_ln44" to="select_ln765" fromId="333" toId="334">
</dataflow>
<dataflow id="1014" from="StgValue_897" to="select_ln765" fromId="897" toId="334">
</dataflow>
<dataflow id="1015" from="i_5_load" to="select_ln765" fromId="328" toId="334">
</dataflow>
<dataflow id="1016" from="_ssdm_op_SpecPipeline" to="specpipeline_ln765" fromId="813" toId="335">
</dataflow>
<dataflow id="1017" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="335">
</dataflow>
<dataflow id="1018" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="335">
</dataflow>
<dataflow id="1019" from="StgValue_503" to="specpipeline_ln765" fromId="503" toId="335">
</dataflow>
<dataflow id="1020" from="StgValue_679" to="specpipeline_ln765" fromId="679" toId="335">
</dataflow>
<dataflow id="1021" from="empty_12" to="specpipeline_ln765" fromId="682" toId="335">
</dataflow>
<dataflow id="1022" from="i_4_load" to="add_ln764_1" fromId="329" toId="336">
</dataflow>
<dataflow id="1024" from="StgValue_1023" to="add_ln764_1" fromId="1023" toId="336">
</dataflow>
<dataflow id="1025" from="icmp_ln44" to="select_ln764" fromId="333" toId="337">
</dataflow>
<dataflow id="1026" from="add_ln764_1" to="select_ln764" fromId="336" toId="337">
</dataflow>
<dataflow id="1027" from="i_4_load" to="select_ln764" fromId="329" toId="337">
</dataflow>
<dataflow id="1028" from="select_ln765" to="first_iter_0" fromId="334" toId="338">
</dataflow>
<dataflow id="1029" from="StgValue_897" to="first_iter_0" fromId="897" toId="338">
</dataflow>
<dataflow id="1030" from="select_ln764" to="zext_ln764" fromId="337" toId="339">
</dataflow>
<dataflow id="1031" from="s" to="s_addr_4" fromId="124" toId="340">
</dataflow>
<dataflow id="1032" from="StgValue_521" to="s_addr_4" fromId="521" toId="340">
</dataflow>
<dataflow id="1033" from="zext_ln764" to="s_addr_4" fromId="339" toId="340">
</dataflow>
<dataflow id="1034" from="first_iter_0" to="br_ln44" fromId="338" toId="341">
</dataflow>
<dataflow id="1035" from="s_addr_4" to="s_load_4" fromId="340" toId="342">
</dataflow>
<dataflow id="1036" from="select_ln765" to="trunc_ln47" fromId="334" toId="343">
</dataflow>
<dataflow id="1037" from="select_ln765" to="add_ln44" fromId="334" toId="344">
</dataflow>
<dataflow id="1039" from="StgValue_1038" to="add_ln44" fromId="1038" toId="344">
</dataflow>
<dataflow id="1040" from="add_ln764" to="store_ln764" fromId="326" toId="345">
</dataflow>
<dataflow id="1041" from="indvar_flatten" to="store_ln764" fromId="278" toId="345">
</dataflow>
<dataflow id="1042" from="select_ln764" to="store_ln759" fromId="337" toId="346">
</dataflow>
<dataflow id="1043" from="i_4" to="store_ln759" fromId="277" toId="346">
</dataflow>
<dataflow id="1044" from="add_ln44" to="store_ln42" fromId="344" toId="347">
</dataflow>
<dataflow id="1045" from="i_5" to="store_ln42" fromId="276" toId="347">
</dataflow>
<dataflow id="1046" from="s_addr_4" to="s_load_4" fromId="340" toId="348">
</dataflow>
<dataflow id="1047" from="s_load_4" to="store_ln766" fromId="348" toId="349">
</dataflow>
<dataflow id="1048" from="u_assign1" to="store_ln766" fromId="279" toId="349">
</dataflow>
<dataflow id="1049" from="u_assign1" to="u_assign1_load" fromId="279" toId="351">
</dataflow>
<dataflow id="1050" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln2" fromId="908" toId="352">
</dataflow>
<dataflow id="1051" from="trunc_ln47" to="shl_ln2" fromId="343" toId="352">
</dataflow>
<dataflow id="1052" from="StgValue_894" to="shl_ln2" fromId="894" toId="352">
</dataflow>
<dataflow id="1053" from="shl_ln2" to="zext_ln47" fromId="352" toId="353">
</dataflow>
<dataflow id="1054" from="u_assign1_load" to="lshr_ln47" fromId="351" toId="354">
</dataflow>
<dataflow id="1055" from="zext_ln47" to="lshr_ln47" fromId="353" toId="354">
</dataflow>
<dataflow id="1056" from="lshr_ln47" to="trunc_ln47_1" fromId="354" toId="355">
</dataflow>
<dataflow id="1057" from="_ssdm_op_SpecPipeline" to="specpipeline_ln46" fromId="813" toId="356">
</dataflow>
<dataflow id="1058" from="StgValue_699" to="specpipeline_ln46" fromId="699" toId="356">
</dataflow>
<dataflow id="1059" from="StgValue_679" to="specpipeline_ln46" fromId="679" toId="356">
</dataflow>
<dataflow id="1060" from="StgValue_679" to="specpipeline_ln46" fromId="679" toId="356">
</dataflow>
<dataflow id="1061" from="StgValue_679" to="specpipeline_ln46" fromId="679" toId="356">
</dataflow>
<dataflow id="1062" from="empty_12" to="specpipeline_ln46" fromId="682" toId="356">
</dataflow>
<dataflow id="1064" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln47" fromId="1063" toId="357">
</dataflow>
<dataflow id="1065" from="gmem_addr_2" to="write_ln47" fromId="285" toId="357">
</dataflow>
<dataflow id="1066" from="trunc_ln47_1" to="write_ln47" fromId="355" toId="357">
</dataflow>
<dataflow id="1067" from="StgValue_966" to="write_ln47" fromId="966" toId="357">
</dataflow>
<dataflow id="1069" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_31" fromId="1068" toId="359">
</dataflow>
<dataflow id="1070" from="gmem_addr_2" to="empty_31" fromId="285" toId="359">
</dataflow>
<dataflow id="1071" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_31" fromId="1068" toId="360">
</dataflow>
<dataflow id="1072" from="gmem_addr_2" to="empty_31" fromId="285" toId="360">
</dataflow>
<dataflow id="1073" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_31" fromId="1068" toId="361">
</dataflow>
<dataflow id="1074" from="gmem_addr_2" to="empty_31" fromId="285" toId="361">
</dataflow>
<dataflow id="1075" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_31" fromId="1068" toId="362">
</dataflow>
<dataflow id="1076" from="gmem_addr_2" to="empty_31" fromId="285" toId="362">
</dataflow>
<dataflow id="1077" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_31" fromId="1068" toId="363">
</dataflow>
<dataflow id="1078" from="gmem_addr_2" to="empty_31" fromId="285" toId="363">
</dataflow>
<dataflow id="1079" from="icmp_ln480" to="StgValue_71" fromId="215" toId="71">
</dataflow>
<dataflow id="1080" from="icmp_ln490" to="StgValue_99" fromId="270" toId="99">
</dataflow>
<dataflow id="1081" from="icmp_ln764" to="StgValue_110" fromId="325" toId="110">
</dataflow>
<dataflow id="1082" from="first_iter_0" to="StgValue_110" fromId="338" toId="110">
</dataflow>
<dataflow id="1083" from="first_iter_0" to="StgValue_111" fromId="338" toId="111">
</dataflow>
</dataflows>


</stg>
