BUF_ACC_DMAWEN	,	V_37
parent	,	V_213
MMC_SELECT_CARD	,	V_209
sh_mmcif_intr	,	F_85
sh_mmcif_multi_read	,	F_47
"Timeout waiting for %u on CMD%u\n"	,	L_34
"Platform OCR mask is ignored\n"	,	L_35
MASK_MDTRANE	,	V_122
ios	,	V_199
INT_CCS	,	V_180
dev	,	V_10
sh_mmcif_remove	,	F_112
MASK_MBUFREN	,	V_116
DMA_FROM_DEVICE	,	V_25
INIT_DELAYED_WORK	,	F_103
pm_runtime_put	,	F_73
max_blk_count	,	V_255
EIO	,	V_35
diff	,	V_78
wait_for_completion_interruptible_timeout	,	F_77
STS2_CRC_ERR	,	V_102
stop	,	V_188
sh_mmcif_set_ios	,	F_68
"Chip version 0x%04x, clock rate %luMHz\n"	,	L_42
"NULL IRQ state = 0x%08x\n"	,	L_32
"cannot get clock: %d\n"	,	L_37
src_addr_width	,	V_55
sg_idx	,	V_110
MMCIF_WAIT_FOR_READ	,	V_114
"ERR HOST_STS1 = %08x\n"	,	L_11
mmc_regulator_get_supply	,	F_90
MMCIF_WAIT_FOR_CMD	,	V_184
MMC_SEND_CSD	,	V_166
sh_mmcif_dma_slave_config	,	F_23
"%s(): desc %p, cookie %d, sg[%d]\n"	,	L_5
wait_for	,	V_104
MMC_RSP_BUSY	,	V_173
d	,	V_231
cfg	,	V_49
"Forced end of command sequence\n"	,	L_14
i	,	V_79
irq	,	V_215
fls	,	F_34
sh_mmcif_get_response	,	F_53
p	,	V_66
dst_addr_width	,	V_58
IRQ_WAKE_THREAD	,	V_227
platform_device	,	V_236
dev_dbg	,	F_7
opcode	,	V_136
reg	,	V_3
dst_addr	,	V_57
err_clk	,	V_257
ret	,	V_23
res	,	V_47
dmaengine_prep_slave_sg	,	F_13
mmc_add_host	,	F_106
f_min_old	,	V_197
MMC_APP_CMD	,	V_210
"IRQ state = 0x%08x incompletely cleared\n"	,	L_30
STATE_REQUEST	,	V_194
sh_mmcif_mread_block	,	F_48
CMD_SET_RTYP_NO	,	V_138
spin_unlock_irqrestore	,	F_61
dma_async_tx_descriptor	,	V_16
platform_get_resource	,	F_24
"Command completed\n"	,	L_1
work_struct	,	V_228
MMC_CAP2_NO_SDIO	,	V_249
bytes_xfered	,	V_214
timeout	,	V_95
MMC_WRITE_BLOCK	,	V_157
caps2	,	V_247
dma_complete	,	V_12
mmc_of_parse	,	F_97
mmc_data	,	V_13
blocks	,	V_163
length	,	V_109
MMCIF_CE_RESP_CMD12	,	V_134
"Unexpected IRQ 0x%x\n"	,	L_33
MMC_SEND_OP_COND	,	V_164
max_segs	,	V_251
MASK_MRBSYE	,	V_175
MASK_MCMD12DRE	,	V_186
sh_mmcif_single_write	,	F_49
sh_mmcif_read_block	,	F_46
timeout_work	,	V_185
SRSPTO_256	,	V_89
"unsupported stop cmd\n"	,	L_22
ENOMEM	,	V_240
dev_get_drvdata	,	F_117
"Error IRQ while waiting for DMA completion!\n"	,	L_26
to_delayed_work	,	F_87
MMCIF_WAIT_FOR_WRITE	,	V_120
sh_mmcif_single_read	,	F_45
BLOCK_SIZE_MASK	,	V_113
MMC_SEND_EXT_CSD	,	V_172
"Get irq error\n"	,	L_36
tmp	,	V_81
lock	,	V_182
MMC_RSP_NONE	,	V_137
"%s(): %d\n"	,	L_18
dma_request_slave_channel	,	F_28
MASK_START_CMD	,	V_174
ocr	,	V_235
"DMA failed: %d, falling back to PIO\n"	,	L_4
clk	,	V_65
cookie	,	V_21
diff_min	,	V_77
MMC_POWER_OFF	,	V_207
"clk max/min = %d/%d\n"	,	L_24
IRQ_HANDLED	,	V_220
sh_mmcif_write_block	,	F_50
STS2_TIMEOUT_ERR	,	V_105
mmc_ios	,	V_198
"DMA timeout!\n"	,	L_27
"wait_for_completion_...() error %ld!\n"	,	L_28
cmd	,	V_126
sh_mmcif_request_dma	,	F_26
mmc_dev	,	F_91
wait	,	V_217
sh_mmcif_readl	,	F_37
BUF_ACC_ATYP	,	V_92
MMCIF_WAIT_FOR_MWRITE	,	V_124
sh_mmcif_set_cmd	,	F_55
MMC_DATA_READ	,	V_212
sh_mmcif_ops	,	V_243
thread_lock	,	V_219
CMD_SET_RTYP_17B	,	V_145
INT_CMD12CRE	,	V_226
sh_mmcif_clock_control	,	F_30
sh_mmcif_writel	,	F_38
clkdiv_map	,	V_73
max_seg_size	,	V_256
sd_error	,	V_96
DMA_DEV_TO_MEM	,	V_27
CLK_ENABLE	,	V_71
" Timeout: state %u, wait %u\n"	,	L_16
MASK_MBUFRE	,	V_117
"sh_mmc:int"	,	L_40
complete	,	F_10
dev_pm_qos_expose_latency_limit	,	F_107
"Forced end of command sequence timeout err\n"	,	L_13
sh_mmcif_stop_cmd	,	F_62
ocr_avail	,	V_234
sh_mmcif_bitclr	,	F_4
sh_mmcif_plat_data	,	V_61
CMD_SET_DATW_8	,	V_153
CMD_SET_DATW_1	,	V_149
CMD_SET_DATW_4	,	V_151
dev_pm_qos_hide_latency_limit	,	F_114
pdev	,	V_237
u32	,	T_1
"%s(): mapped %d -&gt; %d, cookie %d\n"	,	L_3
host	,	V_2
MMC_CAP2_NO_SD	,	V_248
sh_mmcif_request_dma_pdata	,	F_19
mmc_command	,	V_125
MMCIF_CE_HOST_STS2	,	V_98
MMCIF_CE_HOST_STS1	,	V_97
mmc_resp_type	,	F_56
CMD_SET_RTYP_6B	,	V_141
"%s() rejected, state %u\n"	,	L_23
uintptr_t	,	T_3
"Unsupported CMD%d\n"	,	L_21
spin_lock_irqsave	,	F_59
DMA_PREP_INTERRUPT	,	V_28
MMC_TIMING_MMC_DDR52	,	V_155
sh_mmcif_init_ocr	,	F_89
MMCIF_CE_ARG	,	V_181
dma_cap_zero	,	F_20
mmc_request_done	,	F_65
DMA_SLAVE	,	V_42
platform_set_drvdata	,	F_100
platform_get_drvdata	,	F_113
ENXIO	,	V_239
MMCIF_CE_VERSION	,	V_82
MASK_CLEAN	,	V_222
myclk	,	V_76
dma_cap_set	,	F_21
SRBSYTO_29	,	V_90
MMCIF_WAIT_FOR_STOP	,	V_189
MASK_MBUFWEN	,	V_121
schedule_delayed_work	,	F_60
BUF_ACC_DMAREN	,	V_33
direction	,	V_45
dev_name	,	F_9
writel	,	F_2
mmc_request	,	V_7
dev_warn	,	F_17
sup_pclk	,	V_67
mmc_priv	,	F_64
MMCIF_CE_CMD_CTRL	,	V_100
dev_id	,	V_216
MMC_WRITE_MULTIPLE_BLOCK	,	V_158
container_of	,	F_88
pd	,	V_50
MMC_POWER_UP	,	V_202
callback	,	V_30
IS_ERR	,	F_69
blocksize	,	V_108
spin_lock_init	,	F_99
"%s(): desc %p, cookie %d\n"	,	L_6
DIV_ROUND_UP	,	F_35
MMCIF_CE_CLK_CTRL	,	V_70
supply	,	V_203
CMD_SET_RBSY	,	V_143
err_host	,	V_241
sh_mmcif_clk_setup	,	F_66
DMA_MEM_TO_DEV	,	V_39
state	,	V_103
cancel_delayed_work_sync	,	F_81
sh_mmcif_host_to_dev	,	F_6
dma_map_sg	,	F_12
sh_mmcif_start_cmd	,	F_58
MMC_CAP_WAIT_WHILE_BUSY	,	V_246
blksz	,	V_178
ccs_enable	,	V_85
CMD_SET_CRC7C_BITS	,	V_169
"sh_mmc:error"	,	L_38
CMD_SET_DWEN	,	V_159
MMC_RSP_PRESENT	,	V_211
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_56
MMC_POWER_ON	,	V_208
device	,	V_9
" CRC error: state %u, wait %u\n"	,	L_15
pdata	,	V_62
sh_mmcif_mwrite_block	,	F_52
freq	,	V_74
mutex_init	,	F_105
" End/Index error: state %u, wait %u\n"	,	L_17
CMD_SET_CMD12EN	,	V_162
sh_mmcif_timeout_work	,	F_86
mutex_unlock	,	F_83
sg	,	V_15
BUG	,	F_84
arg	,	V_6
MMCIF_CE_BUF_ACC	,	V_32
chan_rx	,	V_20
SOFT_RST_OFF	,	V_84
MMC_CAP_MMC_HIGHSPEED	,	V_245
SOFT_RST_ON	,	V_83
scatterlist	,	V_14
devm_ioremap_resource	,	F_94
CLK_SUP_PCLK	,	V_80
src_addr	,	V_52
pm_runtime_get_sync	,	F_72
MMCIF_CE_DATA	,	V_54
STS1_CMDSEQ	,	V_99
wait_work	,	V_218
mutex_lock	,	F_82
dma_release_channel	,	F_16
MASK_MCRSPE	,	V_176
"request_irq error (%s)\n"	,	L_39
"request_irq error (sh_mmc:int)\n"	,	L_41
mdelay	,	F_40
current_clk	,	V_68
__iomem	,	T_6
dying	,	V_232
CLK_CLEAR	,	V_72
dmaengine_submit	,	F_14
chan_tx	,	V_36
sh_mmcif_release_dma	,	F_29
INT_ALL	,	V_224
platform_get_irq	,	F_93
opc	,	V_135
"clk %u/%u (%u, 0x%x)\n"	,	L_10
MMCIF_CE_RESP1	,	V_132
MMCIF_CE_RESP0	,	V_133
clk_ctrl2_enable	,	V_87
dma_slave_config	,	V_48
"tx"	,	L_7
WARN	,	F_8
MMCIF_CE_RESP3	,	V_130
MMCIF_WAIT_FOR_READ_END	,	V_118
MMCIF_CE_RESP2	,	V_131
clk_get_rate	,	F_31
MASK_ALL	,	V_258
ETIMEDOUT	,	V_106
ops	,	V_242
callback_param	,	V_31
name	,	V_238
vmmc	,	V_204
sh_mmcif_irqt	,	F_80
desc	,	V_17
sh_mmcif_next_block	,	F_42
"Unsupported bus width.\n"	,	L_20
mmc	,	V_191
mmc_alloc_host	,	F_96
BUG_ON	,	F_43
MMCIF_WAIT_FOR_MREAD	,	V_119
STATE_IOS	,	V_200
dev_err	,	F_41
caps	,	V_244
"%s: got channel TX %p RX %p\n"	,	L_9
dma_chan	,	V_18
sh_mmcif_suspend	,	F_116
power_mode	,	V_201
CMD_SET_WDAT	,	V_146
MMCIF_CE_CMD_SET	,	V_183
CMD_CTRL_BREAK	,	V_101
mask	,	V_41
max_blk_size	,	V_252
sh_mmcif_data_trans	,	F_57
devm_clk_get	,	F_101
mmc_host	,	V_190
start	,	V_53
dma_active	,	V_26
clk_disable_unprepare	,	F_74
mmc_remove_host	,	F_115
pio_ptr	,	V_111
sh_mmcif_sync_reset	,	F_36
INT_ERR_STS	,	V_223
sh_mmcif_bitset	,	F_1
shdma_chan_filter	,	V_43
pm_runtime_put_sync	,	F_109
max_req_size	,	V_253
dma_transfer_direction	,	V_44
MASK_MCCSTO	,	V_177
dev_info	,	F_108
SCCSTO_29	,	V_86
state2	,	V_94
state1	,	V_93
CMD_SET_DARS	,	V_156
devm_request_threaded_irq	,	F_104
MMC_RSP_R1B	,	V_142
sh_mmcif_start_dma_tx	,	F_18
DMA_TO_DEVICE	,	V_38
sh_mmcif_request	,	F_63
STATE_TIMEOUT	,	V_233
val	,	V_4
best_freq	,	V_75
CMD_SET_CRC7C_INTERNAL	,	V_170
sg_blkidx	,	V_107
MMC_READ_MULTIPLE_BLOCK	,	V_160
bus_width	,	V_147
work	,	V_229
"rx"	,	L_8
delayed_work	,	V_230
dma_request_channel	,	F_22
f_min	,	V_196
"IRQ thread state %u, wait %u: NULL mrq!\n"	,	L_29
__func__	,	V_34
dma_unmap_sg	,	F_78
PAGE_SIZE	,	V_254
MMCIF_CE_BLOCK_SET	,	V_112
clkdiv	,	V_69
MMCIF_WAIT_FOR_REQUEST	,	V_221
INT_CMD12RBE	,	V_225
sh_mmcif_dma_complete	,	F_5
"Unsupported response type.\n"	,	L_19
"%s: NULL data in DMA completion!\n"	,	L_2
flags	,	V_127
sh_mmcif_end_cmd	,	F_75
init_completion	,	F_76
CMD_SET_RIDXC_BITS	,	V_168
MMC_ALL_SEND_CID	,	V_165
mmc_regulator_set_ocr	,	F_70
CONFIG_SUPERH	,	V_59
clk_round_rate	,	F_32
MASK_MCMD12RBE	,	V_187
pm_runtime_disable	,	F_110
MMCIF_CE_INT_MASK	,	V_115
power	,	V_206
mmc_free_host	,	F_111
clk_prepare_enable	,	F_71
MMCIF_CE_CLK_CTRL2	,	V_88
EAGAIN	,	V_193
MMC_SEND_CID	,	V_167
mrq	,	V_8
EINVAL	,	V_22
sh_mmcif_error_manage	,	F_39
"int err state = 0x%08x\n"	,	L_31
MMC_READ_SINGLE_BLOCK	,	V_171
vdd	,	V_205
chan	,	V_19
sh_mmcif_get_cmd12response	,	F_54
data	,	V_11
IS_ENABLED	,	F_27
sh_mmcif_probe	,	F_92
slave_id_tx	,	V_63
"CMD%d error %d\n"	,	L_25
dma_cookie_t	,	T_2
dma_async_issue_pending	,	F_15
resource	,	V_46
timing	,	V_154
PTR_ERR	,	F_95
ffs	,	F_67
clk_set_rate	,	F_33
sg_len	,	V_24
f_max	,	V_195
SRWDTO_29	,	V_91
sh_mmcif_multi_write	,	F_51
msecs_to_jiffies	,	F_98
MMCIF_CE_INT	,	V_179
dmaengine_slave_config	,	F_25
sh_mmcif_start_dma_rx	,	F_11
MMC_BUS_WIDTH_4	,	V_150
sh_mmcif_host	,	V_1
DMA_CTRL_ACK	,	V_29
slave_id_rx	,	V_64
addr	,	V_5
IORESOURCE_MEM	,	V_51
MMC_BUS_WIDTH_8	,	V_152
pm_runtime_enable	,	F_102
sg_virt	,	F_44
MMC_RSP_R3	,	V_140
readl	,	F_3
MMC_RSP_R2	,	V_144
MMC_RSP_R1	,	V_139
MMC_BUS_WIDTH_1	,	V_148
MMC_RSP_136	,	V_128
resp	,	V_129
CMD_SET_CMLTE	,	V_161
max_busy_timeout	,	V_250
irqreturn_t	,	T_5
"ERR HOST_STS2 = %08x\n"	,	L_12
MMCIF_WAIT_FOR_WRITE_END	,	V_123
sh_mmcif_resume	,	F_118
dmaengine_terminate_all	,	F_79
STATE_IDLE	,	V_192
dma_cap_mask_t	,	T_4
platform_data	,	V_60
slave_id	,	V_40
