From bbcc7a39960dfecef1c92e15ae27074d2f16b8d2 Mon Sep 17 00:00:00 2001
From: Marian Chereji <marian.chereji@nxp.com>
Date: Wed, 30 Mar 2016 17:01:40 +0300
Subject: [PATCH 1269/1383] dpa_offload: Resync B4420QDS example device trees

The description of the USDPAA memory was moved from the Linux kernel
boot arguments to the device tree files.

The clocking scheme was updated.

These updates required all the DPAA offloading scenarios example
device trees to be resynchronized.

Signed-off-by: Marian Chereji <marian.chereji@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 .../dts/b4420qds-usdpaa-shared-interfaces.dts      | 27 +++++++++++++++-------
 .../fsl_dpa_offload/dts/b4420qds-usdpaa.dts        | 19 +++++++++++++++
 .../staging/fsl_dpa_offload/dts/b4420si-pre.dtsi   |  4 ++--
 3 files changed, 40 insertions(+), 10 deletions(-)

diff --git a/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa-shared-interfaces.dts b/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa-shared-interfaces.dts
index 72bf15a..78c4031 100644
--- a/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa-shared-interfaces.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa-shared-interfaces.dts
@@ -77,6 +77,12 @@
 		fsl,bpid = <12>;
 		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
 	};
+	bp13: buffer-pool@13 {
+			compatible = "fsl,b4420-bpool", "fsl,bpool";
+			fsl,bpid = <13>;
+			fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+	};
 	bp16: buffer-pool@16 {
 		compatible = "fsl,b4420-bpool", "fsl,bpool";
 		fsl,bpid = <16>;
@@ -143,14 +149,6 @@
 			fsl,qman-frame-queues-tx = <6008 8>;
 			local-mac-address = [00 11 22 33 44 77];
 		};
-		ethernet@19 {
-			compatible = "fsl,b4420-dpa-ethernet-generic", "fsl,dpa-ethernet-generic";
-			fsl,qman-frame-queues-rx = <7000 2>;
-			fsl,qman-frame-queues-tx = <7008 1>;
-			fsl,oh-ports = <&oh2 &oh3>;
-			fsl,disable_buff_dealloc;
-			local-mac-address = [00 11 22 33 44 88];
-		};
 
 		oh2: dpa-fman0-oh@2 {
 			compatible = "fsl,dpa-oh";
@@ -172,5 +170,18 @@
 			fsl,bman-buffer-pools = <&bp9>;
 			fsl,fman-oh-port = <&fman0_oh4>;
 		};
+
+	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
 	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa.dts b/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa.dts
index 2f494d5..e6b958c 100644
--- a/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/b4420qds-usdpaa.dts
@@ -77,6 +77,12 @@
 		fsl,bpid = <12>;
 		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
 	};
+	bp13: buffer-pool@13 {
+			compatible = "fsl,b4420-bpool", "fsl,bpool";
+			fsl,bpid = <13>;
+			fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+	};
 	bp16: buffer-pool@16 {
 		compatible = "fsl,b4420-bpool", "fsl,bpool";
 		fsl,bpid = <16>;
@@ -157,5 +163,18 @@
 			fsl,bman-buffer-pools = <&bp9>;
 			fsl,fman-oh-port = <&fman0_oh4>;
 		};
+
+	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
 	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/b4420si-pre.dtsi b/drivers/staging/fsl_dpa_offload/dts/b4420si-pre.dtsi
index 6801091..0116848 100644
--- a/drivers/staging/fsl_dpa_offload/dts/b4420si-pre.dtsi
+++ b/drivers/staging/fsl_dpa_offload/dts/b4420si-pre.dtsi
@@ -74,14 +74,14 @@
 		cpu0: PowerPC,e6500@0 {
 			device_type = "cpu";
 			reg = <0 1>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2>;
 			fsl,portid-mapping = <0x80000000>;
 		};
 		cpu1: PowerPC,e6500@2 {
 			device_type = "cpu";
 			reg = <2 3>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2>;
 			fsl,portid-mapping = <0x80000000>;
 		};
-- 
2.8.1

