// Seed: 2513365371
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  output tri id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = -1;
  assign id_2 = -1;
endmodule
module module_3;
  genvar id_1;
  reg id_2;
  logic [7:0] id_3;
  ;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  always repeat (id_1) id_2 <= -1;
  assign id_3[1] = id_3 * -1;
endmodule
