/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  reg [3:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [18:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [15:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_95z;
  wire [9:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(_00_ ? celloutsig_0_2z : celloutsig_0_25z);
  assign celloutsig_0_38z = !(in_data[39] ? celloutsig_0_27z : celloutsig_0_4z);
  assign celloutsig_0_45z = celloutsig_0_8z | celloutsig_0_26z;
  assign celloutsig_0_54z = in_data[74] | celloutsig_0_10z;
  assign celloutsig_0_64z = celloutsig_0_44z | celloutsig_0_13z;
  assign celloutsig_1_8z = celloutsig_1_6z | celloutsig_1_2z;
  assign celloutsig_1_19z = celloutsig_1_9z[1] | celloutsig_1_2z;
  assign celloutsig_0_36z = celloutsig_0_32z | celloutsig_0_33z[8];
  assign celloutsig_0_23z = ~(celloutsig_0_14z ^ _01_);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_13z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_12z[3], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z };
  reg [10:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 11'h000;
    else _16_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z };
  assign { _04_[10], _01_, _04_[8:6], _00_, _04_[4:0] } = _16_;
  assign celloutsig_0_39z = { celloutsig_0_21z[5:1], celloutsig_0_10z, celloutsig_0_2z } / { 1'h1, celloutsig_0_11z[15:13], celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_38z };
  assign celloutsig_0_58z = { _03_[2:0], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_13z } / { 1'h1, celloutsig_0_7z, celloutsig_0_57z, celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_20z };
  assign celloutsig_0_1z = { in_data[92:87], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[8:2] };
  assign celloutsig_0_12z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[4:2], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_28z = { in_data[27:22], celloutsig_0_19z } / { 1'h1, in_data[42:35] };
  assign celloutsig_0_4z = celloutsig_0_3z || celloutsig_0_3z;
  assign celloutsig_0_52z = { _03_[1:0], celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_49z } || { celloutsig_0_51z[7:2], celloutsig_0_37z, celloutsig_0_50z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_41z };
  assign celloutsig_0_7z = { in_data[28:27], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } || { celloutsig_0_1z[6:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_97z = { celloutsig_0_3z[1:0], celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_95z } || { in_data[24:23], celloutsig_0_57z, celloutsig_0_30z, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[102:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || in_data[130:126];
  assign celloutsig_0_18z = { celloutsig_0_11z[10:7], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_5z } || { in_data[78:71], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_11z[17:9], celloutsig_0_10z, celloutsig_0_20z } || { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_3z[2:1], celloutsig_0_29z, celloutsig_0_19z } || { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_44z = { celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_26z } < { in_data[8], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } < { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_90z = { celloutsig_0_49z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_19z } < { celloutsig_0_89z, celloutsig_0_55z };
  assign celloutsig_1_0z = in_data[135:130] < in_data[134:129];
  assign celloutsig_0_57z = celloutsig_0_21z[2] & ~(celloutsig_0_49z);
  assign celloutsig_0_89z = celloutsig_0_44z & ~(celloutsig_0_14z);
  assign celloutsig_0_10z = celloutsig_0_7z & ~(celloutsig_0_4z);
  assign celloutsig_0_24z = _04_[2] & ~(celloutsig_0_13z);
  assign celloutsig_0_51z = { in_data[8:2], celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_44z, celloutsig_0_44z, celloutsig_0_41z } * { celloutsig_0_39z[4:0], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_56z = { celloutsig_0_32z, _03_, celloutsig_0_29z, celloutsig_0_27z } * celloutsig_0_51z[17:11];
  assign celloutsig_0_59z = { _03_[3:1], celloutsig_0_14z, celloutsig_0_56z, _02_ } * { celloutsig_0_21z[1], celloutsig_0_57z, celloutsig_0_54z, celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[141:129] * { in_data[191:180], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[155:152], celloutsig_1_2z, celloutsig_1_0z } * celloutsig_1_1z[10:5];
  assign celloutsig_0_11z = { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z } * { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_18z } * { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_21z = { celloutsig_0_11z[21:17], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z } * { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_16z, _03_ };
  assign celloutsig_0_48z = & { celloutsig_0_29z, celloutsig_0_4z, in_data[70:66] };
  assign celloutsig_0_66z = & celloutsig_0_59z[5:0];
  assign celloutsig_0_9z = & { celloutsig_0_5z, celloutsig_0_4z, in_data[88:66], in_data[38:33], celloutsig_0_0z };
  assign celloutsig_1_4z = & celloutsig_1_1z[12:3];
  assign celloutsig_1_7z = & in_data[135:122];
  assign celloutsig_1_18z = & { celloutsig_1_12z[11:7], celloutsig_1_0z };
  assign celloutsig_0_14z = & { celloutsig_0_4z, in_data[88:66], celloutsig_0_0z };
  assign celloutsig_0_2z = & { celloutsig_0_1z[6:3], celloutsig_0_0z };
  assign celloutsig_0_25z = & { _00_, _01_, celloutsig_0_19z, _04_[10], _04_[8:6], _04_[4:0], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, in_data[88:66], in_data[38:33], celloutsig_0_0z };
  assign celloutsig_0_31z = & celloutsig_0_12z[3:1];
  assign celloutsig_0_34z = & { _00_, _01_, celloutsig_0_22z[15:4], celloutsig_0_19z, _04_[10], _04_[8:6], _04_[4:0], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, in_data[88:66], in_data[38:33], celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[62:59];
  assign celloutsig_0_49z = | { celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_24z, _01_, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_65z = | celloutsig_0_22z;
  assign celloutsig_1_6z = | { celloutsig_1_4z, in_data[101:96] };
  assign celloutsig_0_40z = ^ { _04_[4:1], celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_38z };
  assign celloutsig_0_41z = ^ in_data[31:23];
  assign celloutsig_0_46z = ^ { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_0_50z = ^ { _02_[4:2], celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_5z = ^ { in_data[78:68], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_95z = ^ { celloutsig_0_28z[5:3], celloutsig_0_31z, celloutsig_0_50z };
  assign celloutsig_1_5z = ^ celloutsig_1_3z;
  assign celloutsig_0_13z = ^ { celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_16z = ^ { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_20z = ^ { celloutsig_0_3z[2:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_26z = ^ _03_[2:0];
  assign celloutsig_0_29z = ^ { in_data[53:26], celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_32z = ^ { celloutsig_0_11z[16:9], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_0_35z = ^ _03_;
  assign celloutsig_0_55z = { celloutsig_0_12z[4], celloutsig_0_25z, celloutsig_0_3z } ^ { celloutsig_0_44z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_96z = { celloutsig_0_58z[3:2], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_65z, celloutsig_0_90z } ^ { celloutsig_0_40z, celloutsig_0_64z, celloutsig_0_66z, celloutsig_0_45z, celloutsig_0_46z, celloutsig_0_57z, celloutsig_0_9z, celloutsig_0_52z, celloutsig_0_18z, celloutsig_0_49z };
  assign celloutsig_1_9z = { celloutsig_1_1z[9:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } ^ { celloutsig_1_1z[10], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_1z[11:9], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z } ^ in_data[172:158];
  assign celloutsig_0_22z = { celloutsig_0_11z[9:1], celloutsig_0_12z, celloutsig_0_4z } ^ { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_9z, _03_ };
  assign celloutsig_0_3z = in_data[31:29] ^ { celloutsig_0_1z[1:0], celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_28z[6:4], celloutsig_0_21z } ^ { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_23z };
  assign { _04_[9], _04_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
