$date
	Thu Mar 27 16:53:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_MyMC14495 $end
$var wire 1 ! p $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var wire 1 % d $end
$var wire 1 & c $end
$var wire 1 ' b $end
$var wire 1 ( a $end
$var reg 1 ) D0 $end
$var reg 1 * D1 $end
$var reg 1 + D2 $end
$var reg 1 , D3 $end
$var reg 1 - D4 $end
$var reg 1 . D5 $end
$var reg 1 / D6 $end
$var reg 1 0 D7 $end
$var reg 1 1 LE $end
$var reg 1 2 point $end
$var integer 32 3 i [31:0] $end
$scope module test_MyMC14495 $end
$var wire 2 4 BTN [1:0] $end
$var wire 8 5 SW [7:0] $end
$var wire 8 6 SEGMENT [7:0] $end
$var wire 4 7 AN [3:0] $end
$scope module decoder $end
$var wire 1 8 D0 $end
$var wire 1 9 D0n $end
$var wire 1 : D1 $end
$var wire 1 ; D1n $end
$var wire 1 < D2 $end
$var wire 1 = D2n $end
$var wire 1 > D3 $end
$var wire 1 ? D3n $end
$var wire 1 @ LE $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C c $end
$var wire 1 D d $end
$var wire 1 E e $end
$var wire 1 F f $end
$var wire 1 G g $end
$var wire 1 H p $end
$var wire 1 I point $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0I
1H
1G
0F
0E
0D
0C
0B
0A
0@
1?
0>
1=
0<
1;
0:
19
08
bx 7
b11000000 6
bx0000 5
b0 4
b0 3
02
01
x0
x/
x.
x-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#50
b1 3
#100
1(
1%
1#
1A
1D
1F
1$
1E
0!
b1111001 6
0H
09
1I
18
b10 3
b10 4
12
bx0001 5
1)
#150
0"
1&
0(
0%
0G
1C
0A
0D
0$
0E
1!
b10100100 6
1H
0;
19
0I
1:
08
b11 3
b0 4
02
1*
bx0010 5
0)
#200
0&
0C
1$
1E
0!
b110000 6
0H
09
1I
18
b100 3
b10 4
12
bx0011 5
1)
#250
1(
1%
1A
1D
0"
0#
0G
1$
0F
1E
1!
b10011001 6
1H
0=
1;
19
0I
1<
0:
08
b101 3
b0 4
02
1+
0*
bx0100 5
0)
#300
0(
0%
0A
0D
1'
1B
0!
b10010 6
0H
09
1I
18
b110 3
b10 4
12
bx0101 5
1)
#350
0(
0%
0$
0A
0D
1'
0E
1B
1!
b10000010 6
1H
0;
19
0I
1:
08
b111 3
b0 4
02
1*
bx0110 5
0)
#400
0'
0B
1%
1$
1#
1"
1D
1E
1F
1G
0!
b1111000 6
0H
09
1I
18
b1000 3
b10 4
12
bx0111 5
1)
#450
0%
0$
0#
0"
0D
0E
0F
0G
1!
b10000000 6
1H
0?
1=
1;
19
0I
1>
0<
0:
08
b1001 3
b0 4
02
1,
0+
0*
bx1000 5
0)
#500
1$
1E
0!
b10000 6
0H
09
1I
18
b1010 3
b10 4
12
bx1001 5
1)
#550
1%
1D
0$
0E
1!
b10001000 6
1H
0;
19
0I
1:
08
b1011 3
b0 4
02
1*
bx1010 5
0)
#600
0%
1(
0D
1A
1'
1B
0!
b11 6
0H
09
1I
18
b1100 3
b10 4
12
bx1011 5
1)
#650
1"
1&
1G
1C
0(
0A
1'
1B
1!
b11000110 6
1H
0=
1;
19
0I
1<
0:
08
b1101 3
b0 4
02
1+
0*
bx1100 5
0)
#700
0'
0&
0B
0C
0"
0G
1(
1#
1A
1F
0!
b100001 6
0H
09
1I
18
b1110 3
b10 4
12
bx1101 5
1)
#750
1'
1B
0"
1&
0G
0(
0#
1C
0A
0F
1!
b10000110 6
1H
0;
19
0I
1:
08
b1111 3
b0 4
02
1*
bx1110 5
0)
#800
1%
1D
0!
b1110 6
0H
09
1I
18
b10000 3
b10 4
12
bx1111 5
1)
#850
1(
1$
1#
1"
1A
1E
1F
b1111111 6
1G
1@
b11 4
11
#1000
