;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/11/2017 10:12:56 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x07590000  	1881
0x0008	0x07510000  	1873
0x000C	0x07510000  	1873
0x0010	0x07510000  	1873
0x0014	0x07510000  	1873
0x0018	0x07510000  	1873
0x001C	0x07510000  	1873
0x0020	0x07510000  	1873
0x0024	0x07510000  	1873
0x0028	0x07510000  	1873
0x002C	0x07510000  	1873
0x0030	0x07510000  	1873
0x0034	0x07510000  	1873
0x0038	0x07510000  	1873
0x003C	0x07510000  	1873
0x0040	0x07510000  	1873
0x0044	0x07510000  	1873
0x0048	0x07510000  	1873
0x004C	0x07510000  	1873
0x0050	0x07510000  	1873
0x0054	0x07510000  	1873
0x0058	0x07510000  	1873
0x005C	0x07510000  	1873
0x0060	0x07510000  	1873
0x0064	0x07510000  	1873
0x0068	0x07510000  	1873
0x006C	0x07510000  	1873
0x0070	0x07510000  	1873
0x0074	0x07510000  	1873
0x0078	0x07510000  	1873
0x007C	0x07510000  	1873
0x0080	0x07510000  	1873
0x0084	0x07510000  	1873
0x0088	0x07510000  	1873
0x008C	0x07510000  	1873
0x0090	0x07510000  	1873
0x0094	0x07510000  	1873
0x0098	0x07510000  	1873
0x009C	0x07510000  	1873
0x00A0	0x07510000  	1873
0x00A4	0x07510000  	1873
0x00A8	0x07510000  	1873
0x00AC	0x07510000  	1873
0x00B0	0x07510000  	1873
0x00B4	0x07510000  	1873
0x00B8	0x07510000  	1873
0x00BC	0x07510000  	1873
0x00C0	0x07510000  	1873
0x00C4	0x07510000  	1873
0x00C8	0x07510000  	1873
0x00CC	0x07510000  	1873
0x00D0	0x07510000  	1873
0x00D4	0x07510000  	1873
0x00D8	0x07510000  	1873
0x00DC	0x07510000  	1873
0x00E0	0x07510000  	1873
0x00E4	0x07510000  	1873
0x00E8	0x07510000  	1873
0x00EC	0x07510000  	1873
0x00F0	0x07510000  	1873
0x00F4	0x07510000  	1873
0x00F8	0x07510000  	1873
0x00FC	0x07510000  	1873
0x0100	0x07510000  	1873
0x0104	0x07510000  	1873
0x0108	0x07510000  	1873
0x010C	0x07510000  	1873
0x0110	0x07510000  	1873
0x0114	0x07510000  	1873
0x0118	0x07510000  	1873
0x011C	0x07510000  	1873
0x0120	0x07510000  	1873
0x0124	0x07510000  	1873
0x0128	0x07510000  	1873
0x012C	0x07510000  	1873
; end of ____SysVT
_main:
;SPI.c, 66 :: 		void main() {
0x0758	0xF000F830  BL	1980
0x075C	0xF000F8DC  BL	2328
0x0760	0xF7FFFFEC  BL	1852
;SPI.c, 67 :: 		initMain();
0x0764	0xF7FFFF64  BL	_initMain+0
;SPI.c, 70 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_15);
0x0768	0xF2480100  MOVW	R1, #32768
0x076C	0x4811    LDR	R0, [PC, #68]
0x076E	0xF7FFFFA1  BL	_GPIO_Digital_Output+0
;SPI.c, 72 :: 		while(1)
L_main0:
;SPI.c, 75 :: 		for(val = 0; val <= 128; val++)
0x0772	0x2100    MOVS	R1, #0
0x0774	0xB209    SXTH	R1, R1
0x0776	0x4810    LDR	R0, [PC, #64]
0x0778	0x8001    STRH	R1, [R0, #0]
L_main2:
0x077A	0x480F    LDR	R0, [PC, #60]
0x077C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0780	0x2880    CMP	R0, #128
0x0782	0xDC15    BGT	L_main3
;SPI.c, 77 :: 		digiPot_Write(val);
0x0784	0x480C    LDR	R0, [PC, #48]
0x0786	0xF9B00000  LDRSH	R0, [R0, #0]
0x078A	0xF7FFFFBF  BL	_digiPot_Write+0
;SPI.c, 78 :: 		Delay_ms(250);
0x078E	0xF24C67BF  MOVW	R7, #50879
0x0792	0xF2C0072D  MOVT	R7, #45
0x0796	0xBF00    NOP
0x0798	0xBF00    NOP
L_main5:
0x079A	0x1E7F    SUBS	R7, R7, #1
0x079C	0xD1FD    BNE	L_main5
0x079E	0xBF00    NOP
0x07A0	0xBF00    NOP
0x07A2	0xBF00    NOP
;SPI.c, 75 :: 		for(val = 0; val <= 128; val++)
0x07A4	0x4904    LDR	R1, [PC, #16]
0x07A6	0xF9B10000  LDRSH	R0, [R1, #0]
0x07AA	0x1C40    ADDS	R0, R0, #1
0x07AC	0x8008    STRH	R0, [R1, #0]
;SPI.c, 79 :: 		}
0x07AE	0xE7E4    B	L_main2
L_main3:
;SPI.c, 81 :: 		}
0x07B0	0xE7DF    B	L_main0
;SPI.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x07B2	0xE7FE    B	L__main_end_loop
0x07B4	0x0C0C4001  	GPIOB_ODR+0
0x07B8	0x00002000  	_val+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x06D0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x06D2	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x06D6	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x06DA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x06DE	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x06E0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x06E4	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x06E6	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x06E8	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x06EA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x06EE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x06F2	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x06F4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x06F8	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x06FA	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x06FC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0700	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0704	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0706	0xB001    ADD	SP, SP, #4
0x0708	0x4770    BX	LR
; end of ___FillZeros
_initMain:
;SPI.c, 48 :: 		void initMain()
0x0630	0xB081    SUB	SP, SP, #4
0x0632	0xF8CDE000  STR	LR, [SP, #0]
;SPI.c, 55 :: 		&_GPIO_MODULE_SPI1_PA567);
0x0636	0x4A05    LDR	R2, [PC, #20]
;SPI.c, 54 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x0638	0xF2403104  MOVW	R1, #772
;SPI.c, 52 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV128, _SPI_MASTER  | _SPI_8_BIT |
0x063C	0x2006    MOVS	R0, #6
;SPI.c, 55 :: 		&_GPIO_MODULE_SPI1_PA567);
0x063E	0xF7FFFFCD  BL	_SPI1_Init_Advanced+0
;SPI.c, 56 :: 		}
L_end_initMain:
0x0642	0xF8DDE000  LDR	LR, [SP, #0]
0x0646	0xB001    ADD	SP, SP, #4
0x0648	0x4770    BX	LR
0x064A	0xBF00    NOP
0x064C	0x08AC0000  	__GPIO_MODULE_SPI1_PA567+0
; end of _initMain
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x05DC	0xB083    SUB	SP, SP, #12
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
0x05E2	0xF88D0004  STRB	R0, [SP, #4]
0x05E6	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x05E8	0x4C0B    LDR	R4, [PC, #44]
0x05EA	0x4B0C    LDR	R3, [PC, #48]
0x05EC	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x05EE	0x4C0C    LDR	R4, [PC, #48]
0x05F0	0x4B0C    LDR	R3, [PC, #48]
0x05F2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x05F4	0x2401    MOVS	R4, #1
0x05F6	0xB264    SXTB	R4, R4
0x05F8	0x4B0B    LDR	R3, [PC, #44]
0x05FA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x05FC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x05FE	0xF7FFFF57  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x0602	0x9A02    LDR	R2, [SP, #8]
0x0604	0xF89D1004  LDRB	R1, [SP, #4]
0x0608	0x4808    LDR	R0, [PC, #32]
0x060A	0xF7FFFF1D  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x060E	0xF8DDE000  LDR	LR, [SP, #0]
0x0612	0xB003    ADD	SP, SP, #12
0x0614	0x4770    BX	LR
0x0616	0xBF00    NOP
0x0618	0xFFFFFFFF  	_SPI1_Read+0
0x061C	0x00042000  	_SPI_Rd_Ptr+0
0x0620	0x05C10000  	_SPI1_Write+0
0x0624	0x00082000  	_SPI_Wr_Ptr+0
0x0628	0x03304242  	RCC_APB2ENR+0
0x062C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x04B0	0xB081    SUB	SP, SP, #4
0x04B2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x04B6	0x2201    MOVS	R2, #1
0x04B8	0xB252    SXTB	R2, R2
0x04BA	0x493E    LDR	R1, [PC, #248]
0x04BC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x04BE	0xF2000168  ADDW	R1, R0, #104
0x04C2	0x680B    LDR	R3, [R1, #0]
0x04C4	0xF06F6100  MVN	R1, #134217728
0x04C8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x04CC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x04CE	0xF0036100  AND	R1, R3, #134217728
0x04D2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x04D4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x04D6	0xF0024100  AND	R1, R2, #-2147483648
0x04DA	0xF1B14F00  CMP	R1, #-2147483648
0x04DE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x04E0	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x04E2	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x04E4	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x04E6	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x04E8	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x04EA	0xF4042170  AND	R1, R4, #983040
0x04EE	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x04F0	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x04F2	0xF64F71FF  MOVW	R1, #65535
0x04F6	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x04FA	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x04FC	0xF4041140  AND	R1, R4, #3145728
0x0500	0xF5B11F40  CMP	R1, #3145728
0x0504	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0506	0xF06F6170  MVN	R1, #251658240
0x050A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x050E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0510	0x492A    LDR	R1, [PC, #168]
0x0512	0x680A    LDR	R2, [R1, #0]
0x0514	0xF06F6170  MVN	R1, #251658240
0x0518	0x400A    ANDS	R2, R1
0x051A	0x4928    LDR	R1, [PC, #160]
0x051C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x051E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0520	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0522	0xF4041180  AND	R1, R4, #1048576
0x0526	0xF5B11F80  CMP	R1, #1048576
0x052A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x052C	0xF04F0103  MOV	R1, #3
0x0530	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0532	0x43C9    MVN	R1, R1
0x0534	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0538	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x053C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x053E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0540	0x0D61    LSRS	R1, R4, #21
0x0542	0x0109    LSLS	R1, R1, #4
0x0544	0xFA05F101  LSL	R1, R5, R1
0x0548	0x43C9    MVN	R1, R1
0x054A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x054C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0550	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0552	0x0D61    LSRS	R1, R4, #21
0x0554	0x0109    LSLS	R1, R1, #4
0x0556	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x055A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x055C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x055E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0562	0xF1B14F00  CMP	R1, #-2147483648
0x0566	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0568	0x4913    LDR	R1, [PC, #76]
0x056A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x056C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x056E	0x4913    LDR	R1, [PC, #76]
0x0570	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0572	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0576	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0578	0xEA4F018A  LSL	R1, R10, #2
0x057C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0580	0x6809    LDR	R1, [R1, #0]
0x0582	0xF1B13FFF  CMP	R1, #-1
0x0586	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0588	0xF1090134  ADD	R1, R9, #52
0x058C	0xEA4F038A  LSL	R3, R10, #2
0x0590	0x18C9    ADDS	R1, R1, R3
0x0592	0x6809    LDR	R1, [R1, #0]
0x0594	0x460A    MOV	R2, R1
0x0596	0xEB090103  ADD	R1, R9, R3, LSL #0
0x059A	0x6809    LDR	R1, [R1, #0]
0x059C	0x4608    MOV	R0, R1
0x059E	0x4611    MOV	R1, R2
0x05A0	0xF7FFFF06  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x05A4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x05A8	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB001    ADD	SP, SP, #4
0x05B0	0x4770    BX	LR
0x05B2	0xBF00    NOP
0x05B4	0x03004242  	RCC_APB2ENRbits+0
0x05B8	0x001C4001  	AFIO_MAPR2+0
0x05BC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03B0	0xB083    SUB	SP, SP, #12
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03B6	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03BA	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03BC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03BE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03C2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03C4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03C6	0x4A19    LDR	R2, [PC, #100]
0x03C8	0x9202    STR	R2, [SP, #8]
0x03CA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03CC	0x4A18    LDR	R2, [PC, #96]
0x03CE	0x9202    STR	R2, [SP, #8]
0x03D0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03D2	0x4A18    LDR	R2, [PC, #96]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03D8	0x4A17    LDR	R2, [PC, #92]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03DE	0x4A17    LDR	R2, [PC, #92]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03E4	0x4A16    LDR	R2, [PC, #88]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03EA	0x4A16    LDR	R2, [PC, #88]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03F0	0x2800    CMP	R0, #0
0x03F2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x03F4	0x2801    CMP	R0, #1
0x03F6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x03F8	0x2802    CMP	R0, #2
0x03FA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x03FC	0x2803    CMP	R0, #3
0x03FE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0400	0x2804    CMP	R0, #4
0x0402	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0404	0x2805    CMP	R0, #5
0x0406	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0408	0x2806    CMP	R0, #6
0x040A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x040C	0x2201    MOVS	R2, #1
0x040E	0xB212    SXTH	R2, R2
0x0410	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0412	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0416	0x9802    LDR	R0, [SP, #8]
0x0418	0x460A    MOV	R2, R1
0x041A	0xF8BD1004  LDRH	R1, [SP, #4]
0x041E	0xF7FFFECD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0422	0xF8DDE000  LDR	LR, [SP, #0]
0x0426	0xB003    ADD	SP, SP, #12
0x0428	0x4770    BX	LR
0x042A	0xBF00    NOP
0x042C	0x08004001  	#1073809408
0x0430	0x0C004001  	#1073810432
0x0434	0x10004001  	#1073811456
0x0438	0x14004001  	#1073812480
0x043C	0x18004001  	#1073813504
0x0440	0x1C004001  	#1073814528
0x0444	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0448	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x044A	0x2300    MOVS	R3, #0
0x044C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x044E	0x00CB    LSLS	R3, R1, #3
0x0450	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0452	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0456	0x6804    LDR	R4, [R0, #0]
0x0458	0xB29B    UXTH	R3, R3
0x045A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x045E	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0460	0x1D05    ADDS	R5, R0, #4
0x0462	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0464	0x461C    MOV	R4, R3
0x0466	0x682B    LDR	R3, [R5, #0]
0x0468	0xF3640382  BFI	R3, R4, #2, #1
0x046C	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x046E	0xF200051C  ADDW	R5, R0, #28
0x0472	0x2400    MOVS	R4, #0
0x0474	0x682B    LDR	R3, [R5, #0]
0x0476	0xF36423CB  BFI	R3, R4, #11, #1
0x047A	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x047C	0x2401    MOVS	R4, #1
0x047E	0x6803    LDR	R3, [R0, #0]
0x0480	0xF3641386  BFI	R3, R4, #6, #1
0x0484	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0486	0xB001    ADD	SP, SP, #4
0x0488	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06B4	0xB081    SUB	SP, SP, #4
0x06B6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x06BA	0x4A04    LDR	R2, [PC, #16]
0x06BC	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x06BE	0xF7FFFD7D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x06C2	0xF8DDE000  LDR	LR, [SP, #0]
0x06C6	0xB001    ADD	SP, SP, #4
0x06C8	0x4770    BX	LR
0x06CA	0xBF00    NOP
0x06CC	0x00140008  	#524308
; end of _GPIO_Digital_Output
_digiPot_Write:
;SPI.c, 94 :: 		void digiPot_Write(int i)
; i start address is: 0 (R0)
0x070C	0xB081    SUB	SP, SP, #4
0x070E	0xF8CDE000  STR	LR, [SP, #0]
0x0712	0xB204    SXTH	R4, R0
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;SPI.c, 97 :: 		DigiPot_CS = 0;
0x0714	0x2200    MOVS	R2, #0
0x0716	0xB252    SXTB	R2, R2
0x0718	0x4907    LDR	R1, [PC, #28]
0x071A	0x600A    STR	R2, [R1, #0]
;SPI.c, 100 :: 		SPI1_Write(0x00);
0x071C	0x2000    MOVS	R0, #0
0x071E	0xF7FFFF4F  BL	_SPI1_Write+0
;SPI.c, 103 :: 		SPI1_Write(i);
0x0722	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0724	0xF7FFFF4C  BL	_SPI1_Write+0
;SPI.c, 106 :: 		DigiPot_CS = 1;
0x0728	0x2201    MOVS	R2, #1
0x072A	0xB252    SXTB	R2, R2
0x072C	0x4902    LDR	R1, [PC, #8]
0x072E	0x600A    STR	R2, [R1, #0]
;SPI.c, 107 :: 		}
L_end_digiPot_Write:
0x0730	0xF8DDE000  LDR	LR, [SP, #0]
0x0734	0xB001    ADD	SP, SP, #4
0x0736	0x4770    BX	LR
0x0738	0x81BC4221  	GPIOB_ODR+0
; end of _digiPot_Write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x05C0	0xB081    SUB	SP, SP, #4
0x05C2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x05C6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x05C8	0x4803    LDR	R0, [PC, #12]
0x05CA	0xF7FFFF5F  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB001    ADD	SP, SP, #4
0x05D4	0x4770    BX	LR
0x05D6	0xBF00    NOP
0x05D8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x048C	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x048E	0xF200020C  ADDW	R2, R0, #12
0x0492	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0494	0xF2000208  ADDW	R2, R0, #8
0x0498	0x6813    LDR	R3, [R2, #0]
0x049A	0xF3C30200  UBFX	R2, R3, #0, #1
0x049E	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x04A0	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x04A2	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x04A6	0x6812    LDR	R2, [R2, #0]
0x04A8	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x04AA	0xB001    ADD	SP, SP, #4
0x04AC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0650	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0652	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0656	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x065A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x065E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0660	0xB001    ADD	SP, SP, #4
0x0662	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x07BC	0xB082    SUB	SP, SP, #8
0x07BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x07C2	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x07C4	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07C6	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x07C8	0xF64B3080  MOVW	R0, #48000
0x07CC	0x4281    CMP	R1, R0
0x07CE	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x07D0	0x4832    LDR	R0, [PC, #200]
0x07D2	0x6800    LDR	R0, [R0, #0]
0x07D4	0xF0400102  ORR	R1, R0, #2
0x07D8	0x4830    LDR	R0, [PC, #192]
0x07DA	0x6001    STR	R1, [R0, #0]
0x07DC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07DE	0xF64550C0  MOVW	R0, #24000
0x07E2	0x4281    CMP	R1, R0
0x07E4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x07E6	0x482D    LDR	R0, [PC, #180]
0x07E8	0x6800    LDR	R0, [R0, #0]
0x07EA	0xF0400101  ORR	R1, R0, #1
0x07EE	0x482B    LDR	R0, [PC, #172]
0x07F0	0x6001    STR	R1, [R0, #0]
0x07F2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x07F4	0x4829    LDR	R0, [PC, #164]
0x07F6	0x6801    LDR	R1, [R0, #0]
0x07F8	0xF06F0007  MVN	R0, #7
0x07FC	0x4001    ANDS	R1, R0
0x07FE	0x4827    LDR	R0, [PC, #156]
0x0800	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x0802	0xF7FFFF2F  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x0806	0x4826    LDR	R0, [PC, #152]
0x0808	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x080A	0x4826    LDR	R0, [PC, #152]
0x080C	0xEA020100  AND	R1, R2, R0, LSL #0
0x0810	0x4825    LDR	R0, [PC, #148]
0x0812	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x0814	0xF0020001  AND	R0, R2, #1
0x0818	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x081A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x081C	0x4822    LDR	R0, [PC, #136]
0x081E	0x6800    LDR	R0, [R0, #0]
0x0820	0xF0000002  AND	R0, R0, #2
0x0824	0x2800    CMP	R0, #0
0x0826	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x0828	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x082A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x082C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x082E	0xF4023080  AND	R0, R2, #65536
0x0832	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0834	0x481C    LDR	R0, [PC, #112]
0x0836	0x6800    LDR	R0, [R0, #0]
0x0838	0xF4003000  AND	R0, R0, #131072
0x083C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x083E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x0840	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0842	0x460A    MOV	R2, R1
0x0844	0x9901    LDR	R1, [SP, #4]
0x0846	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x0848	0x9101    STR	R1, [SP, #4]
0x084A	0x4611    MOV	R1, R2
0x084C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x084E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0852	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x0854	0x4814    LDR	R0, [PC, #80]
0x0856	0x6800    LDR	R0, [R0, #0]
0x0858	0xF0407180  ORR	R1, R0, #16777216
0x085C	0x4812    LDR	R0, [PC, #72]
0x085E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0860	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x0862	0x4811    LDR	R0, [PC, #68]
0x0864	0x6800    LDR	R0, [R0, #0]
0x0866	0xF0007000  AND	R0, R0, #33554432
0x086A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x086C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x086E	0x460A    MOV	R2, R1
0x0870	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x0872	0x480B    LDR	R0, [PC, #44]
0x0874	0x6800    LDR	R0, [R0, #0]
0x0876	0xF000010C  AND	R1, R0, #12
0x087A	0x0090    LSLS	R0, R2, #2
0x087C	0xF000000C  AND	R0, R0, #12
0x0880	0x4281    CMP	R1, R0
0x0882	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0884	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x0886	0xF8DDE000  LDR	LR, [SP, #0]
0x088A	0xB002    ADD	SP, SP, #8
0x088C	0x4770    BX	LR
0x088E	0xBF00    NOP
0x0890	0x00800101  	#16842880
0x0894	0x0002001D  	#1900546
0x0898	0x19400001  	#72000
0x089C	0x20004002  	FLASH_ACR+0
0x08A0	0x10044002  	RCC_CFGR+0
0x08A4	0xFFFF000F  	#1048575
0x08A8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x0664	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x0666	0x480F    LDR	R0, [PC, #60]
0x0668	0x6800    LDR	R0, [R0, #0]
0x066A	0xF0400101  ORR	R1, R0, #1
0x066E	0x480D    LDR	R0, [PC, #52]
0x0670	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0672	0x490D    LDR	R1, [PC, #52]
0x0674	0x480D    LDR	R0, [PC, #52]
0x0676	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x0678	0x480A    LDR	R0, [PC, #40]
0x067A	0x6801    LDR	R1, [R0, #0]
0x067C	0x480C    LDR	R0, [PC, #48]
0x067E	0x4001    ANDS	R1, R0
0x0680	0x4808    LDR	R0, [PC, #32]
0x0682	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x0684	0x4807    LDR	R0, [PC, #28]
0x0686	0x6801    LDR	R1, [R0, #0]
0x0688	0xF46F2080  MVN	R0, #262144
0x068C	0x4001    ANDS	R1, R0
0x068E	0x4805    LDR	R0, [PC, #20]
0x0690	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x0692	0x4806    LDR	R0, [PC, #24]
0x0694	0x6801    LDR	R1, [R0, #0]
0x0696	0xF46F00FE  MVN	R0, #8323072
0x069A	0x4001    ANDS	R1, R0
0x069C	0x4803    LDR	R0, [PC, #12]
0x069E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x06A0	0xB001    ADD	SP, SP, #4
0x06A2	0x4770    BX	LR
0x06A4	0x10004002  	RCC_CR+0
0x06A8	0x0000F8FF  	#-117506048
0x06AC	0x10044002  	RCC_CFGR+0
0x06B0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x073C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x073E	0x4902    LDR	R1, [PC, #8]
0x0740	0x4802    LDR	R0, [PC, #8]
0x0742	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x0744	0xB001    ADD	SP, SP, #4
0x0746	0x4770    BX	LR
0x0748	0x19400001  	#72000
0x074C	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x0750	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x0752	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x0754	0xB001    ADD	SP, SP, #4
0x0756	0x4770    BX	LR
; end of ___GenExcept
0x0918	0xB500    PUSH	(R14)
0x091A	0xF8DFB010  LDR	R11, [PC, #16]
0x091E	0xF8DFA010  LDR	R10, [PC, #16]
0x0922	0xF7FFFED5  BL	1744
0x0926	0xBD00    POP	(R15)
0x0928	0x4770    BX	LR
0x092A	0xBF00    NOP
0x092C	0x00002000  	#536870912
0x0930	0x00102000  	#536870928
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x08AC	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x08B0	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x08B4	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x08B8	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x08BC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x08C0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x08C4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x08C8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x08CC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x08D0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x08D4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x08D8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x08DC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x08E0	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x08E4	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x08E8	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x08EC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x08F0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x08F4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x08F8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x08FC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x0900	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x0904	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x0908	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x090C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x0910	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x0914	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0448      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x048C      [34]    __Lib_SPI_123_SPIx_Read
0x04B0     [272]    _GPIO_Alternate_Function_Enable
0x05C0      [28]    _SPI1_Write
0x05DC      [84]    _SPI1_Init_Advanced
0x0630      [32]    _initMain
0x0650      [20]    ___CC2DW
0x0664      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x06B4      [28]    _GPIO_Digital_Output
0x06D0      [58]    ___FillZeros
0x070C      [48]    _digiPot_Write
0x073C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0750       [8]    ___GenExcept
0x0758     [100]    _main
0x07BC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _val
0x20000004       [4]    _SPI_Rd_Ptr
0x20000008       [4]    _SPI_Wr_Ptr
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x08AC     [108]    __GPIO_MODULE_SPI1_PA567
