Timing Analyzer report for flow_led_counter8
Sat Mar 08 18:50:11 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'counter8:counter_1|clk_1hz'
 14. Slow 1200mV 85C Model Hold: 'counter8:counter_1|clk_1hz'
 15. Slow 1200mV 85C Model Hold: 'clk_50m'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_50m'
 24. Slow 1200mV 0C Model Setup: 'counter8:counter_1|clk_1hz'
 25. Slow 1200mV 0C Model Hold: 'counter8:counter_1|clk_1hz'
 26. Slow 1200mV 0C Model Hold: 'clk_50m'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_50m'
 34. Fast 1200mV 0C Model Setup: 'counter8:counter_1|clk_1hz'
 35. Fast 1200mV 0C Model Hold: 'counter8:counter_1|clk_1hz'
 36. Fast 1200mV 0C Model Hold: 'clk_50m'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; flow_led_counter8                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-14        ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk_50m                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                    ;
; counter8:counter_1|clk_1hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter8:counter_1|clk_1hz } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+------------+-----------------+----------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                                           ;
+------------+-----------------+----------------------------+------------------------------------------------+
; 208.86 MHz ; 208.86 MHz      ; clk_50m                    ;                                                ;
; 829.19 MHz ; 437.64 MHz      ; counter8:counter_1|clk_1hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -3.788 ; -47.680       ;
; counter8:counter_1|clk_1hz ; -0.206 ; -0.206        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; counter8:counter_1|clk_1hz ; 0.403 ; 0.000         ;
; clk_50m                    ; 0.641 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -3.000 ; -36.410       ;
; counter8:counter_1|clk_1hz ; -1.285 ; -3.855        ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.788 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.706      ;
; -3.779 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.695      ;
; -3.778 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.695      ;
; -3.763 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.681      ;
; -3.716 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.632      ;
; -3.702 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.620      ;
; -3.692 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.609      ;
; -3.689 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.605      ;
; -3.668 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.584      ;
; -3.656 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.572      ;
; -3.632 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.548      ;
; -3.631 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.549      ;
; -3.629 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.547      ;
; -3.589 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.505      ;
; -3.578 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.494      ;
; -3.509 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.425      ;
; -3.486 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.403      ;
; -3.460 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.376      ;
; -3.447 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.364      ;
; -3.426 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 4.344      ;
; -3.376 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.292      ;
; -3.370 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.287      ;
; -3.339 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.256      ;
; -3.239 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.155      ;
; -3.207 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 4.124      ;
; -2.703 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.619      ;
; -2.685 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.601      ;
; -2.646 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.562      ;
; -2.616 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.532      ;
; -2.598 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.514      ;
; -2.575 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.491      ;
; -2.560 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.476      ;
; -2.559 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.475      ;
; -2.557 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.473      ;
; -2.518 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.434      ;
; -2.498 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.414      ;
; -2.479 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.395      ;
; -2.461 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.377      ;
; -2.443 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.359      ;
; -2.438 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.354      ;
; -2.428 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.344      ;
; -2.425 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.341      ;
; -2.422 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.338      ;
; -2.409 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.325      ;
; -2.386 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.302      ;
; -2.370 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.286      ;
; -2.365 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.281      ;
; -2.351 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.267      ;
; -2.342 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.258      ;
; -2.324 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.240      ;
; -2.310 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.226      ;
; -2.296 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.212      ;
; -2.285 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.201      ;
; -2.282 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.198      ;
; -2.278 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.194      ;
; -2.277 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.193      ;
; -2.269 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.185      ;
; -2.249 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.167      ;
; -2.249 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.167      ;
; -2.241 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.157      ;
; -2.239 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.155      ;
; -2.238 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.154      ;
; -2.237 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.153      ;
; -2.219 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.139      ;
; -2.219 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.135      ;
; -2.218 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.138      ;
; -2.214 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.130      ;
; -2.211 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.127      ;
; -2.209 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 3.128      ;
; -2.208 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 3.127      ;
; -2.197 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.115      ;
; -2.194 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.114      ;
; -2.193 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.109      ;
; -2.193 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.113      ;
; -2.187 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.104      ;
; -2.182 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.098      ;
; -2.180 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[12] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.096      ;
; -2.178 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.094      ;
; -2.175 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.091      ;
; -2.172 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.090      ;
; -2.170 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[23] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.086      ;
; -2.163 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.079      ;
; -2.157 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.073      ;
; -2.154 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.070      ;
; -2.151 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.067      ;
; -2.150 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.066      ;
; -2.147 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.065      ;
; -2.147 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.065      ;
; -2.147 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.065      ;
; -2.147 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.067      ;
; -2.147 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.078     ; 3.067      ;
; -2.146 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.064      ;
; -2.141 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.057      ;
; -2.137 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[14] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.053      ;
; -2.136 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[23] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.052      ;
; -2.135 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.053      ;
; -2.135 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.053      ;
; -2.123 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 3.042      ;
; -2.122 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 3.041      ;
; -2.120 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.038      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter8:counter_1|clk_1hz'                                                                                                                 ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.206 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 1.124      ;
; 0.085  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 0.833      ;
; 0.088  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 0.830      ;
; 0.153  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter8:counter_1|clk_1hz'                                                                                                                 ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.403 ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.674      ;
; 0.450 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.716      ;
; 0.452 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.718      ;
; 0.665 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.080      ; 0.931      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.641 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.907      ;
; 0.643 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.911      ;
; 0.647 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.913      ;
; 0.655 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.926      ;
; 0.684 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[0]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 0.950      ;
; 0.959 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.225      ;
; 0.970 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.236      ;
; 0.972 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.243      ;
; 0.980 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.246      ;
; 0.987 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.254      ;
; 0.990 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.256      ;
; 0.993 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.259      ;
; 1.004 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.270      ;
; 1.040 ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz ; clk_50m     ; 0.000        ; 3.063      ; 4.551      ;
; 1.080 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.346      ;
; 1.085 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.351      ;
; 1.094 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.362      ;
; 1.099 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.367      ;
; 1.105 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.371      ;
; 1.106 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.372      ;
; 1.113 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.379      ;
; 1.114 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.380      ;
; 1.119 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.385      ;
; 1.133 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[14] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.399      ;
; 1.136 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.402      ;
; 1.136 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.402      ;
; 1.179 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.445      ;
; 1.220 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.486      ;
; 1.222 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.488      ;
; 1.226 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.492      ;
; 1.231 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.497      ;
; 1.240 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.506      ;
; 1.241 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.505      ;
; 1.245 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.511      ;
; 1.249 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.515      ;
; 1.280 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.546      ;
; 1.293 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.559      ;
; 1.320 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.586      ;
; 1.328 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.594      ;
; 1.346 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.612      ;
; 1.347 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.613      ;
; 1.348 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.614      ;
; 1.348 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.612      ;
; 1.348 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.614      ;
; 1.351 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.617      ;
; 1.352 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.616      ;
; 1.353 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.619      ;
; 1.353 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.619      ;
; 1.354 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.618      ;
; 1.365 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[19] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.081      ; 1.632      ;
; 1.366 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.632      ;
; 1.367 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.631      ;
; 1.368 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.634      ;
; 1.370 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[21] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.081      ; 1.637      ;
; 1.371 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.637      ;
; 1.371 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.637      ;
; 1.376 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[22] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.081      ; 1.643      ;
; 1.389 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[18] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.081      ; 1.656      ;
; 1.420 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.686      ;
; 1.445 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.711      ;
; 1.447 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.713      ;
; 1.454 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.720      ;
; 1.460 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.724      ;
; 1.462 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|cnt_50m[20] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.081      ; 1.729      ;
; 1.465 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.731      ;
; 1.466 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[11] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.732      ;
; 1.472 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.738      ;
; 1.473 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.739      ;
; 1.474 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.738      ;
; 1.477 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.080      ; 1.743      ;
; 1.478 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.078      ; 1.742      ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+----------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                                           ;
+------------+-----------------+----------------------------+------------------------------------------------+
; 226.6 MHz  ; 226.6 MHz       ; clk_50m                    ;                                                ;
; 919.96 MHz ; 437.64 MHz      ; counter8:counter_1|clk_1hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -3.413 ; -40.334       ;
; counter8:counter_1|clk_1hz ; -0.087 ; -0.087        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; counter8:counter_1|clk_1hz ; 0.355 ; 0.000         ;
; clk_50m                    ; 0.586 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -3.000 ; -36.410       ;
; counter8:counter_1|clk_1hz ; -1.285 ; -3.855        ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.413 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.336      ;
; -3.374 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.302      ;
; -3.362 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 4.289      ;
; -3.351 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.279      ;
; -3.325 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.253      ;
; -3.322 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.245      ;
; -3.311 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.234      ;
; -3.310 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.233      ;
; -3.294 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.217      ;
; -3.281 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 4.208      ;
; -3.269 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.197      ;
; -3.238 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.161      ;
; -3.235 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.163      ;
; -3.200 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.123      ;
; -3.189 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.112      ;
; -3.160 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.083      ;
; -3.112 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 4.035      ;
; -3.110 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 4.037      ;
; -3.075 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 4.000      ;
; -3.062 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.985      ;
; -3.011 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.938      ;
; -2.977 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.904      ;
; -2.883 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.806      ;
; -2.862 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.789      ;
; -2.323 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.246      ;
; -2.311 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.234      ;
; -2.255 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.178      ;
; -2.247 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.170      ;
; -2.235 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.158      ;
; -2.211 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.134      ;
; -2.205 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.128      ;
; -2.199 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.122      ;
; -2.179 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.102      ;
; -2.143 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.066      ;
; -2.129 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.052      ;
; -2.122 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.045      ;
; -2.117 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.040      ;
; -2.095 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.018      ;
; -2.089 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.012      ;
; -2.089 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.012      ;
; -2.083 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 3.006      ;
; -2.072 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.995      ;
; -2.061 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.984      ;
; -2.027 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.950      ;
; -2.013 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.936      ;
; -2.010 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.933      ;
; -2.006 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.929      ;
; -2.006 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.929      ;
; -1.994 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.917      ;
; -1.977 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.900      ;
; -1.967 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.894      ;
; -1.966 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.889      ;
; -1.960 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.883      ;
; -1.956 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.879      ;
; -1.954 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.877      ;
; -1.943 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.866      ;
; -1.938 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.861      ;
; -1.932 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.855      ;
; -1.924 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.856      ;
; -1.924 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.856      ;
; -1.912 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.835      ;
; -1.898 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.821      ;
; -1.896 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.823      ;
; -1.896 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.823      ;
; -1.895 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.818      ;
; -1.894 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.817      ;
; -1.894 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.814      ;
; -1.889 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.817      ;
; -1.885 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.812      ;
; -1.885 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.812      ;
; -1.879 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.802      ;
; -1.878 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.805      ;
; -1.878 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.805      ;
; -1.872 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.068     ; 2.803      ;
; -1.871 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.803      ;
; -1.871 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.803      ;
; -1.871 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.068     ; 2.802      ;
; -1.870 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[12] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.793      ;
; -1.868 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.795      ;
; -1.861 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.784      ;
; -1.861 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.793      ;
; -1.860 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.783      ;
; -1.860 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.067     ; 2.792      ;
; -1.859 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.782      ;
; -1.850 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.777      ;
; -1.850 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.773      ;
; -1.847 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.770      ;
; -1.845 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.768      ;
; -1.844 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.767      ;
; -1.839 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.767      ;
; -1.836 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.759      ;
; -1.836 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.764      ;
; -1.833 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.756      ;
; -1.830 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[23] ; clk_50m      ; clk_50m     ; 1.000        ; -0.076     ; 2.753      ;
; -1.823 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.068     ; 2.754      ;
; -1.823 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.068     ; 2.754      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter8:counter_1|clk_1hz'                                                                                                                  ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.087 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 1.015      ;
; 0.172  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 0.756      ;
; 0.174  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 0.754      ;
; 0.245  ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter8:counter_1|clk_1hz'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.355 ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.608      ;
; 0.407 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.649      ;
; 0.409 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.651      ;
; 0.609 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.071      ; 0.851      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.586 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.834      ;
; 0.598 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.841      ;
; 0.600 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.846      ;
; 0.625 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[0]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 0.868      ;
; 0.872 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.115      ;
; 0.876 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.120      ;
; 0.879 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.127      ;
; 0.887 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.135      ;
; 0.895 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.137      ;
; 0.903 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.146      ;
; 0.921 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.163      ;
; 0.971 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.214      ;
; 0.979 ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz ; clk_50m     ; 0.000        ; 2.778      ; 4.171      ;
; 0.982 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.225      ;
; 0.983 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.226      ;
; 0.985 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.229      ;
; 0.988 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.233      ;
; 0.994 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.237      ;
; 0.999 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.244      ;
; 1.001 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.245      ;
; 1.013 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.256      ;
; 1.038 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[14] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.280      ;
; 1.042 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.284      ;
; 1.051 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.293      ;
; 1.093 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.336      ;
; 1.096 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.339      ;
; 1.098 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.342      ;
; 1.107 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.345      ;
; 1.107 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.350      ;
; 1.109 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.353      ;
; 1.112 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.355      ;
; 1.116 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.354      ;
; 1.141 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.384      ;
; 1.152 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.394      ;
; 1.164 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.406      ;
; 1.194 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.436      ;
; 1.203 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.446      ;
; 1.205 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.447      ;
; 1.206 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.448      ;
; 1.206 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.449      ;
; 1.208 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.446      ;
; 1.208 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.451      ;
; 1.212 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.450      ;
; 1.214 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.457      ;
; 1.217 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.455      ;
; 1.217 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.460      ;
; 1.219 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.462      ;
; 1.221 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.463      ;
; 1.222 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.465      ;
; 1.225 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.467      ;
; 1.226 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.464      ;
; 1.227 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[19] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.470      ;
; 1.230 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[22] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.473      ;
; 1.233 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.476      ;
; 1.239 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[18] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.482      ;
; 1.241 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[21] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.484      ;
; 1.262 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.504      ;
; 1.284 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.526      ;
; 1.304 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.546      ;
; 1.306 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.544      ;
; 1.313 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.556      ;
; 1.315 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.557      ;
; 1.318 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.556      ;
; 1.321 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.563      ;
; 1.322 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.560      ;
; 1.324 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.567      ;
; 1.325 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.067      ; 1.563      ;
; 1.331 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.071      ; 1.573      ;
; 1.332 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.072      ; 1.575      ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -1.407 ; -11.137       ;
; counter8:counter_1|clk_1hz ; 0.412  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; counter8:counter_1|clk_1hz ; 0.181 ; 0.000         ;
; clk_50m                    ; 0.293 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50m                    ; -3.000 ; -30.604       ;
; counter8:counter_1|clk_1hz ; -1.000 ; -3.000        ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.407 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.354      ;
; -1.406 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.347      ;
; -1.400 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.346      ;
; -1.394 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.341      ;
; -1.388 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.329      ;
; -1.377 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.318      ;
; -1.362 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.308      ;
; -1.353 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.294      ;
; -1.346 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.287      ;
; -1.346 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.287      ;
; -1.336 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.283      ;
; -1.333 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.280      ;
; -1.332 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.273      ;
; -1.330 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.271      ;
; -1.282 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.229      ;
; -1.274 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.215      ;
; -1.253 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.194      ;
; -1.247 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.193      ;
; -1.222 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.168      ;
; -1.214 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.155      ;
; -1.204 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 2.151      ;
; -1.180 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.126      ;
; -1.178 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.124      ;
; -1.172 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 2.113      ;
; -1.106 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|clk_1hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 2.052      ;
; -0.831 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.772      ;
; -0.825 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.766      ;
; -0.809 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.749      ;
; -0.787 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.728      ;
; -0.781 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.722      ;
; -0.767 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.708      ;
; -0.765 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.705      ;
; -0.761 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.702      ;
; -0.755 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.696      ;
; -0.745 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.685      ;
; -0.745 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.686      ;
; -0.713 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.654      ;
; -0.707 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.648      ;
; -0.699 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.640      ;
; -0.694 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.635      ;
; -0.693 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.634      ;
; -0.691 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.631      ;
; -0.691 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.632      ;
; -0.686 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.627      ;
; -0.677 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.617      ;
; -0.676 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.617      ;
; -0.670 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.611      ;
; -0.650 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.591      ;
; -0.646 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.587      ;
; -0.640 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.581      ;
; -0.630 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.571      ;
; -0.624 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.564      ;
; -0.623 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.564      ;
; -0.622 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.563      ;
; -0.622 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.563      ;
; -0.616 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.557      ;
; -0.614 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.554      ;
; -0.602 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.035     ; 1.554      ;
; -0.602 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.035     ; 1.554      ;
; -0.602 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.543      ;
; -0.601 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.542      ;
; -0.601 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.547      ;
; -0.601 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.547      ;
; -0.600 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.540      ;
; -0.595 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.036     ; 1.546      ;
; -0.595 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.036     ; 1.546      ;
; -0.589 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.035     ; 1.541      ;
; -0.589 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.035     ; 1.541      ;
; -0.585 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.526      ;
; -0.582 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.528      ;
; -0.581 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.522      ;
; -0.576 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.517      ;
; -0.575 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[23] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.515      ;
; -0.575 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.516      ;
; -0.575 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[13] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.516      ;
; -0.575 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.520      ;
; -0.572 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.518      ;
; -0.572 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.518      ;
; -0.570 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.510      ;
; -0.569 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.515      ;
; -0.568 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[12] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.509      ;
; -0.567 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.513      ;
; -0.566 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.512      ;
; -0.565 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[23] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.505      ;
; -0.562 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.503      ;
; -0.559 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[22] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.500      ;
; -0.559 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.499      ;
; -0.557 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.036     ; 1.508      ;
; -0.557 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.036     ; 1.508      ;
; -0.554 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.495      ;
; -0.553 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.494      ;
; -0.553 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.493      ;
; -0.552 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.492      ;
; -0.550 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[16] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.490      ;
; -0.548 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.494      ;
; -0.548 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[11] ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.494      ;
; -0.546 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[14] ; clk_50m      ; clk_50m     ; 1.000        ; -0.047     ; 1.486      ;
; -0.546 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[21] ; clk_50m      ; clk_50m     ; 1.000        ; -0.046     ; 1.487      ;
; -0.541 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.487      ;
; -0.541 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.487      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter8:counter_1|clk_1hz'                                                                                                                 ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.412 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.533      ;
; 0.553 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.392      ;
; 0.555 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.390      ;
; 0.586 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 1.000        ; -0.042     ; 0.359      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter8:counter_1|clk_1hz'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.181 ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.314      ;
; 0.203 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; counter8:counter_1|cnt_led[0] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.331      ;
; 0.304 ; counter8:counter_1|cnt_led[1] ; counter8:counter_1|cnt_led[2] ; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 0.000        ; 0.042      ; 0.430      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.293 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.420      ;
; 0.299 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.426      ;
; 0.313 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[0]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.438      ;
; 0.326 ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz     ; counter8:counter_1|clk_1hz ; clk_50m     ; 0.000        ; 1.627      ; 2.172      ;
; 0.442 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.567      ;
; 0.448 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.574      ;
; 0.452 ; counter8:counter_1|cnt_50m[24] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.580      ;
; 0.458 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.583      ;
; 0.460 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[1]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[2]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.588      ;
; 0.505 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.630      ;
; 0.508 ; counter8:counter_1|cnt_50m[7]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.633      ;
; 0.511 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.639      ;
; 0.516 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[14] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[11] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.644      ;
; 0.521 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.649      ;
; 0.526 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[3]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[4]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.654      ;
; 0.537 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.661      ;
; 0.573 ; counter8:counter_1|cnt_50m[6]  ; counter8:counter_1|cnt_50m[6]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.698      ;
; 0.575 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.699      ;
; 0.577 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.702      ;
; 0.578 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.704      ;
; 0.581 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; counter8:counter_1|cnt_50m[5]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.707      ;
; 0.584 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.710      ;
; 0.587 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.712      ;
; 0.588 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; counter8:counter_1|cnt_50m[4]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.713      ;
; 0.592 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[5]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.717      ;
; 0.597 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.721      ;
; 0.597 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; counter8:counter_1|cnt_50m[23] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.725      ;
; 0.602 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.726      ;
; 0.604 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[19] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.729      ;
; 0.605 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[22] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.730      ;
; 0.607 ; counter8:counter_1|cnt_50m[21] ; counter8:counter_1|cnt_50m[21] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.732      ;
; 0.613 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[18] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.738      ;
; 0.616 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.740      ;
; 0.641 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.765      ;
; 0.643 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.768      ;
; 0.644 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.769      ;
; 0.644 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.769      ;
; 0.646 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.771      ;
; 0.647 ; counter8:counter_1|cnt_50m[3]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.772      ;
; 0.649 ; counter8:counter_1|cnt_50m[9]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.768      ;
; 0.650 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.775      ;
; 0.652 ; counter8:counter_1|cnt_50m[20] ; counter8:counter_1|cnt_50m[20] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.777      ;
; 0.653 ; counter8:counter_1|cnt_50m[2]  ; counter8:counter_1|cnt_50m[10] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.778      ;
; 0.654 ; counter8:counter_1|cnt_50m[11] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.773      ;
; 0.656 ; counter8:counter_1|cnt_50m[8]  ; counter8:counter_1|cnt_50m[15] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.775      ;
; 0.658 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[7]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.783      ;
; 0.660 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.785      ;
; 0.661 ; counter8:counter_1|cnt_50m[0]  ; counter8:counter_1|cnt_50m[8]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.786      ;
; 0.662 ; counter8:counter_1|cnt_50m[15] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.787      ;
; 0.663 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.035      ; 0.782      ;
; 0.665 ; counter8:counter_1|cnt_50m[19] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.789      ;
; 0.671 ; counter8:counter_1|cnt_50m[13] ; counter8:counter_1|cnt_50m[13] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.796      ;
; 0.673 ; counter8:counter_1|cnt_50m[10] ; counter8:counter_1|cnt_50m[11] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.798      ;
; 0.675 ; counter8:counter_1|cnt_50m[17] ; counter8:counter_1|cnt_50m[18] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.042      ; 0.801      ;
; 0.677 ; counter8:counter_1|cnt_50m[18] ; counter8:counter_1|cnt_50m[23] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.801      ;
; 0.677 ; counter8:counter_1|cnt_50m[14] ; counter8:counter_1|cnt_50m[16] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.802      ;
; 0.681 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[12] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.806      ;
; 0.682 ; counter8:counter_1|cnt_50m[12] ; counter8:counter_1|cnt_50m[17] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.806      ;
; 0.691 ; counter8:counter_1|cnt_50m[22] ; counter8:counter_1|cnt_50m[24] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.040      ; 0.815      ;
; 0.691 ; counter8:counter_1|cnt_50m[16] ; counter8:counter_1|cnt_50m[18] ; clk_50m                    ; clk_50m     ; 0.000        ; 0.042      ; 0.817      ;
; 0.709 ; counter8:counter_1|cnt_50m[1]  ; counter8:counter_1|cnt_50m[9]  ; clk_50m                    ; clk_50m     ; 0.000        ; 0.041      ; 0.834      ;
+-------+--------------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+-----------------------------+---------+-------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack            ; -3.788  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m                    ; -3.788  ; 0.293 ; N/A      ; N/A     ; -3.000              ;
;  counter8:counter_1|clk_1hz ; -0.206  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS             ; -47.886 ; 0.0   ; 0.0      ; 0.0     ; -40.265             ;
;  clk_50m                    ; -47.680 ; 0.000 ; N/A      ; N/A     ; -36.410             ;
;  counter8:counter_1|clk_1hz ; -0.206  ; 0.000 ; N/A      ; N/A     ; -3.855              ;
+-----------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; flow_led[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flow_led[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mod                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; flow_led_stop           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50m                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; flow_led[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; flow_led[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; flow_led[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; flow_led[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; flow_led[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_50m                    ; clk_50m                    ; 650      ; 0        ; 0        ; 0        ;
; counter8:counter_1|clk_1hz ; clk_50m                    ; 1        ; 1        ; 0        ; 0        ;
; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 6        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_50m                    ; clk_50m                    ; 650      ; 0        ; 0        ; 0        ;
; counter8:counter_1|clk_1hz ; clk_50m                    ; 1        ; 1        ; 0        ; 0        ;
; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; 6        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------+
; Clock Status Summary                                                         ;
+----------------------------+----------------------------+------+-------------+
; Target                     ; Clock                      ; Type ; Status      ;
+----------------------------+----------------------------+------+-------------+
; clk_50m                    ; clk_50m                    ; Base ; Constrained ;
; counter8:counter_1|clk_1hz ; counter8:counter_1|clk_1hz ; Base ; Constrained ;
+----------------------------+----------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; flow_led_stop ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mod           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; flow_led[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; flow_led_stop ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mod           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; flow_led[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flow_led[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 08 18:50:09 2025
Info: Command: quartus_sta flow_led_counter8 -c flow_led_counter8
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'flow_led_counter8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
    Info (332105): create_clock -period 1.000 -name counter8:counter_1|clk_1hz counter8:counter_1|clk_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.788             -47.680 clk_50m 
    Info (332119):    -0.206              -0.206 counter8:counter_1|clk_1hz 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 counter8:counter_1|clk_1hz 
    Info (332119):     0.641               0.000 clk_50m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 clk_50m 
    Info (332119):    -1.285              -3.855 counter8:counter_1|clk_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.413             -40.334 clk_50m 
    Info (332119):    -0.087              -0.087 counter8:counter_1|clk_1hz 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 counter8:counter_1|clk_1hz 
    Info (332119):     0.586               0.000 clk_50m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 clk_50m 
    Info (332119):    -1.285              -3.855 counter8:counter_1|clk_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.407             -11.137 clk_50m 
    Info (332119):     0.412               0.000 counter8:counter_1|clk_1hz 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 counter8:counter_1|clk_1hz 
    Info (332119):     0.293               0.000 clk_50m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.604 clk_50m 
    Info (332119):    -1.000              -3.000 counter8:counter_1|clk_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Sat Mar 08 18:50:11 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


