Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:17:58 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 SharedReg63_instance/s8_reg_c_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg3_instance/Y_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.202ns (5.735%)  route 3.320ns (94.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.190ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.975ns
    Common Clock Delay      (CCD):    1.707ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.602ns (routing 1.167ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.328ns (routing 1.060ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9508, routed)        2.602     3.539    SharedReg63_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y239       FDCE                                         r  SharedReg63_instance/s8_reg_c_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y239       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.618 r  SharedReg63_instance/s8_reg_c_rep/Q
                         net (fo=99, routed)          3.254     6.872    SharedReg3_instance/s8_reg_c_rep
    SLR Crossing[0->1]   
    SLICE_X122Y438       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     6.995 r  SharedReg3_instance/s7_reg_gate__10/O
                         net (fo=1, routed)           0.066     7.061    SharedReg3_instance/s7_reg_gate__10_n_0
    SLICE_X122Y438       FDCE                                         r  SharedReg3_instance/Y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9508, routed)        2.328     6.975    SharedReg3_instance/clk_IBUF_BUFG
    SLICE_X122Y438       FDCE                                         r  SharedReg3_instance/Y_reg[22]/C
                         clock pessimism              0.398     7.372    
                         inter-SLR compensation      -0.190     7.182    
                         clock uncertainty           -0.035     7.147    
    SLICE_X122Y438       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.172    SharedReg3_instance/Y_reg[22]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.110    




