// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights6_m_weights_V_address0,
        weights6_m_weights_V_ce0,
        weights6_m_weights_V_q0,
        threshs6_m_threshold_1_address0,
        threshs6_m_threshold_1_ce0,
        threshs6_m_threshold_1_q0,
        threshs6_m_threshold_address0,
        threshs6_m_threshold_ce0,
        threshs6_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [1:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights6_m_weights_V_address0;
output   weights6_m_weights_V_ce0;
input  [3:0] weights6_m_weights_V_q0;
output  [8:0] threshs6_m_threshold_1_address0;
output   threshs6_m_threshold_1_ce0;
input  [15:0] threshs6_m_threshold_1_q0;
output  [8:0] threshs6_m_threshold_address0;
output   threshs6_m_threshold_ce0;
input  [15:0] threshs6_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights6_m_weights_V_ce0;
reg threshs6_m_threshold_1_ce0;
reg threshs6_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_2127;
reg   [0:0] tmp_i_reg_2136;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] tmp_40_i_reg_2154;
reg   [0:0] tmp_40_i_reg_2154_pp0_iter3_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_550;
wire   [31:0] tmp_fu_701_p2;
reg   [31:0] tmp_reg_2122;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_717_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op180_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_722_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_731_p2;
wire   [5:0] tmp_710_fu_740_p1;
reg   [5:0] tmp_710_reg_2140;
wire   [5:0] tmp_709_fu_744_p1;
reg   [5:0] tmp_709_reg_2145;
wire   [0:0] tmp_38_i_fu_751_p2;
reg   [0:0] tmp_38_i_reg_2149;
reg   [0:0] tmp_38_i_reg_2149_pp0_iter1_reg;
reg   [0:0] tmp_38_i_reg_2149_pp0_iter2_reg;
wire   [0:0] tmp_40_i_fu_763_p2;
reg   [0:0] tmp_40_i_reg_2154_pp0_iter1_reg;
reg   [0:0] tmp_40_i_reg_2154_pp0_iter2_reg;
reg   [31:0] nf_assign_load_reg_2158;
reg   [31:0] nf_assign_load_reg_2158_pp0_iter1_reg;
wire   [0:0] tmp_42_i_fu_783_p2;
reg   [0:0] tmp_42_i_reg_2163;
wire   [7:0] inElem_V_4_fu_994_p66;
reg   [0:0] tmp_713_reg_2246;
reg   [1:0] arg_V_read_assign_72_reg_2251;
wire   [3:0] tmp67_fu_1612_p2;
reg   [3:0] tmp67_reg_2256;
wire   [0:0] slt_fu_1673_p2;
reg   [0:0] slt_reg_2271;
wire   [0:0] tmp_i150_i_fu_1679_p2;
reg   [0:0] tmp_i150_i_reg_2276;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_561;
reg   [7:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_561;
reg   [7:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_561;
wire   [63:0] tmp_39_i_fu_1450_p1;
wire   [63:0] tmp_41_i_fu_1618_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_212;
wire   [15:0] accu_0_V_fu_1662_p2;
reg   [31:0] tile_assign_fu_216;
wire   [31:0] tile_fu_1455_p2;
wire   [31:0] tile_2_fu_1466_p3;
reg   [31:0] sf_4_fu_220;
wire   [31:0] sf_fu_757_p2;
reg   [7:0] tmp_V_fu_224;
reg   [7:0] tmp_V_171_fu_228;
reg   [7:0] tmp_V_172_fu_232;
reg   [7:0] tmp_V_173_fu_236;
reg   [7:0] tmp_V_174_fu_240;
reg   [7:0] tmp_V_175_fu_244;
reg   [7:0] tmp_V_176_fu_248;
reg   [7:0] tmp_V_177_fu_252;
reg   [7:0] tmp_V_178_fu_256;
reg   [7:0] tmp_V_179_fu_260;
reg   [7:0] tmp_V_180_fu_264;
reg   [7:0] tmp_V_181_fu_268;
reg   [7:0] tmp_V_182_fu_272;
reg   [7:0] tmp_V_183_fu_276;
reg   [7:0] tmp_V_184_fu_280;
reg   [7:0] tmp_V_185_fu_284;
reg   [7:0] tmp_V_186_fu_288;
reg   [7:0] tmp_V_187_fu_292;
reg   [7:0] tmp_V_188_fu_296;
reg   [7:0] tmp_V_189_fu_300;
reg   [7:0] tmp_V_190_fu_304;
reg   [7:0] tmp_V_191_fu_308;
reg   [7:0] tmp_V_192_fu_312;
reg   [7:0] tmp_V_193_fu_316;
reg   [7:0] tmp_V_194_fu_320;
reg   [7:0] tmp_V_195_fu_324;
reg   [7:0] tmp_V_196_fu_328;
reg   [7:0] tmp_V_197_fu_332;
reg   [7:0] tmp_V_198_fu_336;
reg   [7:0] tmp_V_199_fu_340;
reg   [7:0] tmp_V_200_fu_344;
reg   [7:0] tmp_V_201_fu_348;
reg   [7:0] tmp_V_202_fu_352;
reg   [7:0] tmp_V_203_fu_356;
reg   [7:0] tmp_V_204_fu_360;
reg   [7:0] tmp_V_205_fu_364;
reg   [7:0] tmp_V_206_fu_368;
reg   [7:0] tmp_V_207_fu_372;
reg   [7:0] tmp_V_208_fu_376;
reg   [7:0] tmp_V_209_fu_380;
reg   [7:0] tmp_V_210_fu_384;
reg   [7:0] tmp_V_211_fu_388;
reg   [7:0] tmp_V_212_fu_392;
reg   [7:0] tmp_V_213_fu_396;
reg   [7:0] tmp_V_214_fu_400;
reg   [7:0] tmp_V_215_fu_404;
reg   [7:0] tmp_V_216_fu_408;
reg   [7:0] tmp_V_217_fu_412;
reg   [7:0] tmp_V_218_fu_416;
reg   [7:0] tmp_V_219_fu_420;
reg   [7:0] tmp_V_220_fu_424;
reg   [7:0] tmp_V_221_fu_428;
reg   [7:0] tmp_V_222_fu_432;
reg   [7:0] tmp_V_223_fu_436;
reg   [7:0] tmp_V_224_fu_440;
reg   [7:0] tmp_V_225_fu_444;
reg   [7:0] tmp_V_226_fu_448;
reg   [7:0] tmp_V_227_fu_452;
reg   [7:0] tmp_V_228_fu_456;
reg   [7:0] tmp_V_229_fu_460;
reg   [7:0] tmp_V_230_fu_464;
reg   [7:0] tmp_V_231_fu_468;
reg   [7:0] tmp_V_232_fu_472;
reg   [7:0] tmp_V_233_fu_476;
reg   [31:0] nf_assign_fu_480;
wire   [31:0] nf_2_fu_789_p3;
wire   [31:0] nf_fu_777_p2;
wire   [1:0] tmp_712_fu_1482_p1;
wire  signed [2:0] rhs_V_i_fu_1486_p1;
wire   [0:0] tmp_711_fu_1478_p1;
wire   [2:0] r_V_10_i_fu_1490_p2;
wire  signed [2:0] p_027_0_i_i_i_i_fu_1496_p3;
wire   [1:0] arg_V_read_assign_73_fu_1534_p4;
wire  signed [2:0] rhs_V_2_i_fu_1544_p1;
wire   [0:0] tmp_714_fu_1526_p3;
wire   [2:0] r_V_10_2_i_fu_1548_p2;
wire  signed [2:0] p_027_0_i_i_i_2_i_fu_1554_p3;
wire   [1:0] arg_V_read_assign_74_fu_1574_p4;
wire  signed [2:0] rhs_V_3_i_fu_1584_p1;
wire   [0:0] tmp_715_fu_1566_p3;
wire   [2:0] r_V_10_3_i_fu_1588_p2;
wire  signed [2:0] p_027_0_i_i_i_3_i_fu_1594_p3;
wire  signed [3:0] tmp_154_3_i_cast_fu_1602_p1;
wire  signed [3:0] tmp_154_i_cast_fu_1504_p1;
wire  signed [3:0] tmp_154_2_i_cast_fu_1562_p1;
wire   [3:0] tmp68_fu_1606_p2;
wire  signed [2:0] rhs_V_1_i_fu_1633_p1;
wire   [2:0] r_V_10_1_i_fu_1636_p2;
wire  signed [2:0] p_027_0_i_i_i_1_i_fu_1642_p3;
wire  signed [15:0] tmp_154_1_i_fu_1649_p1;
wire   [15:0] res_V_fu_1626_p3;
wire   [15:0] tmp66_fu_1653_p2;
wire  signed [15:0] tmp67_cast_fu_1659_p1;
wire   [0:0] rev18_fu_1685_p2;
wire   [1:0] result_V_cast_i_fu_1690_p3;
wire   [1:0] tmp_158_1_i_fu_1698_p1;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

BBJ_u96_cnvW1A2_mdUL #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
BBJ_u96_cnvW1A2_mdUL_U453(
    .din0(tmp_V_fu_224),
    .din1(tmp_V_171_fu_228),
    .din2(tmp_V_172_fu_232),
    .din3(tmp_V_173_fu_236),
    .din4(tmp_V_174_fu_240),
    .din5(tmp_V_175_fu_244),
    .din6(tmp_V_176_fu_248),
    .din7(tmp_V_177_fu_252),
    .din8(tmp_V_178_fu_256),
    .din9(tmp_V_179_fu_260),
    .din10(tmp_V_180_fu_264),
    .din11(tmp_V_181_fu_268),
    .din12(tmp_V_182_fu_272),
    .din13(tmp_V_183_fu_276),
    .din14(tmp_V_184_fu_280),
    .din15(tmp_V_185_fu_284),
    .din16(tmp_V_186_fu_288),
    .din17(tmp_V_187_fu_292),
    .din18(tmp_V_188_fu_296),
    .din19(tmp_V_189_fu_300),
    .din20(tmp_V_190_fu_304),
    .din21(tmp_V_191_fu_308),
    .din22(tmp_V_192_fu_312),
    .din23(tmp_V_193_fu_316),
    .din24(tmp_V_194_fu_320),
    .din25(tmp_V_195_fu_324),
    .din26(tmp_V_196_fu_328),
    .din27(tmp_V_197_fu_332),
    .din28(tmp_V_198_fu_336),
    .din29(tmp_V_199_fu_340),
    .din30(tmp_V_200_fu_344),
    .din31(tmp_V_201_fu_348),
    .din32(tmp_V_202_fu_352),
    .din33(tmp_V_203_fu_356),
    .din34(tmp_V_204_fu_360),
    .din35(tmp_V_205_fu_364),
    .din36(tmp_V_206_fu_368),
    .din37(tmp_V_207_fu_372),
    .din38(tmp_V_208_fu_376),
    .din39(tmp_V_209_fu_380),
    .din40(tmp_V_210_fu_384),
    .din41(tmp_V_211_fu_388),
    .din42(tmp_V_212_fu_392),
    .din43(tmp_V_213_fu_396),
    .din44(tmp_V_214_fu_400),
    .din45(tmp_V_215_fu_404),
    .din46(tmp_V_216_fu_408),
    .din47(tmp_V_217_fu_412),
    .din48(tmp_V_218_fu_416),
    .din49(tmp_V_219_fu_420),
    .din50(tmp_V_220_fu_424),
    .din51(tmp_V_221_fu_428),
    .din52(tmp_V_222_fu_432),
    .din53(tmp_V_223_fu_436),
    .din54(tmp_V_224_fu_440),
    .din55(tmp_V_225_fu_444),
    .din56(tmp_V_226_fu_448),
    .din57(tmp_V_227_fu_452),
    .din58(tmp_V_228_fu_456),
    .din59(tmp_V_229_fu_460),
    .din60(tmp_V_230_fu_464),
    .din61(tmp_V_231_fu_468),
    .din62(tmp_V_232_fu_472),
    .din63(tmp_V_233_fu_476),
    .din64(tmp_710_reg_2140),
    .dout(inElem_V_4_fu_994_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd0) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_561 <= inElem_V_4_fu_994_p66;
    end else if ((((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_561 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_561 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_561;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_550 <= i_fu_722_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_550 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_fu_763_p2 == 1'd1) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_480 <= nf_2_fu_789_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_480 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_fu_763_p2 == 1'd0) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_4_fu_220 <= sf_fu_757_p2;
    end else if ((((tmp_40_i_fu_763_p2 == 1'd1) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_4_fu_220 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_reg_2154 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_216 <= tile_2_fu_1466_p3;
    end else if (((tmp_40_i_reg_2154 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_216 <= tile_fu_1455_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_216 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_212 <= accu_0_V_fu_1662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_561 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_561;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        arg_V_read_assign_72_reg_2251 <= {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_561[3:2]}};
        tmp67_reg_2256 <= tmp67_fu_1612_p2;
        tmp_38_i_reg_2149_pp0_iter2_reg <= tmp_38_i_reg_2149_pp0_iter1_reg;
        tmp_40_i_reg_2154_pp0_iter2_reg <= tmp_40_i_reg_2154_pp0_iter1_reg;
        tmp_40_i_reg_2154_pp0_iter3_reg <= tmp_40_i_reg_2154_pp0_iter2_reg;
        tmp_713_reg_2246 <= weights6_m_weights_V_q0[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_2127 <= exitcond_i_fu_717_p2;
        nf_assign_load_reg_2158_pp0_iter1_reg <= nf_assign_load_reg_2158;
        tmp_38_i_reg_2149_pp0_iter1_reg <= tmp_38_i_reg_2149;
        tmp_40_i_reg_2154_pp0_iter1_reg <= tmp_40_i_reg_2154;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_fu_763_p2 == 1'd1) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_load_reg_2158 <= nf_assign_fu_480;
        tmp_42_i_reg_2163 <= tmp_42_i_fu_783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_i_reg_2154_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        slt_reg_2271 <= slt_fu_1673_p2;
        tmp_i150_i_reg_2276 <= tmp_i150_i_fu_1679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_38_i_reg_2149 <= tmp_38_i_fu_751_p2;
        tmp_40_i_reg_2154 <= tmp_40_i_fu_763_p2;
        tmp_i_reg_2136 <= tmp_i_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_731_p2 == 1'd1) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_709_reg_2145 <= tmp_709_fu_744_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_731_p2 == 1'd0) & (exitcond_i_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_710_reg_2140 <= tmp_710_fu_740_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_171_fu_228 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_172_fu_232 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_173_fu_236 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_174_fu_240 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_175_fu_244 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_176_fu_248 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_177_fu_252 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_178_fu_256 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_179_fu_260 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_180_fu_264 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_181_fu_268 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_182_fu_272 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_183_fu_276 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_184_fu_280 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_185_fu_284 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_186_fu_288 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_187_fu_292 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_188_fu_296 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_189_fu_300 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_190_fu_304 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_191_fu_308 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_192_fu_312 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_193_fu_316 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_194_fu_320 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_195_fu_324 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_196_fu_328 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_197_fu_332 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_198_fu_336 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_199_fu_340 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_200_fu_344 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_201_fu_348 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_202_fu_352 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_203_fu_356 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_204_fu_360 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_205_fu_364 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_206_fu_368 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_207_fu_372 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_208_fu_376 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_209_fu_380 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_210_fu_384 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_211_fu_388 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_212_fu_392 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_213_fu_396 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_214_fu_400 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_215_fu_404 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_216_fu_408 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_217_fu_412 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_218_fu_416 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_219_fu_420 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_220_fu_424 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_221_fu_428 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_222_fu_432 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_223_fu_436 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_224_fu_440 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_225_fu_444 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_226_fu_448 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_227_fu_452 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_228_fu_456 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_229_fu_460 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_230_fu_464 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_231_fu_468 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_232_fu_472 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_233_fu_476 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_709_reg_2145 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_224 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_2122[31 : 15] <= tmp_fu_701_p2[31 : 15];
    end
end

always @ (*) begin
    if ((exitcond_i_fu_717_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op180_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs6_m_threshold_1_ce0 = 1'b1;
    end else begin
        threshs6_m_threshold_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs6_m_threshold_ce0 = 1'b1;
    end else begin
        threshs6_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights6_m_weights_V_ce0 = 1'b1;
    end else begin
        weights6_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_717_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((exitcond_i_fu_717_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_1662_p2 = ($signed(tmp66_fu_1653_p2) + $signed(tmp67_cast_fu_1659_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op180_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op180_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op180_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op180_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((tmp_40_i_reg_2154_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_561 = 'bx;

always @ (*) begin
    ap_predicate_op180_read_state3 = ((tmp_i_reg_2136 == 1'd1) & (exitcond_i_reg_2127 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign arg_V_read_assign_73_fu_1534_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_561[5:4]}};

assign arg_V_read_assign_74_fu_1574_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_561[7:6]}};

assign exitcond_i_fu_717_p2 = ((i_i_reg_550 == tmp_reg_2122) ? 1'b1 : 1'b0);

assign i_fu_722_p2 = (i_i_reg_550 + 32'd1);

assign nf_2_fu_789_p3 = ((tmp_42_i_fu_783_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_777_p2);

assign nf_fu_777_p2 = (32'd1 + nf_assign_fu_480);

assign out_V_V_din = (result_V_cast_i_fu_1690_p3 + tmp_158_1_i_fu_1698_p1);

assign p_027_0_i_i_i_1_i_fu_1642_p3 = ((tmp_713_reg_2246[0:0] === 1'b1) ? rhs_V_1_i_fu_1633_p1 : r_V_10_1_i_fu_1636_p2);

assign p_027_0_i_i_i_2_i_fu_1554_p3 = ((tmp_714_fu_1526_p3[0:0] === 1'b1) ? rhs_V_2_i_fu_1544_p1 : r_V_10_2_i_fu_1548_p2);

assign p_027_0_i_i_i_3_i_fu_1594_p3 = ((tmp_715_fu_1566_p3[0:0] === 1'b1) ? rhs_V_3_i_fu_1584_p1 : r_V_10_3_i_fu_1588_p2);

assign p_027_0_i_i_i_i_fu_1496_p3 = ((tmp_711_fu_1478_p1[0:0] === 1'b1) ? rhs_V_i_fu_1486_p1 : r_V_10_i_fu_1490_p2);

assign r_V_10_1_i_fu_1636_p2 = ($signed(3'd0) - $signed(rhs_V_1_i_fu_1633_p1));

assign r_V_10_2_i_fu_1548_p2 = ($signed(3'd0) - $signed(rhs_V_2_i_fu_1544_p1));

assign r_V_10_3_i_fu_1588_p2 = ($signed(3'd0) - $signed(rhs_V_3_i_fu_1584_p1));

assign r_V_10_i_fu_1490_p2 = ($signed(3'd0) - $signed(rhs_V_i_fu_1486_p1));

assign reps_out_din = reps_dout;

assign res_V_fu_1626_p3 = ((tmp_38_i_reg_2149_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_212);

assign result_V_cast_i_fu_1690_p3 = ((rev18_fu_1685_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign rev18_fu_1685_p2 = (slt_reg_2271 ^ 1'd1);

assign rhs_V_1_i_fu_1633_p1 = $signed(arg_V_read_assign_72_reg_2251);

assign rhs_V_2_i_fu_1544_p1 = $signed(arg_V_read_assign_73_fu_1534_p4);

assign rhs_V_3_i_fu_1584_p1 = $signed(arg_V_read_assign_74_fu_1574_p4);

assign rhs_V_i_fu_1486_p1 = $signed(tmp_712_fu_1482_p1);

assign sf_fu_757_p2 = (32'd1 + sf_4_fu_220);

assign slt_fu_1673_p2 = (($signed(threshs6_m_threshold_1_q0) < $signed(accu_0_V_fu_1662_p2)) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign threshs6_m_threshold_1_address0 = tmp_41_i_fu_1618_p1;

assign threshs6_m_threshold_address0 = tmp_41_i_fu_1618_p1;

assign tile_2_fu_1466_p3 = ((tmp_42_i_reg_2163[0:0] === 1'b1) ? 32'd0 : tile_fu_1455_p2);

assign tile_fu_1455_p2 = (32'd1 + tile_assign_fu_216);

assign tmp66_fu_1653_p2 = ($signed(tmp_154_1_i_fu_1649_p1) + $signed(res_V_fu_1626_p3));

assign tmp67_cast_fu_1659_p1 = $signed(tmp67_reg_2256);

assign tmp67_fu_1612_p2 = ($signed(tmp_154_2_i_cast_fu_1562_p1) + $signed(tmp68_fu_1606_p2));

assign tmp68_fu_1606_p2 = ($signed(tmp_154_3_i_cast_fu_1602_p1) + $signed(tmp_154_i_cast_fu_1504_p1));

assign tmp_154_1_i_fu_1649_p1 = p_027_0_i_i_i_1_i_fu_1642_p3;

assign tmp_154_2_i_cast_fu_1562_p1 = p_027_0_i_i_i_2_i_fu_1554_p3;

assign tmp_154_3_i_cast_fu_1602_p1 = p_027_0_i_i_i_3_i_fu_1594_p3;

assign tmp_154_i_cast_fu_1504_p1 = p_027_0_i_i_i_i_fu_1496_p3;

assign tmp_158_1_i_fu_1698_p1 = tmp_i150_i_reg_2276;

assign tmp_38_i_fu_751_p2 = ((sf_4_fu_220 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_39_i_fu_1450_p1 = tile_assign_fu_216;

assign tmp_40_i_fu_763_p2 = ((sf_fu_757_p2 == 32'd64) ? 1'b1 : 1'b0);

assign tmp_41_i_fu_1618_p1 = nf_assign_load_reg_2158_pp0_iter1_reg;

assign tmp_42_i_fu_783_p2 = ((nf_fu_777_p2 == 32'd512) ? 1'b1 : 1'b0);

assign tmp_709_fu_744_p1 = sf_4_fu_220[5:0];

assign tmp_710_fu_740_p1 = sf_4_fu_220[5:0];

assign tmp_711_fu_1478_p1 = weights6_m_weights_V_q0[0:0];

assign tmp_712_fu_1482_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_561[1:0];

assign tmp_714_fu_1526_p3 = weights6_m_weights_V_q0[32'd2];

assign tmp_715_fu_1566_p3 = weights6_m_weights_V_q0[32'd3];

assign tmp_fu_701_p2 = reps_dout << 32'd15;

assign tmp_i150_i_fu_1679_p2 = (($signed(accu_0_V_fu_1662_p2) > $signed(threshs6_m_threshold_q0)) ? 1'b1 : 1'b0);

assign tmp_i_fu_731_p2 = ((nf_assign_fu_480 == 32'd0) ? 1'b1 : 1'b0);

assign weights6_m_weights_V_address0 = tmp_39_i_fu_1450_p1;

always @ (posedge ap_clk) begin
    tmp_reg_2122[14:0] <= 15'b000000000000000;
end

endmodule //Matrix_Vector_Activa_5
