{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 10:29:11 2017 " "Info: Processing started: Tue Nov 14 10:29:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Core -c Core " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Core -c Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToStopLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToLeftLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|Output\$latch " "Warning: Node \"EdgeToLevel:ToRightLevel\|Output\$latch\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|So " "Warning: Node \"EdgeToLevel:ToStopLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|So " "Warning: Node \"EdgeToLevel:ToLeftLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|So " "Warning: Node \"EdgeToLevel:ToRightLevel\|So\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St " "Warning: Node \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|EdgeToLevel:ToUpLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToStopLevel\|St " "Warning: Node \"EdgeToLevel:ToStopLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToLeftLevel\|St " "Warning: Node \"EdgeToLevel:ToLeftLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "EdgeToLevel:ToRightLevel\|St " "Warning: Node \"EdgeToLevel:ToRightLevel\|St\" is a latch" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rawclock " "Info: Assuming node \"rawclock\" is an undefined clock" {  } { { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rawclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Echo " "Info: Assuming node \"Echo\" is an undefined clock" {  } { { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 19 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Echo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToRightEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToRightEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToRightEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToLeftEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToLeftEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToLeftEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToStopEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToStopEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToStopEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C4\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C4\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C4\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C100K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C100K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C100K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C170\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C170\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C170\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LEDCtrl:LEDP\|RsvCount " "Info: Detected ripple clock \"LEDCtrl:LEDP\|RsvCount\" as buffer" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 35 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDCtrl:LEDP\|RsvCount" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1M\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1M\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1M\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C8\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C8\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C8\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|DNum:D0\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|DNum:D0\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|DNum:D0\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C17K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C17K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C17K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock " "Info: Detected gated clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock\" as buffer" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 " "Info: Detected ripple clock \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1\" as buffer" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C1K\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C1K\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C1K\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EliminationBuffeting:ToResetEB\|Output~reg0 " "Info: Detected ripple clock \"EliminationBuffeting:ToResetEB\|Output~reg0\" as buffer" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EliminationBuffeting:ToResetEB\|Output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OnOff " "Info: Detected ripple clock \"OnOff\" as buffer" {  } { { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 103 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockDiv:C500\|output~reg0 " "Info: Detected ripple clock \"ClockDiv:C500\|output~reg0\" as buffer" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockDiv:C500\|output~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rawclock register OnOff register ClockDiv:C1K\|output~reg0 53.76 MHz 18.602 ns Internal " "Info: Clock \"rawclock\" has Internal fmax of 53.76 MHz between source register \"OnOff\" and destination register \"ClockDiv:C1K\|output~reg0\" (period= 18.602 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.742 ns + Longest register register " "Info: + Longest register to register delay is 4.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OnOff 1 REG LC_X9_Y5_N1 167 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N1; Fanout = 167; REG Node = 'OnOff'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnOff } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(1.908 ns) 4.742 ns ClockDiv:C1K\|output~reg0 2 REG LC_X11_Y6_N7 10 " "Info: 2: + IC(2.834 ns) + CELL(1.908 ns) = 4.742 ns; Loc. = LC_X11_Y6_N7; Fanout = 10; REG Node = 'ClockDiv:C1K\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { OnOff ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 40.24 % ) " "Info: Total cell delay = 1.908 ns ( 40.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.834 ns ( 59.76 % ) " "Info: Total interconnect delay = 2.834 ns ( 59.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { OnOff ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.742 ns" { OnOff {} ClockDiv:C1K|output~reg0 {} } { 0.000ns 2.834ns } { 0.000ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.850 ns - Smallest " "Info: - Smallest clock skew is -3.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"rawclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns ClockDiv:C1K\|output~reg0 2 REG LC_X11_Y6_N7 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y6_N7; Fanout = 10; REG Node = 'ClockDiv:C1K\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 7.669 ns - Longest register " "Info: - Longest clock path from clock \"rawclock\" to source register is 7.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns EliminationBuffeting:ToResetEB\|Output~reg0 2 REG LC_X13_Y4_N8 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y4_N8; Fanout = 3; REG Node = 'EliminationBuffeting:ToResetEB\|Output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.918 ns) 7.669 ns OnOff 3 REG LC_X9_Y5_N1 167 " "Info: 3: + IC(2.556 ns) + CELL(0.918 ns) = 7.669 ns; Loc. = LC_X9_Y5_N1; Fanout = 167; REG Node = 'OnOff'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 44.01 % ) " "Info: Total cell delay = 3.375 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.294 ns ( 55.99 % ) " "Info: Total interconnect delay = 4.294 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.556ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.556ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 103 -1 0 } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { OnOff ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.742 ns" { OnOff {} ClockDiv:C1K|output~reg0 {} } { 0.000ns 2.834ns } { 0.000ns 1.908ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rawclock EliminationBuffeting:ToResetEB|Output~reg0 OnOff } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Output~reg0 {} OnOff {} } { 0.000ns 0.000ns 1.738ns 2.556ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Echo register register TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\] TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 304.04 MHz Internal " "Info: Clock \"Echo\" Internal fmax is restricted to 304.04 MHz between source register \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\]\" and destination register \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.527 ns + Longest register register " "Info: + Longest register to register delay is 2.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\] 1 REG LC_X14_Y4_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y4_N5; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(1.183 ns) 2.527 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 2 REG LC_X14_Y4_N8 4 " "Info: 2: + IC(1.344 ns) + CELL(1.183 ns) = 2.527 ns; Loc. = LC_X14_Y4_N8; Fanout = 4; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 46.81 % ) " "Info: Total cell delay = 1.183 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 53.19 % ) " "Info: Total interconnect delay = 1.344 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } { 0.000ns 1.344ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo destination 11.355 ns + Shortest register " "Info: + Shortest clock path from clock \"Echo\" to destination register is 11.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Echo 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(0.914 ns) 4.593 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock 2 COMB LC_X15_Y4_N7 5 " "Info: 2: + IC(2.516 ns) + CELL(0.914 ns) = 4.593 ns; Loc. = LC_X15_Y4_N7; Fanout = 5; COMB Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(1.294 ns) 6.975 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 3 REG LC_X15_Y4_N0 5 " "Info: 3: + IC(1.088 ns) + CELL(1.294 ns) = 6.975 ns; Loc. = LC_X15_Y4_N0; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(1.294 ns) 9.553 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1 4 REG LC_X14_Y4_N4 5 " "Info: 4: + IC(1.284 ns) + CELL(1.294 ns) = 9.553 ns; Loc. = LC_X14_Y4_N4; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.918 ns) 11.355 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 5 REG LC_X14_Y4_N8 4 " "Info: 5: + IC(0.884 ns) + CELL(0.918 ns) = 11.355 ns; Loc. = LC_X14_Y4_N8; Fanout = 4; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 49.17 % ) " "Info: Total cell delay = 5.583 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 50.83 % ) " "Info: Total interconnect delay = 5.772 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Echo source 11.355 ns - Longest register " "Info: - Longest clock path from clock \"Echo\" to source register is 11.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Echo 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'Echo'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Echo } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(0.914 ns) 4.593 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock 2 COMB LC_X15_Y4_N7 5 " "Info: 2: + IC(2.516 ns) + CELL(0.914 ns) = 4.593 ns; Loc. = LC_X15_Y4_N7; Fanout = 5; COMB Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(1.294 ns) 6.975 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 3 REG LC_X15_Y4_N0 5 " "Info: 3: + IC(1.088 ns) + CELL(1.294 ns) = 6.975 ns; Loc. = LC_X15_Y4_N0; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(1.294 ns) 9.553 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1 4 REG LC_X14_Y4_N4 5 " "Info: 4: + IC(1.284 ns) + CELL(1.294 ns) = 9.553 ns; Loc. = LC_X14_Y4_N4; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.918 ns) 11.355 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\] 5 REG LC_X14_Y4_N5 5 " "Info: 5: + IC(0.884 ns) + CELL(0.918 ns) = 11.355 ns; Loc. = LC_X14_Y4_N5; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 49.17 % ) " "Info: Total cell delay = 5.583 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 50.83 % ) " "Info: Total interconnect delay = 5.772 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } { 0.000ns 1.344ns } { 0.000ns 1.183ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.355 ns" { Echo TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.355 ns" { Echo {} Echo~combout {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|count[1] {} } { 0.000ns 0.000ns 2.516ns 1.088ns 1.284ns 0.884ns } { 0.000ns 1.163ns 0.914ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} } {  } {  } "" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rawclock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"rawclock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LEDCtrl:LEDP\|BreathCount\[7\] LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output rawclock 4.116 ns " "Info: Found hold time violation between source  pin or register \"LEDCtrl:LEDP\|BreathCount\[7\]\" and destination pin or register \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output\" for clock \"rawclock\" (Hold time is 4.116 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.340 ns + Largest " "Info: + Largest clock skew is 7.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 14.945 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to destination register is 14.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C1M\|output~reg0 2 REG LC_X10_Y9_N2 15 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y9_N2; Fanout = 15; REG Node = 'ClockDiv:C1M\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C1M|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.832 ns) + CELL(0.918 ns) 14.945 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 3 REG LC_X11_Y7_N9 1 " "Info: 3: + IC(9.832 ns) + CELL(0.918 ns) = 14.945 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.750 ns" { ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 22.58 % ) " "Info: Total cell delay = 3.375 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.570 ns ( 77.42 % ) " "Info: Total interconnect delay = 11.570 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.945 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.945 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 9.832ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 7.605 ns - Shortest register " "Info: - Shortest clock path from clock \"rawclock\" to source register is 7.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C170\|output~reg0 2 REG LC_X4_Y7_N0 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y7_N0; Fanout = 12; REG Node = 'ClockDiv:C170\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C170|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.918 ns) 7.605 ns LEDCtrl:LEDP\|BreathCount\[7\] 3 REG LC_X10_Y7_N7 7 " "Info: 3: + IC(2.492 ns) + CELL(0.918 ns) = 7.605 ns; Loc. = LC_X10_Y7_N7; Fanout = 7; REG Node = 'LEDCtrl:LEDP\|BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "../LEDCtrl/LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 44.38 % ) " "Info: Total cell delay = 3.375 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.230 ns ( 55.62 % ) " "Info: Total interconnect delay = 4.230 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.605 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.492ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.945 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.945 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 9.832ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.605 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.492ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.069 ns - Shortest register register " "Info: - Shortest register to register delay is 3.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDCtrl:LEDP\|BreathCount\[7\] 1 REG LC_X10_Y7_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N7; Fanout = 7; REG Node = 'LEDCtrl:LEDP\|BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "../LEDCtrl/LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.200 ns) 1.488 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0 2 COMB LC_X11_Y7_N7 1 " "Info: 2: + IC(1.288 ns) + CELL(0.200 ns) = 1.488 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.804 ns) 3.069 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output 3 REG LC_X11_Y7_N9 1 " "Info: 3: + IC(0.777 ns) + CELL(0.804 ns) = 3.069 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 32.71 % ) " "Info: Total cell delay = 1.004 ns ( 32.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 67.29 % ) " "Info: Total interconnect delay = 2.065 ns ( 67.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { LEDCtrl:LEDP|BreathCount[7] {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.288ns 0.777ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../LEDCtrl/LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 50 -1 0 } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.945 ns" { rawclock ClockDiv:C1M|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.945 ns" { rawclock {} rawclock~combout {} ClockDiv:C1M|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.738ns 9.832ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { rawclock ClockDiv:C170|output~reg0 LEDCtrl:LEDP|BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.605 ns" { rawclock {} rawclock~combout {} ClockDiv:C170|output~reg0 {} LEDCtrl:LEDP|BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns 2.492ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { LEDCtrl:LEDP|BreathCount[7] LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { LEDCtrl:LEDP|BreathCount[7] {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.288ns 0.777ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "EliminationBuffeting:ToResetEB\|Timeing\[0\] userreset rawclock 4.361 ns register " "Info: tsu for register \"EliminationBuffeting:ToResetEB\|Timeing\[0\]\" (data pin = \"userreset\", clock pin = \"rawclock\") is 4.361 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.847 ns + Longest pin register " "Info: + Longest pin to register delay is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns userreset 1 PIN PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 2; PIN Node = 'userreset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { userreset } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.519 ns) + CELL(0.740 ns) 4.391 ns EliminationBuffeting:ToResetEB\|Timeing~105 2 COMB LC_X13_Y4_N9 21 " "Info: 2: + IC(2.519 ns) + CELL(0.740 ns) = 4.391 ns; Loc. = LC_X13_Y4_N9; Fanout = 21; COMB Node = 'EliminationBuffeting:ToResetEB\|Timeing~105'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~105 } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(1.760 ns) 7.847 ns EliminationBuffeting:ToResetEB\|Timeing\[0\] 3 REG LC_X11_Y4_N5 4 " "Info: 3: + IC(1.696 ns) + CELL(1.760 ns) = 7.847 ns; Loc. = LC_X11_Y4_N5; Fanout = 4; REG Node = 'EliminationBuffeting:ToResetEB\|Timeing\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { EliminationBuffeting:ToResetEB|Timeing~105 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 46.29 % ) " "Info: Total cell delay = 3.632 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 53.71 % ) " "Info: Total interconnect delay = 4.215 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~105 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { userreset {} userreset~combout {} EliminationBuffeting:ToResetEB|Timeing~105 {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 2.519ns 1.696ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"rawclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns EliminationBuffeting:ToResetEB\|Timeing\[0\] 2 REG LC_X11_Y4_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y4_N5; Fanout = 4; REG Node = 'EliminationBuffeting:ToResetEB\|Timeing\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "../EliminationBuffeting/EliminationBuffeting.vhd" "" { Text "D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { userreset EliminationBuffeting:ToResetEB|Timeing~105 EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { userreset {} userreset~combout {} EliminationBuffeting:ToResetEB|Timeing~105 {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 2.519ns 1.696ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { rawclock EliminationBuffeting:ToResetEB|Timeing[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { rawclock {} rawclock~combout {} EliminationBuffeting:ToResetEB|Timeing[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rawclock LEDData\[7\] TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\] 30.492 ns register " "Info: tco from clock \"rawclock\" to destination pin \"LEDData\[7\]\" through register \"TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\]\" is 30.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock source 16.930 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to source register is 16.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C17K\|output~reg0 2 REG LC_X12_Y5_N9 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y5_N9; Fanout = 3; REG Node = 'ClockDiv:C17K\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C17K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.601 ns) + CELL(0.200 ns) 6.996 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock 3 COMB LC_X15_Y4_N7 5 " "Info: 3: + IC(2.601 ns) + CELL(0.200 ns) = 6.996 ns; Loc. = LC_X15_Y4_N7; Fanout = 5; COMB Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNumclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { ClockDiv:C17K|output~reg0 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock } "NODE_NAME" } } { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(1.294 ns) 9.378 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1 4 REG LC_X15_Y4_N0 5 " "Info: 4: + IC(1.088 ns) + CELL(1.294 ns) = 9.378 ns; Loc. = LC_X15_Y4_N0; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D0\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(1.294 ns) 11.956 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1 5 REG LC_X14_Y4_N4 5 " "Info: 5: + IC(1.284 ns) + CELL(1.294 ns) = 11.956 ns; Loc. = LC_X14_Y4_N4; Fanout = 5; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D1\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(1.294 ns) 14.134 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1 6 REG LC_X14_Y4_N8 4 " "Info: 6: + IC(0.884 ns) + CELL(1.294 ns) = 14.134 ns; Loc. = LC_X14_Y4_N8; Fanout = 4; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D2\|c1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.918 ns) 16.930 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\] 7 REG LC_X10_Y4_N8 3 " "Info: 7: + IC(1.878 ns) + CELL(0.918 ns) = 16.930 ns; Loc. = LC_X10_Y4_N8; Fanout = 3; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.457 ns ( 44.05 % ) " "Info: Total cell delay = 7.457 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.473 ns ( 55.95 % ) " "Info: Total interconnect delay = 9.473 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.930 ns" { rawclock ClockDiv:C17K|output~reg0 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.930 ns" { rawclock {} rawclock~combout {} ClockDiv:C17K|output~reg0 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] {} } { 0.000ns 0.000ns 1.738ns 2.601ns 1.088ns 1.284ns 0.884ns 1.878ns } { 0.000ns 1.163ns 1.294ns 0.200ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.186 ns + Longest register pin " "Info: + Longest register to pin delay is 13.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\] 1 REG LC_X10_Y4_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 3; REG Node = 'TimeCount:LEDTimeCount\|UltrasonicRanging:UR\|MeasureLevel:ML\|DNum:D3\|count\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] } "NODE_NAME" } } { "../DNum/DNum.vhd" "" { Text "D:/quartus/bike/DNum/DNum.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.511 ns) 2.540 ns TimeCount:LEDTimeCount\|Equal0~0 2 COMB LC_X10_Y4_N2 4 " "Info: 2: + IC(2.029 ns) + CELL(0.511 ns) = 2.540 ns; Loc. = LC_X10_Y4_N2; Fanout = 4; COMB Node = 'TimeCount:LEDTimeCount\|Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] TimeCount:LEDTimeCount|Equal0~0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.200 ns) 3.538 ns TimeCount:LEDTimeCount\|LEDNum\[3\]~14 3 COMB LC_X10_Y4_N5 2 " "Info: 3: + IC(0.798 ns) + CELL(0.200 ns) = 3.538 ns; Loc. = LC_X10_Y4_N5; Fanout = 2; COMB Node = 'TimeCount:LEDTimeCount\|LEDNum\[3\]~14'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { TimeCount:LEDTimeCount|Equal0~0 TimeCount:LEDTimeCount|LEDNum[3]~14 } "NODE_NAME" } } { "../TimeCount/TimeCount.vhd" "" { Text "D:/quartus/bike/TimeCount/TimeCount.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.511 ns) 4.859 ns TimeCount:LEDTimeCount\|LEDNum\[3\]~23 4 COMB LC_X10_Y4_N7 8 " "Info: 4: + IC(0.810 ns) + CELL(0.511 ns) = 4.859 ns; Loc. = LC_X10_Y4_N7; Fanout = 8; COMB Node = 'TimeCount:LEDTimeCount\|LEDNum\[3\]~23'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { TimeCount:LEDTimeCount|LEDNum[3]~14 TimeCount:LEDTimeCount|LEDNum[3]~23 } "NODE_NAME" } } { "../TimeCount/TimeCount.vhd" "" { Text "D:/quartus/bike/TimeCount/TimeCount.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.914 ns) 7.629 ns TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~1 5 COMB LC_X9_Y5_N8 1 " "Info: 5: + IC(1.856 ns) + CELL(0.914 ns) = 7.629 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { TimeCount:LEDTimeCount|LEDNum[3]~23 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 } "NODE_NAME" } } { "../LedShowe/LedShowe.vhd" "" { Text "D:/quartus/bike/LedShowe/LedShowe.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.200 ns) 9.085 ns TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~2 6 COMB LC_X8_Y5_N9 1 " "Info: 6: + IC(1.256 ns) + CELL(0.200 ns) = 9.085 ns; Loc. = LC_X8_Y5_N9; Fanout = 1; COMB Node = 'TimeCount:LEDTimeCount\|LedShowe:LED\|Mux0~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 } "NODE_NAME" } } { "../LedShowe/LedShowe.vhd" "" { Text "D:/quartus/bike/LedShowe/LedShowe.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(2.322 ns) 13.186 ns LEDData\[7\] 7 PIN PIN_51 0 " "Info: 7: + IC(1.779 ns) + CELL(2.322 ns) = 13.186 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'LEDData\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.101 ns" { TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 LEDData[7] } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.658 ns ( 35.33 % ) " "Info: Total cell delay = 4.658 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.528 ns ( 64.67 % ) " "Info: Total interconnect delay = 8.528 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.186 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] TimeCount:LEDTimeCount|Equal0~0 TimeCount:LEDTimeCount|LEDNum[3]~14 TimeCount:LEDTimeCount|LEDNum[3]~23 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 LEDData[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.186 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] {} TimeCount:LEDTimeCount|Equal0~0 {} TimeCount:LEDTimeCount|LEDNum[3]~14 {} TimeCount:LEDTimeCount|LEDNum[3]~23 {} TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 {} TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 {} LEDData[7] {} } { 0.000ns 2.029ns 0.798ns 0.810ns 1.856ns 1.256ns 1.779ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.930 ns" { rawclock ClockDiv:C17K|output~reg0 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.930 ns" { rawclock {} rawclock~combout {} ClockDiv:C17K|output~reg0 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNumclock {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 {} TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] {} } { 0.000ns 0.000ns 1.738ns 2.601ns 1.088ns 1.284ns 0.884ns 1.878ns } { 0.000ns 1.163ns 1.294ns 0.200ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.186 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] TimeCount:LEDTimeCount|Equal0~0 TimeCount:LEDTimeCount|LEDNum[3]~14 TimeCount:LEDTimeCount|LEDNum[3]~23 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 LEDData[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.186 ns" { TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3|count[3] {} TimeCount:LEDTimeCount|Equal0~0 {} TimeCount:LEDTimeCount|LEDNum[3]~14 {} TimeCount:LEDTimeCount|LEDNum[3]~23 {} TimeCount:LEDTimeCount|LedShowe:LED|Mux0~1 {} TimeCount:LEDTimeCount|LedShowe:LED|Mux0~2 {} LEDData[7] {} } { 0.000ns 2.029ns 0.798ns 0.810ns 1.856ns 1.256ns 1.779ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Night LEDColumn\[1\] 15.356 ns Longest " "Info: Longest tpd from source pin \"Night\" to destination pin \"LEDColumn\[1\]\" is 15.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Night 1 PIN PIN_125 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 12; PIN Node = 'Night'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Night } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.821 ns) + CELL(0.200 ns) 4.153 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|Mux1~0 2 COMB LC_X6_Y9_N2 24 " "Info: 2: + IC(2.821 ns) + CELL(0.200 ns) = 4.153 ns; Loc. = LC_X6_Y9_N2; Fanout = 24; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|Mux1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux1~0 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "D:/quartus/bike/RollGate/RollGate.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.511 ns) 6.784 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|Mux2~1 3 COMB LC_X7_Y7_N7 4 " "Info: 3: + IC(2.120 ns) + CELL(0.511 ns) = 6.784 ns; Loc. = LC_X7_Y7_N7; Fanout = 4; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|Mux2~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux1~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux2~1 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "D:/quartus/bike/RollGate/RollGate.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(0.511 ns) 9.960 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[1\]~11 4 COMB LC_X8_Y9_N4 1 " "Info: 4: + IC(2.665 ns) + CELL(0.511 ns) = 9.960 ns; Loc. = LC_X8_Y9_N4; Fanout = 1; COMB Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|RollGate:RedLEDP\|output\[1\]~11'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux2~1 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[1]~11 } "NODE_NAME" } } { "../RollGate/RollGate.vhd" "" { Text "D:/quartus/bike/RollGate/RollGate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.074 ns) + CELL(2.322 ns) 15.356 ns LEDColumn\[1\] 5 PIN PIN_12 0 " "Info: 5: + IC(3.074 ns) + CELL(2.322 ns) = 15.356 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'LEDColumn\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[1]~11 LEDColumn[1] } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 30.45 % ) " "Info: Total cell delay = 4.676 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.680 ns ( 69.55 % ) " "Info: Total interconnect delay = 10.680 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.356 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux1~0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux2~1 LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[1]~11 LEDColumn[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.356 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux1~0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|Mux2~1 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|output[1]~11 {} LEDColumn[1] {} } { 0.000ns 0.000ns 2.821ns 2.120ns 2.665ns 3.074ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] Night rawclock 6.749 ns register " "Info: th for register \"LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]\" (data pin = \"Night\", clock pin = \"rawclock\") is 6.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rawclock destination 11.564 ns + Longest register " "Info: + Longest clock path from clock \"rawclock\" to destination register is 11.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rawclock 1 CLK PIN_18 74 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 74; CLK Node = 'rawclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rawclock } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns ClockDiv:C1K\|output~reg0 2 REG LC_X11_Y6_N7 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y6_N7; Fanout = 10; REG Node = 'ClockDiv:C1K\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { rawclock ClockDiv:C1K|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.129 ns) + CELL(1.294 ns) 7.618 ns ClockDiv:C500\|output~reg0 3 REG LC_X12_Y3_N2 37 " "Info: 3: + IC(2.129 ns) + CELL(1.294 ns) = 7.618 ns; Loc. = LC_X12_Y3_N2; Fanout = 37; REG Node = 'ClockDiv:C500\|output~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 } "NODE_NAME" } } { "../ClockDiv/ClockDiv.vhd" "" { Text "D:/quartus/bike/ClockDiv/ClockDiv.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 11.564 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] 4 REG LC_X7_Y10_N3 32 " "Info: 4: + IC(3.028 ns) + CELL(0.918 ns) = 11.564 ns; Loc. = LC_X7_Y10_N3; Fanout = 32; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 40.38 % ) " "Info: Total cell delay = 4.669 ns ( 40.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.895 ns ( 59.62 % ) " "Info: Total interconnect delay = 6.895 ns ( 59.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.564 ns" { rawclock ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.564 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} ClockDiv:C500|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns 2.129ns 3.028ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.036 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Night 1 PIN PIN_125 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 12; PIN Node = 'Night'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Night } "NODE_NAME" } } { "Core.vhd" "" { Text "D:/quartus/bike/Core/Core.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.721 ns) + CELL(1.183 ns) 5.036 ns LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\] 2 REG LC_X7_Y10_N3 32 " "Info: 2: + IC(2.721 ns) + CELL(1.183 ns) = 5.036 ns; Loc. = LC_X7_Y10_N3; Fanout = 32; REG Node = 'LEDCtrl:LEDP\|LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 45.97 % ) " "Info: Total cell delay = 2.315 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 54.03 % ) " "Info: Total interconnect delay = 2.721 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 2.721ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.564 ns" { rawclock ClockDiv:C1K|output~reg0 ClockDiv:C500|output~reg0 LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.564 ns" { rawclock {} rawclock~combout {} ClockDiv:C1K|output~reg0 {} ClockDiv:C500|output~reg0 {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns 2.129ns 3.028ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { Night LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { Night {} Night~combout {} LEDCtrl:LEDP|LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 2.721ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 10:29:13 2017 " "Info: Processing ended: Tue Nov 14 10:29:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
