"""Inductor template heuristics for the torchTLX templates.

This module owns shape-to-config selection (``get_heuristic_config``, the
candidate table and its scorer), the Inductor heuristic classes that feed those
configs to autotuning, and a layer of monkey-patches over Inductor internals.

Two things it deliberately no longer owns:

- **Architecture detection** lives in ``tlx.hw.target``. Query
  ``current_target()`` rather than reading ``torch.version.hip`` or
  ``gcnArchName`` here.
- **Hardware facts and on-chip memory models** live in ``tlx.hw.resources``:
  one arch class per part, and one resource model per template family
  (``BLACKWELL_WS_GEMM``, ``AMD_WARP_PIPE``). The validators below are thin
  wrappers over those; do not re-derive an SMEM/TMEM formula in this file.

Both live outside this subpackage so the standalone tutorial kernels can share
them without importing torch._inductor.
"""

import contextlib
import dataclasses
import logging
import os
from typing import Any, Generator

log = logging.getLogger(__name__)

import sympy
import torch
from torch._inductor import config
from torch._inductor.kernel_inputs import KernelInputs, MMKernelInputs
from torch._inductor.template_heuristics.registry import register_template_heuristic
from torch._inductor.template_heuristics.triton import (
    CUDAConfigHeuristic,
    GemmConfig,
    ROCmMMTemplateConfigHeuristic,
    TMATemplateConfigMixin,
)
from torch._inductor.template_heuristics.triton_addmm import AddMMConfigMixin
from torch._inductor.utils import get_num_sms, tma_inner_dim

from ..hw import resources
from ..hw.resources import BLACKWELL_LIMITS, BlackwellWSGemmConfig, validate_config
from ..hw.target import current_target, is_rocm

# IS_ROCM was dropped from torch._inductor.template_heuristics.triton on newer
# nightlies (the module now branches on ``torch.version.hip`` inline). Derive it
# locally so the fork loads across torch versions; matches torch's own definition
# (CUDA vs ROCm keyed on torch.version.hip). ``is_rocm()`` does not touch the
# device, so this stays safe to evaluate at import time.
IS_ROCM = is_rocm()

try:
    from torch._inductor.utils import get_default_kpack
except ImportError:
    # get_default_kpack is absent from some torch nightlies (notably ROCm
    # wheels). Mirror torch's own definition so the fork loads across versions:
    # 0 on CUDA; on AMD, kpack keyed on arch/block_k.
    def get_default_kpack(block_k: int = 16) -> int:
        return current_target().default_kpack(block_k)


def _sizevar_hint(sizevars, expr, fallback):
    # ``optimization_hint`` is the newer name; older torch (e.g. the current ROCm
    # wheel) exposes ``size_hint`` with the same fallback semantics (example-input
    # hint, ``fallback`` when unbacked/symbolic). Use whichever exists.
    fn = getattr(sizevars, "optimization_hint", None) or sizevars.size_hint
    return fn(expr, fallback=fallback)


from . import tlx_config
from .mm_templates import (
    amd_bmm_shared_a_template,
    blackwell_gemm_ws_template,
    gfx950_addmm_interwave_template,
    gfx950_addmm_persistent_warppipe_template,
    gfx950_addmm_warppipe_template,
    gfx950_bmm_warppipe_template,
    gfx950_mm_interwave_template,
    gfx950_mm_local_split_u_template,
    gfx950_mm_persistent_template,
    gfx950_mm_register_template,
)


@dataclasses.dataclass
class TlxGemmConfig(GemmConfig):
    """
    Gemm configuration for TLX templates with TLX-specific parameters.
    """

    group_size_m: int = dataclasses.field(kw_only=True, default=8)
    smem_num: int = dataclasses.field(kw_only=True, default=3)
    tmem_num: int = dataclasses.field(kw_only=True, default=2)
    epilogue_subtile: int = dataclasses.field(kw_only=True, default=1)
    num_mma_groups: int = dataclasses.field(kw_only=True, default=1)
    num_ctas: int = dataclasses.field(kw_only=True, default=1)
    split_k: int = dataclasses.field(kw_only=True, default=1)
    interleave_epilogue: int = dataclasses.field(kw_only=True, default=0)


# ---------------------------------------------------------------------
# Heuristic config selection (matches tlx_matmul_ws behavior)
# Implemented directly in Python to avoid dependency on YAML rule engine files
# ---------------------------------------------------------------------

import math as _math


def _amd_num_xcds() -> int:
    """Number of XCDs (chiplets) on the current ROCm GPU, for the L2 swizzle.

    AMD only: the NVIDIA arch classes do not declare ``num_xcds`` at all, so
    calling this on a CUDA target is an AttributeError rather than a silent 1.
    Both callers are ROCm-registered heuristics. Counts live on the arch
    classes in ``tlx.hw.resources``.
    """
    return current_target().num_xcds


def _is_gfx950() -> bool:
    if not torch.version.hip:
        return False
    try:
        return "gfx950" in torch.cuda.get_device_properties(0).gcnArchName
    except (AssertionError, AttributeError, RuntimeError):
        return False


#: Per-arch warp-pipe tile pools, keyed by ``current_target().key``. An arch
#: absent here falls back to the heuristic's own ``WARPPIPE_CONFIGS`` (tuned on
#: gfx950), which is safe rather than merely permissive: every tile still goes
#: through :func:`_warppipe_tile_fits` against the live LDS budget, so an
#: unlisted arch offers the subset that fits instead of emitting candidates the
#: backend will reject. Adding a tuned pool for a new arch -- gfx1250 next -- is
#: a row here, not a change to the selector or to either heuristic.
#:
#: gfx942 (MI300X) has 64KB of LDS against gfx950's 160KB, and the generated
#: kernel allocates more than the operand tiles alone (see
#: _AMD_LDS_SAFETY_MARGIN_BY_ARCH), so none of the gfx950 tiles are usable. These are
#: BLOCK_K=32-dominant tiles whose estimate stays at or under 32KB, i.e. inside
#: the budget once the margin is charged. Sized for feasibility, not perf-tuned.
ADDMM_WARPPIPE_CONFIGS_BY_ARCH: dict[str, list[tuple[int, int, int, int, int, int]]] = {
    "gfx942": [
        (64, 64, 32, 8, 8, 2),
        (64, 64, 32, 8, 8, 3),
        (128, 64, 32, 8, 8, 2),
        (64, 128, 32, 8, 8, 2),
        (128, 128, 32, 8, 8, 2),
        (64, 64, 64, 8, 8, 2),
    ],
}

#: bmm equivalent. Without a pool of its own gfx942 would drop to zero async
#: candidates -- the smallest gfx950 bmm tile is 48KB, which the margin pushes
#: over budget -- leaving only the register path.
BMM_WARPPIPE_CONFIGS_BY_ARCH: dict[str, list[tuple[int, int, int, int, int, int]]] = {
    "gfx942": [
        (256, 256, 16, 8, 8, 2),
        (256, 128, 16, 8, 8, 2),
        (128, 128, 32, 8, 8, 2),
        (128, 64, 32, 8, 8, 2),
        (64, 128, 32, 8, 8, 2),
        (64, 64, 32, 8, 8, 2),
        (64, 64, 32, 8, 8, 3),
    ],
}


def _warppipe_configs_for(heuristic) -> list[tuple[int, int, int, int, int, int]]:
    """Tile pool for the live target.

    Shared by the addmm and bmm heuristics so a new arch pool cannot be wired
    into one loop and missed in the other.
    """
    return heuristic.WARPPIPE_CONFIGS_BY_ARCH.get(
        current_target().key, heuristic.WARPPIPE_CONFIGS
    )


#: AMD_WARP_PIPE.estimate_smem charges only the two multi-buffered operand
#: tiles. The generated kernel also stages the epilogue (and, for the persistent
#: variant, loop state), which on gfx942 was measured to push a 48KB tile to an
#: 81920-byte allocation -- so the tile estimate alone lets configs through that
#: the backend then rejects. Mirrors _SMEM_SAFETY_MARGIN on the Blackwell path,
#: sized from the largest measured gap on MI300X.
#:
#: Charged per arch, and only where that gap was actually measured. gfx950 is
#: deliberately absent: its pool is the tuned production pool, validated on
#: MI350 hardware, and charging gfx942's margin against gfx950's 160KB budget
#: drops five (tile, dtype) combinations that estimate 147456B -- inside the
#: raw budget and demonstrably runnable. An arch with no entry is still checked
#: against its raw budget, which is what removes tiles the backend cannot run.
_AMD_LDS_SAFETY_MARGIN_BY_ARCH: dict[str, int] = {"gfx942": 32768}


def _warppipe_tile_fits(
    block_m: int,
    block_n: int,
    block_k: int,
    num_buffers: int,
    *,
    elem_bytes: int,
    use_async: bool,
) -> bool:
    """Whether a warp-pipe tile fits the *live* target's LDS budget.

    The gfx950_* heuristics register for all of ROCm (``register=IS_ROCM``), so a
    tile sized for gfx950's 160KB reaches gfx942's 64KB unchanged. Without this
    check the oversized candidates are still emitted and the Triton backend then
    rejects them with "out of resource: shared memory", which silently drops TLX
    out of autotune altogether instead of narrowing it to the tiles that fit.
    """
    cfg = resources.AmdWarpPipeConfig(
        block_m=block_m,
        block_n=block_n,
        block_k=block_k,
        num_buffers=num_buffers,
        use_async=use_async,
        elem_bytes=elem_bytes,
    )
    margin = _AMD_LDS_SAFETY_MARGIN_BY_ARCH.get(current_target().key, 0)
    return resources.AMD_WARP_PIPE.validate(cfg, smem_margin=margin)
def _select_group_size_m(M: int, N: int, block_m: int) -> int:
    """
    Select GROUP_SIZE_M based on the golden rule for tile scheduling.

    GROUP_SIZE_M controls how tiles are traversed:
    - GROUP_SIZE_M = 1: Column-major (sweep M first), reuses B tiles
    - GROUP_SIZE_M = large: Row-major (sweep N first), reuses A tiles

    Golden rule:
    - When M >> N: Use small GROUP_SIZE_M to reuse B (smaller dimension)
    - When N >> M: Use large GROUP_SIZE_M to reuse A (smaller dimension)
    - When M ~ N: Use moderate GROUP_SIZE_M for L2 locality
    """
    num_m_tiles = (M + block_m - 1) // block_m
    ratio = M / max(N, 1)

    if ratio > 10:
        # M >> N: sweep M, reuse B
        return 1
    elif ratio < 0.1:
        # N >> M: sweep N, reuse A
        return min(64, num_m_tiles)
    else:
        # Balanced: moderate group size for L2 locality
        return min(8, num_m_tiles)


def _is_config_valid(
    config: dict[str, Any], tma_epilogue_store: bool = False, smem_margin: int = 0
) -> bool:
    """Check if a config is valid based on hardware constraints.

    The epilogue staging buffer is charged only for the TMA store path; see
    ``resources.estimate_smem``.
    """
    return validate_config(
        BlackwellWSGemmConfig.from_dict(config),
        charge_epilogue=tma_epilogue_store,
        split_k=config.get("SPLIT_K", 1),
        smem_margin=smem_margin,
    )


def _fix_config_if_needed(
    config: dict[str, Any], tma_epilogue_store: bool = False
) -> dict[str, Any] | None:
    """
    Return the config if it fits the hardware, else None.

    Despite the name this does not modify the config -- there is no repair
    step. It is a pass/reject gate, and every rejection falls through to the
    candidate scorer in get_heuristic_config.
    """
    if _is_config_valid(config, tma_epilogue_store=tma_epilogue_store):
        return config
    # Config overflows SMEM (e.g., split-K fp32 workspace overhead).
    # Return None so get_heuristic_config falls through to the candidate
    # scorer, and ultimately to the autotuning pool if no scorer config fits.
    return None


def _select_split_k(K: int, block_k: int) -> int:
    """Select split-K factor for undersaturated shapes.

    Tries split factors in order [4, 2, 8]; picks the first where each split
    has at least 4 K-tiles.  Returns 1 if no split factor is suitable.
    """
    k_tiles = _math.ceil(K / block_k)
    for sk in [4, 2, 8]:
        k_tiles_per_split = _math.ceil(k_tiles / sk)
        if k_tiles_per_split * (sk - 1) >= k_tiles:
            continue  # last split would be empty
        if k_tiles // sk >= 4:
            return sk
    return 1


def get_heuristic_config(
    M: int,
    N: int,
    K: int,
    num_sms: int | None = None,
    tma_epilogue_store: bool = False,
) -> dict[str, Any] | None:
    """
    Select optimal GEMM config based on problem shape characteristics.

    This implements heuristic rules for TLX Blackwell GEMM kernel configuration.
    Rules are evaluated in order (first match wins).

    Heuristic Rules Index:
    ----------------------
    Rule 0: Fallback (Candidate Scoring)
        - Condition: No single-config rule matches, or block size validation fails
        - Config: Selected via _candidate_scorer_evaluate()
        - Use case: Edge cases and shapes not covered by explicit rules

    Rule 1a: Tall-M, alt-tiling, moderate M (torchTLX extension)
        - Condition: is_tall_m AND gpu_saturated AND use_alt_tiling AND m_tiles <= num_sms//2
        - Config: (128, 256, 64), 1-CTA, 3 SMEM buffers
        - Use case: Shapes where BN=256 wastes tiles (N<=256, N unaligned, low tile count)

    Rule 1b: Tall-M Low-AI (or alt-tiling fallback)
        - Condition: is_tall_m AND gpu_saturated AND (AI <= 1.5 OR use_alt_tiling)
        - Config: (256, 128, 128), 2-CTA, 2 SMEM buffers, INTERLEAVE=1
        - Use case: Memory-bound tall-M shapes

    Rule 3: Tall-M High-AI, K > N*2
        - Condition: is_tall_m AND gpu_saturated AND AI > 1.5 AND K > N*2
        - Config: (256, 256, 128), 2-CTA, 2 SMEM buffers, EPILOGUE_SUBTILE=4
        - Use case: Compute-bound tall-M with large K relative to N

    Rule 4: Tall-M High-AI, K <= N*2
        - Condition: is_tall_m AND gpu_saturated AND AI > 1.5 AND K <= N*2
        - Config: (256, 256, 64), 2-CTA, 4 SMEM buffers, EPILOGUE_SUBTILE=4, INTERLEAVE=1
        - Use case: Compute-bound tall-M with K similar to or smaller than N

    Rule 5: Undersaturated Large-Output
        - Condition: undersaturated AND MN >= 1M
        - Config: (256, 128, 64), 4 SMEM buffers, EPILOGUE_SUBTILE=8
        - Use case: Large output matrices that don't saturate GPU

    Rule 6: Undersaturated Small-Output
        - Condition: undersaturated AND MN < 1M
        - Config: (128, 64, 128), 4 SMEM buffers
        - Use case: Small output matrices that don't saturate GPU

    Rule 7: GPU-Saturated General (Wide-N)
        - Condition: gpu_saturated AND NOT is_tall_m
        - Config: (256, 256, 64), 1-CTA, 3 SMEM buffers, EPILOGUE_SUBTILE=4, INTERLEAVE=1
        - Use case: GPU-saturated shapes with balanced or wide-N dimensions

    Args:
        M, N, K: GEMM dimensions (A is MxK, B is KxN, C is MxN)
        num_sms: Number of SMs on the GPU. Defaults to the current target's
            SM count (148 on B200, and on a host with no visible device).

    Returns:
        dict: Configuration parameters for the TLX GEMM kernel,
        or None if no valid config can be determined.
    """
    if num_sms is None:
        num_sms = current_target().num_sms

    # --- Compute derived features ---
    mn_ratio = M / max(N, 1)
    is_tall_m = mn_ratio > 4
    is_tall_n = mn_ratio < 0.25

    # Reference block sizes for tile counting
    ref_bm = 256 if is_tall_m else (128 if is_tall_n else 256)
    ref_bn = 128 if is_tall_m else (256 if is_tall_n else 256)

    num_mn_tiles = _math.ceil(M / ref_bm) * _math.ceil(N / ref_bn)
    gpu_saturated = num_mn_tiles >= num_sms
    undersaturated = num_mn_tiles < num_sms
    mn_product = M * N
    is_large_output = mn_product >= 1000000

    config = None

    # --- Rule matching (first match wins) ---

    # Characteristic 1: Tall-M saturated shapes
    if is_tall_m and gpu_saturated:
        arithmetic_intensity = K / max(min(M, N), 1)

        # Check if the default high-AI path (Rule 3: BM=256 BN=256) would
        # be suboptimal.  Three triggers:
        #   1. N <= 256: BN=256 >= N, config would be rejected downstream
        #   2. Few total tiles at BN=256: poor wave efficiency
        #   3. N < 1024 and N not aligned to 256: significant tile waste
        use_alt_tiling = False
        if arithmetic_intensity > 1.5:
            tiles_bn256 = _math.ceil(M / 256) * _math.ceil(N / 256)
            if N <= 256:
                use_alt_tiling = True
            elif tiles_bn256 < 4 * num_sms:
                use_alt_tiling = True
            elif N < 1024 and N % 256 != 0:
                use_alt_tiling = True

        # Rule 1a/1b: Tall-M Low-AI, or high-AI with suboptimal BN=256
        if arithmetic_intensity <= 1.5 or use_alt_tiling:
            m_tiles_256 = _math.ceil(M / 256)
            # Rule 1a: Moderate-M — use BM=128 1-CTA to avoid 2-CTA
            # coordination overhead and improve tile granularity.
            if use_alt_tiling and m_tiles_256 <= num_sms // 2:
                config = {
                    "BLOCK_SIZE_M": 128,
                    "BLOCK_SIZE_N": 256,
                    "BLOCK_SIZE_K": 64,
                    "NUM_SMEM_BUFFERS": 3,
                    "NUM_TMEM_BUFFERS": 2,
                    "NUM_MMA_GROUPS": 1,
                    "EPILOGUE_SUBTILE": 2,
                    "NUM_CTAS": 1,
                    "SPLIT_K": 1,
                    "INTERLEAVE_EPILOGUE": 0,
                }
            # Rule 1b: Large-M — BM=256 2-CTA streams A efficiently.
            else:
                config = {
                    "BLOCK_SIZE_M": 256,
                    "BLOCK_SIZE_N": 128,
                    "BLOCK_SIZE_K": 128,
                    "NUM_SMEM_BUFFERS": 2,
                    "NUM_TMEM_BUFFERS": 2,
                    "NUM_MMA_GROUPS": 2,
                    "EPILOGUE_SUBTILE": 1,
                    "NUM_CTAS": 2,
                    "SPLIT_K": 1,
                    "INTERLEAVE_EPILOGUE": 1,
                }
        # Rule 3: Tall-M High-AI, K > N*2 — large BLOCK_K for fewer K-iterations
        elif K > N * 2:
            config = {
                "BLOCK_SIZE_M": 256,
                "BLOCK_SIZE_N": 256,
                "BLOCK_SIZE_K": 128,
                "NUM_SMEM_BUFFERS": 2,
                "NUM_TMEM_BUFFERS": 1,
                "NUM_MMA_GROUPS": 2,
                "EPILOGUE_SUBTILE": 4,
                "NUM_CTAS": 2,
                "SPLIT_K": 1,
                "INTERLEAVE_EPILOGUE": 0,
            }
        # Rule 4: Tall-M High-AI, K <= N*2 — more SMEM buffers, interleaved epilogue
        else:
            config = {
                "BLOCK_SIZE_M": 256,
                "BLOCK_SIZE_N": 256,
                "BLOCK_SIZE_K": 64,
                "NUM_SMEM_BUFFERS": 4,
                "NUM_TMEM_BUFFERS": 1,
                "NUM_MMA_GROUPS": 2,
                "EPILOGUE_SUBTILE": 4,
                "NUM_CTAS": 2,
                "SPLIT_K": 1,
                "INTERLEAVE_EPILOGUE": 1,
            }

    # Characteristic 2: Undersaturated shapes — use split-K to improve parallelism.
    # The template writes fp32 partials to a workspace; a separate reduction
    # kernel sums the partials after the main GEMM.
    #
    # Note: upstream only returns Rule 5/6 when split_k > 1 and falls through
    # to the candidate scorer otherwise.  torchTLX intentionally returns the
    # config even with split_k=1 to provide a deterministic tile size for
    # undersaturated shapes (the candidate scorer may pick a suboptimal config
    # for these shapes since its wave-efficiency scoring doesn't account for
    # the tile shape preferences encoded in Rules 5/6).
    elif undersaturated and is_large_output:
        block_k = 64
        split_k = _select_split_k(K, block_k)
        # Rule 5: Undersaturated Large-Output
        config = {
            "BLOCK_SIZE_M": 256,
            "BLOCK_SIZE_N": 128,
            "BLOCK_SIZE_K": block_k,
            "NUM_SMEM_BUFFERS": 4,
            "NUM_TMEM_BUFFERS": 2,
            "NUM_MMA_GROUPS": 2,
            "EPILOGUE_SUBTILE": 8,
            "NUM_CTAS": 1,
            "SPLIT_K": split_k,
            "INTERLEAVE_EPILOGUE": 1,
        }
    elif undersaturated and not is_large_output:
        block_k = 128
        split_k = _select_split_k(K, block_k)
        # Rule 6: Undersaturated Small-Output
        config = {
            "BLOCK_SIZE_M": 128,
            "BLOCK_SIZE_N": 64,
            "BLOCK_SIZE_K": block_k,
            "NUM_SMEM_BUFFERS": 4,
            "NUM_TMEM_BUFFERS": 3,
            "NUM_MMA_GROUPS": 2,
            "EPILOGUE_SUBTILE": 1,
            "NUM_CTAS": 1,
            "SPLIT_K": split_k,
            "INTERLEAVE_EPILOGUE": 1,
        }

    # Rule 7: GPU-Saturated General (Wide-N)
    elif gpu_saturated:
        config = {
            "BLOCK_SIZE_M": 256,
            "BLOCK_SIZE_N": 256,
            "BLOCK_SIZE_K": 64,
            "NUM_SMEM_BUFFERS": 3,
            "NUM_TMEM_BUFFERS": 1,
            "NUM_MMA_GROUPS": 2,
            "EPILOGUE_SUBTILE": 4,
            "NUM_CTAS": 1,
            "SPLIT_K": 1,
            "INTERLEAVE_EPILOGUE": 1,
        }

    # Rule 0: Fallback (Candidate Scoring)
    if config is None:
        config = _candidate_scorer_evaluate(M, N, K, num_sms)

    if config is None:
        return None

    # Validate block sizes don't exceed problem dimensions
    block_n = config["BLOCK_SIZE_N"]
    block_k = config["BLOCK_SIZE_K"]

    if block_n >= N or block_k >= K:
        config = _candidate_scorer_evaluate(M, N, K, num_sms)
        if config is None:
            return None
        if config["BLOCK_SIZE_N"] >= N or config["BLOCK_SIZE_K"] >= K:
            return None

    # Validate and fix config if needed
    config = _fix_config_if_needed(config, tma_epilogue_store=tma_epilogue_store)
    if config is None:
        config = _candidate_scorer_evaluate(M, N, K, num_sms)
        if config is not None:
            config = _fix_config_if_needed(
                config, tma_epilogue_store=tma_epilogue_store
            )
        if config is None:
            return None

    # Post-process: add GROUP_SIZE_M and ctas_per_cga
    block_m = config["BLOCK_SIZE_M"]
    num_ctas = config["NUM_CTAS"]
    config["GROUP_SIZE_M"] = _select_group_size_m(M, N, block_m)
    # GROUP_SIZE_M must be a multiple of NUM_CTAS so that consecutive
    # tile_ids (paired CTAs in a cluster) map to the same pid_n.
    if num_ctas > 1:
        gsm = config["GROUP_SIZE_M"]
        config["GROUP_SIZE_M"] = ((gsm + num_ctas - 1) // num_ctas) * num_ctas
    config["ctas_per_cga"] = (num_ctas, 1, 1) if num_ctas > 1 else None

    return config


# --- Candidate scoring (fallback when rules don't match) ---

_CANDIDATES = [
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 128,
        "BLOCK_SIZE_K": 128,
        "NUM_CTAS": 2,
        "NUM_SMEM_BUFFERS": 2,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 1,
    },
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 256,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 3,
        "NUM_TMEM_BUFFERS": 1,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 4,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 128,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 4,
        "NUM_TMEM_BUFFERS": 3,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 1,
    },
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 128,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 2,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 4,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 256,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 2,
        "NUM_SMEM_BUFFERS": 4,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 2,
    },
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 128,
        "NUM_CTAS": 2,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 4,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 128,
        "NUM_CTAS": 2,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 1,
    },
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 128,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 8,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 256,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 3,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 2,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 128,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 4,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 2,
    },
    {
        "BLOCK_SIZE_M": 256,
        "BLOCK_SIZE_N": 128,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 3,
        "NUM_TMEM_BUFFERS": 1,
        "NUM_MMA_GROUPS": 2,
        "EPILOGUE_SUBTILE": 2,
    },
    {
        "BLOCK_SIZE_M": 128,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 1,
    },
    {
        "BLOCK_SIZE_M": 64,
        "BLOCK_SIZE_N": 128,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 5,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 1,
    },
    {
        "BLOCK_SIZE_M": 64,
        "BLOCK_SIZE_N": 64,
        "BLOCK_SIZE_K": 64,
        "NUM_CTAS": 1,
        "NUM_SMEM_BUFFERS": 6,
        "NUM_TMEM_BUFFERS": 2,
        "NUM_MMA_GROUPS": 1,
        "EPILOGUE_SUBTILE": 1,
    },
]


def _candidate_scorer_evaluate(
    M: int, N: int, K: int, num_sms: int
) -> dict[str, Any] | None:
    """Score candidates by wave efficiency and return best."""
    best_config = None
    best_score = float("inf")
    best_waves = float("inf")

    for cfg in _CANDIDATES:
        tile = BlackwellWSGemmConfig.from_dict(cfg)
        bm = tile.block_m
        bn = tile.block_n
        bk = tile.block_k
        num_ctas = tile.num_ctas

        # Resource + structural validity. The epilogue staging buffer is
        # charged unconditionally here: the scorer runs before the store path
        # is known, so the conservative estimate is the right one.
        #
        # ``check_tile_rules`` also rejects pair-CTA candidates with fewer than
        # 128 rows per MMA group. The scorer used to skip that check while
        # ``_is_config_valid`` enforced it, so such a candidate would win here
        # and then be rejected downstream -- and because both of
        # get_heuristic_config's retry paths re-run this same deterministic
        # scorer, the retries returned the identical config and the whole
        # lookup fell through to ``None``.
        if not validate_config(tile, charge_epilogue=True):
            continue

        # Block sizes must be strictly less than problem dimensions for correctness
        if bn >= N or bk >= K:
            continue

        if bm > M * 2:
            continue

        # Wave efficiency scoring
        ctas_m = (M + bm - 1) // bm
        ctas_n = (N + bn - 1) // bn
        ctas_m = ((ctas_m + num_ctas - 1) // num_ctas) * num_ctas
        total_ctas = ctas_m * ctas_n

        if total_ctas == 0:
            continue

        waves = (total_ctas + num_sms - 1) // num_sms
        fractional_waves = total_ctas / num_sms
        score = waves - fractional_waves

        # Consider split-K for undersaturated shapes
        split_k = 1
        num_tiles_m = _math.ceil(M / bm)
        num_tiles_n = _math.ceil(N / bn)
        num_mn_tiles = num_tiles_m * num_tiles_n

        if num_mn_tiles < num_sms:
            k_tiles = _math.ceil(K / bk)
            for sk in [8, 4, 2]:
                k_tiles_per_split = _math.ceil(k_tiles / sk)
                if k_tiles_per_split * (sk - 1) >= k_tiles:
                    continue  # last split would be empty
                if k_tiles >= sk and k_tiles // sk >= 4:
                    sk_ctas_m = ((num_tiles_m + num_ctas - 1) // num_ctas) * num_ctas
                    sk_total_ctas = sk_ctas_m * num_tiles_n * sk
                    sk_waves = (sk_total_ctas + num_sms - 1) // num_sms
                    sk_frac = sk_total_ctas / num_sms
                    sk_score = sk_waves - sk_frac
                    if sk_score < score or (
                        sk_score == score and sk_total_ctas > total_ctas
                    ):
                        score, total_ctas, waves, split_k = (
                            sk_score,
                            sk_total_ctas,
                            sk_waves,
                            sk,
                        )
                    break

        # Selection
        score_slack = 0.1
        if (
            score < best_score - score_slack
            or (score < best_score + score_slack and waves < best_waves)
            or (
                score < best_score + score_slack
                and waves == best_waves
                and num_ctas > 1
            )
        ):
            best_score = score
            best_waves = waves
            best_config = dict(cfg)
            best_config["SPLIT_K"] = split_k
            best_config["INTERLEAVE_EPILOGUE"] = 0

    return best_config


class BlackwellGemmWSConfigMixin(TMATemplateConfigMixin):
    """Mixin for TLX Matmul WS template with TLX-specific parameters and config validation."""

    # Blackwell resource limits, re-exported as class attributes for callers
    # that read them directly. Sourced from the shared arch model rather than
    # respelled here -- see tlx.hw.resources.
    MAX_SHARED_MEMORY = BLACKWELL_LIMITS.on_chip_bytes
    MAX_TMEM_COLUMNS = BLACKWELL_LIMITS.tmem_columns
    MBARRIER_SIZE = resources.MBARRIER_BYTES

    @staticmethod
    def _tile(
        block_m: int,
        block_n: int,
        block_k: int,
        num_smem_buffers: int,
        num_tmem_buffers: int,
        num_mma_groups: int,
        num_ctas: int,
        epilogue_subtile: int,
    ) -> BlackwellWSGemmConfig:
        """Adapt the flat positional signature the validators expose."""
        return BlackwellWSGemmConfig(
            block_m=block_m,
            block_n=block_n,
            block_k=block_k,
            num_smem_buffers=num_smem_buffers,
            num_tmem_buffers=num_tmem_buffers,
            num_mma_groups=num_mma_groups,
            num_ctas=num_ctas,
            epilogue_subtile=epilogue_subtile,
        )

    @staticmethod
    def _is_valid_config(
        block_m: int,
        block_n: int,
        block_k: int,
        num_smem_buffers: int,
        num_tmem_buffers: int,
        num_mma_groups: int,
        num_ctas: int,
        epilogue_subtile: int,
    ) -> bool:
        """
        Check if config is valid based on hardware constraints.
        Based on preprocess_configs from tritonbench/operators/gemm/tlx_matmul.py

        Prunes the autotuning pool, where the store path is not yet known, so
        the epilogue staging buffer is charged unconditionally.

        Returns:
            True if config is valid, False if should be pruned.
        """
        return validate_config(
            BlackwellGemmWSConfigMixin._tile(
                block_m,
                block_n,
                block_k,
                num_smem_buffers,
                num_tmem_buffers,
                num_mma_groups,
                num_ctas,
                epilogue_subtile,
            ),
            charge_epilogue=True,
        )

    # Safety margin (bytes) added to the static SMEM estimate to account for
    # epilogue fusion overhead (alignment padding, extra barriers, etc.) that
    # can push the actual kernel SMEM past the hardware limit at launch time.
    _SMEM_SAFETY_MARGIN = 8192

    @classmethod
    def _is_valid_config_with_margin(
        cls,
        block_m: int,
        block_n: int,
        block_k: int,
        num_smem_buffers: int,
        num_tmem_buffers: int,
        num_mma_groups: int,
        num_ctas: int,
        epilogue_subtile: int,
    ) -> bool:
        """Like _is_valid_config but with a safety margin on SMEM.

        SMEM only: every caller has already run the structural rules and the
        TMEM check, either via ``_is_valid_config`` when the autotuning pool
        was built or via ``_fix_config_if_needed`` on the heuristic config.
        """
        return validate_config(
            cls._tile(
                block_m,
                block_n,
                block_k,
                num_smem_buffers,
                num_tmem_buffers,
                num_mma_groups,
                num_ctas,
                epilogue_subtile,
            ),
            charge_epilogue=True,
            smem_margin=cls._SMEM_SAFETY_MARGIN,
            check_rules=False,
            check_tmem=False,
        )

    @staticmethod
    def _row_major_kwargs(kernel_inputs: KernelInputs) -> dict[str, bool]:
        """A_ROW_MAJOR/B_ROW_MAJOR, spelled exactly as TMATemplateConfigMixin does."""
        assert isinstance(kernel_inputs, MMKernelInputs), "Expect MMKernelInputs"
        strides = kernel_inputs.strides_hinted()
        mat1_inner_dim = tma_inner_dim(strides[kernel_inputs._mat1_idx])
        mat2_inner_dim = tma_inner_dim(strides[kernel_inputs._mat2_idx])
        assert mat1_inner_dim is not None and mat2_inner_dim is not None
        return {
            "A_ROW_MAJOR": mat1_inner_dim == 1,
            "B_ROW_MAJOR": mat2_inner_dim == 1,
        }

    @staticmethod
    def _has_unsupported_layout(kernel_inputs: KernelInputs) -> bool:
        if not isinstance(kernel_inputs, MMKernelInputs):
            return False

        strides = kernel_inputs.strides_hinted()
        return any(
            tma_inner_dim(strides[idx]) is None
            for idx in (kernel_inputs._mat1_idx, kernel_inputs._mat2_idx)
        )

    def _get_template_configs_impl(
        self,
        kernel_inputs: KernelInputs,
        op_name: str,
    ) -> Generator[dict[str, Any], None, None]:
        """
        Generate TLX template configs with TLX-specific parameters,
        adjusting NUM_CTAS based on problem size.

        Behavior by mode:
        - "force": yields a single heuristic config (if available), no autotuning
        - "allow": yields heuristic config + additional autotuning configs from
          self.mm_configs, so TLX competes via autotuning with cublas/triton
        """
        import math

        # Get M, N, K from kernel inputs for compatibility check
        assert isinstance(kernel_inputs, MMKernelInputs), "Expect MMKernelInputs"
        m, n, k = kernel_inputs.mnk_hinted()
        num_sms = get_num_sms()
        is_allow_mode = config.triton.tlx_mode == "allow"

        # Try heuristic config selection first (matches tlx_matmul_ws behavior).
        # Always validate without TMA epilogue store, matching upstream TLX.
        # TMA store adds SMEM overhead that would reject SMEM-tight heuristic
        # configs (e.g. 256x256x64 3-buffer); _yield_tma_variants filters
        # TMA=1 variants that don't fit in SMEM.
        heuristic_config = (
            get_heuristic_config(m, n, k, num_sms, tma_epilogue_store=False)
            if tlx_config.use_heuristic_config
            else None
        )
        if heuristic_config is not None:
            # Convert config keys to template kwargs
            template_kwargs: dict[str, Any] = {
                "BLOCK_M": heuristic_config["BLOCK_SIZE_M"],
                "BLOCK_N": heuristic_config["BLOCK_SIZE_N"],
                "BLOCK_K": heuristic_config["BLOCK_SIZE_K"],
                "GROUP_SIZE_M": heuristic_config["GROUP_SIZE_M"],
                "NUM_SMEM_BUFFERS": heuristic_config["NUM_SMEM_BUFFERS"],
                "NUM_TMEM_BUFFERS": heuristic_config["NUM_TMEM_BUFFERS"],
                "NUM_MMA_GROUPS": heuristic_config["NUM_MMA_GROUPS"],
                "EPILOGUE_SUBTILE": heuristic_config["EPILOGUE_SUBTILE"],
                "BLOCK_M_SPLIT": heuristic_config["BLOCK_SIZE_M"]
                // heuristic_config["NUM_MMA_GROUPS"],
                "slice_size": heuristic_config["BLOCK_SIZE_N"]
                // heuristic_config["EPILOGUE_SUBTILE"],
                "NUM_CTAS": heuristic_config["NUM_CTAS"],
                "SPLIT_K": heuristic_config.get("SPLIT_K", 1),
                "INTERLEAVE_EPILOGUE": heuristic_config.get("INTERLEAVE_EPILOGUE", 0),
                "num_stages": 1,
                "num_warps": 4,
                "NUM_SMS": num_sms,
                # This config is hand-built rather than routed through
                # TMATemplateConfigMixin, so it has to carry the layout flags itself;
                # the autotuning pool below picks them up from super().
                **self._row_major_kwargs(kernel_inputs),
            }

            # Check NUM_CTAS=2 compatibility
            BLOCK_M = template_kwargs["BLOCK_M"]
            BLOCK_N = template_kwargs["BLOCK_N"]
            NUM_CTAS = template_kwargs["NUM_CTAS"]

            if NUM_CTAS == 2:
                num_tiles_m = math.ceil(m / BLOCK_M)
                num_tiles_n = math.ceil(n / BLOCK_N)
                ctas_compatible = (
                    num_tiles_m % 2 == 0 and (num_tiles_m * num_tiles_n) % 2 == 0
                )
                if not ctas_compatible:
                    template_kwargs["NUM_CTAS"] = 1
                    NUM_CTAS = 1

            # In allow mode, validate SMEM with margin before yielding heuristic
            # config — autotuning configs provide fallback if this is skipped.
            # In force mode, always yield since it's the only config.
            BLOCK_K = template_kwargs["BLOCK_K"]
            skip_heuristic = is_allow_mode and not self._is_valid_config_with_margin(
                BLOCK_M,
                BLOCK_N,
                BLOCK_K,
                heuristic_config["NUM_SMEM_BUFFERS"],
                heuristic_config["NUM_TMEM_BUFFERS"],
                heuristic_config["NUM_MMA_GROUPS"],
                NUM_CTAS,
                heuristic_config["EPILOGUE_SUBTILE"],
            )
            heuristic_yielded = False
            if skip_heuristic:
                log.debug(
                    "Heuristic config (%d,%d,%d) exceeds SMEM with margin, skipping",
                    BLOCK_M,
                    BLOCK_N,
                    BLOCK_K,
                )
            else:
                # Add ctas_per_cga for NUM_CTAS=2 mode
                if NUM_CTAS == 2:
                    template_kwargs["ctas_per_cga"] = (2, 1, 1)

                SPLIT_K = template_kwargs.get("SPLIT_K", 1)
                if SPLIT_K > 1:
                    # Split-K writes fp32 partials to workspace via its own TMA path;
                    # TMA_EPILOGUE_STORE controls the non-split-K output store path.
                    template_kwargs["TMA_EPILOGUE_STORE"] = 0
                    yield template_kwargs
                    heuristic_yielded = True
                else:
                    for tma_kwargs in self._yield_tma_variants(template_kwargs):
                        yield tma_kwargs
                        heuristic_yielded = True

            # In force mode, return after yielding the heuristic config.
            # Fall through to autotuning if heuristic was skipped (e.g.
            # config exceeds SMEM with TMA epilogue buffers).
            if not is_allow_mode and heuristic_yielded:
                return

        # Yield autotuning configs from self.mm_configs via the base class pipeline
        for template_kwargs in super()._get_template_configs_impl(
            kernel_inputs,
            op_name,
        ):
            # Add TLX-specific defaults, allowing override from config
            template_kwargs = {
                **template_kwargs,
                "GROUP_SIZE_M": template_kwargs.get("GROUP_SIZE_M", 8),
                "NUM_SMEM_BUFFERS": template_kwargs.get("NUM_SMEM_BUFFERS", 3),
                "NUM_TMEM_BUFFERS": template_kwargs.get("NUM_TMEM_BUFFERS", 2),
                "EPILOGUE_SUBTILE": template_kwargs.get("EPILOGUE_SUBTILE", 1),
                "NUM_MMA_GROUPS": template_kwargs.get("NUM_MMA_GROUPS", 1),
                "NUM_CTAS": template_kwargs.get("NUM_CTAS", 1),
                "SPLIT_K": template_kwargs.get("SPLIT_K", 1),
                "INTERLEAVE_EPILOGUE": template_kwargs.get("INTERLEAVE_EPILOGUE", 0),
            }
            template_kwargs["BLOCK_M_SPLIT"] = (
                template_kwargs["BLOCK_M"] // template_kwargs["NUM_MMA_GROUPS"]
            )
            template_kwargs["slice_size"] = (
                template_kwargs["BLOCK_N"] // template_kwargs["EPILOGUE_SUBTILE"]
            )

            BLOCK_M = template_kwargs["BLOCK_M"]
            BLOCK_N = template_kwargs["BLOCK_N"]
            BLOCK_K = template_kwargs["BLOCK_K"]
            NUM_CTAS = template_kwargs["NUM_CTAS"]

            # Skip configs where block sizes >= problem dimensions (causes accuracy issues)
            if BLOCK_N >= n or BLOCK_K >= k:
                continue

            # Interleaved epilogue hardcodes two MMA groups (buf_idx_0/1).
            if (
                template_kwargs["INTERLEAVE_EPILOGUE"]
                and template_kwargs["NUM_MMA_GROUPS"] != 2
            ):
                continue

            # 2-CTA cluster configs cause illegal memory access during
            # autotuning for tall-M shapes.  The heuristic path selects
            # 2-CTA with shape guards; the autotuning pool uses 1-CTA.
            if NUM_CTAS == 2:
                template_kwargs = {**template_kwargs, "NUM_CTAS": 1}
                NUM_CTAS = 1

            # Re-validate SMEM with actual NUM_CTAS (may have changed above).
            # Use a safety margin to account for epilogue fusion overhead that
            # the static estimate doesn't capture (alignment, extra barriers).
            NUM_SMEM_BUFFERS = template_kwargs["NUM_SMEM_BUFFERS"]
            NUM_TMEM_BUFFERS = template_kwargs["NUM_TMEM_BUFFERS"]
            NUM_MMA_GROUPS = template_kwargs["NUM_MMA_GROUPS"]
            EPILOGUE_SUBTILE = template_kwargs["EPILOGUE_SUBTILE"]
            if not self._is_valid_config_with_margin(
                BLOCK_M,
                BLOCK_N,
                BLOCK_K,
                NUM_SMEM_BUFFERS,
                NUM_TMEM_BUFFERS,
                NUM_MMA_GROUPS,
                NUM_CTAS,
                EPILOGUE_SUBTILE,
            ):
                continue

            # Add ctas_per_cga for NUM_CTAS=2 mode
            if NUM_CTAS == 2:
                template_kwargs = {
                    **template_kwargs,
                    "ctas_per_cga": (2, 1, 1),
                }

            # Yield TMA epilogue store variant(s)
            yield from self._yield_tma_variants(template_kwargs)

    @staticmethod
    def _yield_tma_variants(
        template_kwargs: dict[str, Any],
    ) -> Generator[dict[str, Any], None, None]:
        """Yield TMA_EPILOGUE_STORE=1 (preferred) or TMA=0 fallback.

        Upstream TLX always uses TMA descriptor stores for the epilogue.
        tl.store is incompatible with NUM_CTAS=2 (MultiCTAReduction pass
        can't distribute direct stores across CTAs), so 2-CTA configs
        must use TMA and are skipped if they don't fit in SMEM.

        For 1-CTA configs, fall back to TMA=0 (tl.store) when TMA=1
        exceeds SMEM — this can happen when epilogue fusion adds SMEM
        for fused tensors (e.g. bias) beyond what the base estimate covers."""
        config_dict = {
            "BLOCK_SIZE_M": template_kwargs["BLOCK_M"],
            "BLOCK_SIZE_N": template_kwargs["BLOCK_N"],
            "BLOCK_SIZE_K": template_kwargs["BLOCK_K"],
            "NUM_SMEM_BUFFERS": template_kwargs["NUM_SMEM_BUFFERS"],
            "NUM_TMEM_BUFFERS": template_kwargs["NUM_TMEM_BUFFERS"],
            "NUM_MMA_GROUPS": template_kwargs["NUM_MMA_GROUPS"],
            "EPILOGUE_SUBTILE": template_kwargs["EPILOGUE_SUBTILE"],
            "NUM_CTAS": template_kwargs["NUM_CTAS"],
            "SPLIT_K": template_kwargs.get("SPLIT_K", 1),
        }
        num_ctas = template_kwargs.get("NUM_CTAS", 1)
        if num_ctas == 1:
            # For 1-CTA, use a margin to account for epilogue fusion SMEM
            # (e.g. bias buffer ~4-5KB) that the base formula doesn't capture.
            # Without this, TMA=1 compiles OK during benchmarking (no fusion)
            # but can fail after fusion adds SMEM in the final codegen.
            _TMA_SMEM_MARGIN = 8192
            if _is_config_valid(
                config_dict, tma_epilogue_store=True, smem_margin=_TMA_SMEM_MARGIN
            ):
                yield {**template_kwargs, "TMA_EPILOGUE_STORE": 1}
            else:
                yield {**template_kwargs, "TMA_EPILOGUE_STORE": 0}
        else:
            # 2-CTA requires TMA (tl.store incompatible with MultiCTAReduction)
            if _is_config_valid(config_dict, tma_epilogue_store=True):
                yield {**template_kwargs, "TMA_EPILOGUE_STORE": 1}


def _gfx950_static_tn_problem(kernel_inputs, dtypes):
    if not isinstance(kernel_inputs, MMKernelInputs) or not _is_gfx950():
        return None
    dtype = kernel_inputs.dtype(kernel_inputs._mat1_idx)
    if dtype not in dtypes or kernel_inputs.dtype(kernel_inputs._mat2_idx) != dtype:
        return None

    m, n, k = kernel_inputs.mnk_symbolic()
    strides = kernel_inputs.strides_hinted()
    a_strides = strides[kernel_inputs._mat1_idx]
    b_strides = strides[kernel_inputs._mat2_idx]
    values = (m, n, k, *a_strides[-2:], *b_strides[-2:])
    if not all(isinstance(value, (int, sympy.Integer)) for value in values):
        return None

    m, n, k, stride_am, stride_ak, stride_bk, stride_bn = (
        int(value) for value in values
    )
    if min(m, n, k, stride_am, stride_ak, stride_bk, stride_bn) <= 0:
        return None
    if stride_ak != 1 or stride_bk != 1:
        return None

    out_dtype = kernel_inputs.out_dtype()
    int32_max = torch.iinfo(torch.int32).max
    # `tt.pointer_range=32` is a byte-range promise for A, B, and the
    # contiguous output, not merely a bound on their element offsets.
    a_span_bytes = ((m - 1) * stride_am + k) * dtype.itemsize
    b_span_bytes = (k + (n - 1) * stride_bn) * dtype.itemsize
    c_span_bytes = m * n * out_dtype.itemsize
    if max(a_span_bytes, b_span_bytes, c_span_bytes) > int32_max:
        return None
    return m, n, k, out_dtype


_GFX950_REGISTER_BLOCK_M = 256
_GFX950_REGISTER_BLOCK_K = 64
_GFX950_REGISTER_NUM_CU = 256
_GFX950_REGISTER_MIN_KTILES_PER_SPLIT = 16


def _gfx950_register_cdiv(value, divisor):
    return (value + divisor - 1) // divisor


def _gfx950_register_split_k_for(grid_mn, k):
    min_ks = (
        _GFX950_REGISTER_MIN_KTILES_PER_SPLIT
        * _GFX950_REGISTER_BLOCK_K
    )
    best = 1
    for split_k in range(2, _GFX950_REGISTER_NUM_CU // grid_mn + 1):
        split_size = k // split_k
        if (
            k % split_k == 0
            and split_size >= min_ks
            and split_size % _GFX950_REGISTER_BLOCK_K == 0
        ):
            best = split_k
    return best


def _gfx950_register_default_lds_block_m(m, n, k):
    large_grid = _gfx950_register_cdiv(
        m, 256
    ) * _gfx950_register_cdiv(n, 256)
    large_fill = large_grid * _gfx950_register_split_k_for(large_grid, k)
    if large_fill >= _GFX950_REGISTER_NUM_CU // 2:
        return 256
    small_grid = _gfx950_register_cdiv(
        m, 128
    ) * _gfx950_register_cdiv(n, 128)
    small_fill = small_grid * _gfx950_register_split_k_for(small_grid, k)
    return 128 if small_fill > large_fill else 256


def _gfx950_register_full_grid_config(m, n, k):
    small_grid = _gfx950_register_cdiv(
        m, 128
    ) * _gfx950_register_cdiv(n, 128)
    large_grid = _gfx950_register_cdiv(
        m, 256
    ) * _gfx950_register_cdiv(n, 256)
    if not (
        k > 512
        and k % _GFX950_REGISTER_BLOCK_K
        == _GFX950_REGISTER_BLOCK_K // 2
        and large_grid < _GFX950_REGISTER_NUM_CU <= small_grid
    ):
        return None
    return {
        "BLOCK_M": 128,
        "BLOCK_N": 128,
        "BLOCK_K": 64,
        "GROUP_M": 8,
        "NUM_XCDS": 8,
        "matrix_instr_nonkdim": 16,
        "waves_per_eu": 0,
        "kpack": 1,
        "num_warps": 4,
        "num_stages": 4,
    }


def _gfx950_register_intermediate_config(m, n, k):
    if n >= 2 * k:
        block_m, block_n, block_k = 128, 128, 128
        group_m, num_warps, num_stages = 16, 8, 2
    elif (
        k >= 2 * n
        and 4 * m < 3 * _gfx950_register_cdiv(m, 128) * 128
    ):
        block_m, block_n, block_k = 64, 32, 128
        group_m, num_warps, num_stages = 8, 4, 2
    elif k >= 2 * n:
        block_m, block_n, block_k = 128, 64, 128
        group_m, num_warps, num_stages = 4, 8, 3
    else:
        block_m, block_n, block_k = 128, 64, 64
        group_m, num_warps, num_stages = 4, 4, 3
    grid_mn = _gfx950_register_cdiv(
        m, block_m
    ) * _gfx950_register_cdiv(n, block_n)
    return {
        "BLOCK_M": block_m,
        "BLOCK_N": block_n,
        "BLOCK_K": block_k,
        "GROUP_M": group_m,
        "NUM_XCDS": 8 if grid_mn >= _GFX950_REGISTER_NUM_CU else 1,
        "matrix_instr_nonkdim": 16 if block_m == 64 else 32,
        "waves_per_eu": 0,
        "kpack": 1,
        "num_warps": num_warps,
        "num_stages": num_stages,
    }


def _gfx950_register_plan_for(m, n, k):
    config = _gfx950_register_full_grid_config(m, n, k)
    if config is not None:
        return config

    block_m = _gfx950_register_default_lds_block_m(m, n, k)
    padded_m = _gfx950_register_cdiv(m, block_m) * block_m
    is_intermediate_m = (
        _GFX950_REGISTER_BLOCK_M // 4
        < m
        < 4 * _GFX950_REGISTER_BLOCK_M
    )
    has_high_m_padding = 4 * m < 3 * padded_m
    if not is_intermediate_m or (
        block_m == _GFX950_REGISTER_BLOCK_M and not has_high_m_padding
    ):
        return None
    return _gfx950_register_intermediate_config(m, n, k)


class _Gfx950InterWaveTemplateConfigHeuristic(ROCmMMTemplateConfigHeuristic):
    """Shared config gate for the gfx950 a16w16 inter-wave kernel.

    The reference kernel consumes row-major A directly and relies on a fixed
    two-buffer, four-quadrant LDS layout. It accepts either row-major B or the
    column-major B view produced by nn.Linear weights.
    """

    # (BLOCK_M, BLOCK_N, BLOCK_K, GROUP_M, num_warps, waves_per_eu, NUM_XCDS)
    INTERWAVE_CONFIGS = [
        (256, 256, 64, 4, 8, 0, 8),
        (256, 256, 64, 4, 8, 0, 1),
        (128, 256, 64, 1, 8, 0, 1),
        (128, 128, 64, 4, 8, 0, 8),
        (128, 128, 64, 1, 4, 0, 1),
        (128, 128, 64, 1, 4, 1, 1),
        (128, 128, 64, 8, 4, 0, 1),
        (128, 128, 64, 16, 4, 0, 1),
    ]

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        if not isinstance(kernel_inputs, MMKernelInputs) or not _is_gfx950():
            return
        if kernel_inputs.dtype(kernel_inputs._mat1_idx) not in (
            torch.float16,
            torch.bfloat16,
        ):
            return

        m, n, k = kernel_inputs.mnk_symbolic()
        strides = kernel_inputs.strides_hinted()
        a_strides = strides[kernel_inputs._mat1_idx]
        b_strides = strides[kernel_inputs._mat2_idx]
        static_values = (n, k, *a_strides[-2:], *b_strides[-2:])
        if not all(isinstance(value, (int, sympy.Integer)) for value in static_values):
            return

        sizevars = V.graph.sizevars
        m_is_static = isinstance(m, (int, sympy.Integer))
        m_int = _sizevar_hint(sizevars, m, -1)
        if m_int <= 0:
            return
        n_int, k_int, stride_am, stride_ak, stride_bk, stride_bn = (
            int(value) for value in static_values
        )
        b_is_row_major = stride_bn == 1
        b_is_col_major = stride_bk == 1
        if stride_ak != 1 or not (b_is_row_major or b_is_col_major):
            return

        itemsize = torch.finfo(kernel_inputs.dtype(kernel_inputs._mat1_idx)).bits // 8
        b_row_stride = stride_bk if b_is_row_major else stride_bn
        if stride_am * itemsize % 16 != 0 or b_row_stride * itemsize % 16 != 0:
            return

        int32_max = 2**31 - 1
        max_a_offset = (m_int - 1) * stride_am + (k_int - 1) * stride_ak
        max_b_offset = (k_int - 1) * stride_bk + (n_int - 1) * stride_bn
        if (
            max_a_offset >= int32_max
            or max_b_offset >= int32_max
            or not sizevars.guard_or_false(
                sympy.Lt((m - 1) * stride_am + (k_int - 1) * stride_ak, int32_max)
            )
        ):
            return

        out_dtype = kernel_inputs.out_dtype()
        for (
            block_m,
            block_n,
            block_k,
            group_m,
            num_warps,
            waves_per_eu,
            config_num_xcds,
        ) in self.INTERWAVE_CONFIGS:
            if n_int % block_n != 0 or k_int < 2 * block_k:
                continue

            selected_group_m = (
                4
                if m_int == n_int and k_int >= 8192
                else (2 if m_int <= 1024 and n_int >= 16384 else group_m)
            )
            num_xcds = 1 if m_int == n_int and k_int >= 8192 else config_num_xcds
            triton_config = self.triton_config(
                1,
                num_warps,
                BLOCK_M=block_m,
                BLOCK_N=block_n,
                BLOCK_K=block_k,
                GROUP_M=selected_group_m,
                NUM_XCDS=num_xcds,
                B_COL_MAJOR=b_is_col_major and not b_is_row_major,
                HAS_M_TAIL=not m_is_static or m_int % block_m != 0,
                HAS_REGISTER_TAIL=k_int % (2 * block_k) != 0,
                matrix_instr_nonkdim=16,
                waves_per_eu=waves_per_eu,
                kpack=get_default_kpack(block_k),
                llvm_fn_attrs=(("amdgpu-agpr-alloc", "0,0"),),
            )
            yield self._convert_config_to_template_kwargs(
                triton_config, m, n, k, out_dtype
            )


@register_template_heuristic(
    gfx950_mm_interwave_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="mm",
)
class Gfx950MMInterWaveTemplateConfigHeuristic(
    _Gfx950InterWaveTemplateConfigHeuristic
):
    """Plain-MM heuristic for the gfx950 inter-wave kernel."""


@register_template_heuristic(
    gfx950_mm_local_split_u_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="mm",
)
class Gfx950MMLocalSplitUTemplateConfigHeuristic(
    ROCmMMTemplateConfigHeuristic
):
    """Offer LocalSplitU only for its two validated small-M shapes."""

    # (M, N, K): (TILE_M, TILE_N, LOCAL_SPLIT_U, WAVE_K, K_WIDTH)
    LOCAL_SPLIT_U_CONFIGS = {
        (7, 8192, 2048): (16, 32, 16, 32, 8),
        (7, 2048, 4096): (16, 16, 4, 256, 8),
    }

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        if op_name != "mm":
            return
        problem = _gfx950_static_tn_problem(
            kernel_inputs,
            (torch.float16,),
        )
        if problem is None:
            return
        m, n, k, out_dtype = problem
        plan = self.LOCAL_SPLIT_U_CONFIGS.get((m, n, k))
        if plan is None:
            return
        tile_m, tile_n, local_split_u, wave_k, k_width = plan
        triton_config = self.triton_config(
            1,
            local_split_u,
            BLOCK_M=tile_m,
            BLOCK_N=tile_n,
            BLOCK_K=wave_k,
            TILE_M=tile_m,
            TILE_N=tile_n,
            LOCAL_SPLIT_U=local_split_u,
            WAVE_K=wave_k,
            K_WIDTH=k_width,
            matrix_instr_nonkdim=16,
            waves_per_eu=0,
            kpack=1,
            sink_insts_to_avoid_spills=True,
            inductor_32bit_pointer_range=("arg_A", "arg_B", "out_ptr*"),
        )
        yield self._convert_config_to_template_kwargs(
            triton_config,
            m,
            n,
            k,
            out_dtype,
        )


@register_template_heuristic(
    gfx950_mm_register_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="mm",
)
class Gfx950MMRegisterTemplateConfigHeuristic(ROCmMMTemplateConfigHeuristic):
    """Offer the register fallback only when its geometry policy selects it."""

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        if op_name != "mm":
            return
        problem = _gfx950_static_tn_problem(
            kernel_inputs,
            (torch.float16, torch.bfloat16),
        )
        if problem is None:
            return
        m, n, k, out_dtype = problem
        plan = _gfx950_register_plan_for(m, n, k)
        if plan is None:
            return

        disable_agpr = (k == 256 and n > 256) or (
            k > 512
            and (k % 64 != 0 or m * n <= 2 * 1024 * 1024)
        )
        triton_config = self.triton_config(
            plan["num_stages"],
            plan["num_warps"],
            BLOCK_M=plan["BLOCK_M"],
            BLOCK_N=plan["BLOCK_N"],
            BLOCK_K=plan["BLOCK_K"],
            GROUP_M=plan["GROUP_M"],
            NUM_XCDS=plan["NUM_XCDS"],
            matrix_instr_nonkdim=plan["matrix_instr_nonkdim"],
            waves_per_eu=plan["waves_per_eu"],
            kpack=plan["kpack"],
            llvm_fn_attrs=(
                (("amdgpu-agpr-alloc", "0,0"),)
                if disable_agpr
                else ()
            ),
            reverse_local_assignment=(
                plan["BLOCK_K"] == 128 and plan["num_stages"] == 3
            ),
            inductor_32bit_pointer_range=("arg_A", "arg_B", "out_ptr*"),
        )
        yield self._convert_config_to_template_kwargs(
            triton_config,
            m,
            n,
            k,
            out_dtype,
        )


@register_template_heuristic(
    gfx950_mm_persistent_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="mm",
)
class Gfx950MMPersistentTemplateConfigHeuristic(
    ROCmMMTemplateConfigHeuristic
):
    """Offer the N160/N192 persistent kernels only for their tuned shapes."""

    PERSISTENT_CONFIGS = {
        (1024, 20480, 6144): 160,
        (1024, 24576, 6144): 192,
    }

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        if op_name != "mm":
            return
        problem = _gfx950_static_tn_problem(
            kernel_inputs,
            (torch.float16,),
        )
        if problem is None:
            return
        m, n, k, out_dtype = problem
        block_n = self.PERSISTENT_CONFIGS.get((m, n, k))
        if block_n is None:
            return

        triton_config = self.triton_config(
            1,
            4,
            BLOCK_M=256,
            BLOCK_N=block_n,
            BLOCK_K=64,
            NUM_PROGRAMS=256,
            matrix_instr_nonkdim=16,
            enable_sched_group_barrier_scheduler=True,
            sched_group_barrier_mfma_per_dwordx4=1,
            regclass_priority_trumps_globalness=True,
            reverse_local_assignment=True,
            inductor_32bit_pointer_range=("arg_A", "arg_B", "out_ptr*"),
        )
        yield self._convert_config_to_template_kwargs(
            triton_config,
            m,
            n,
            k,
            out_dtype,
        )


@register_template_heuristic(
    gfx950_addmm_interwave_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="addmm",
)
class Gfx950AddMMInterWaveTemplateConfigHeuristic(
    AddMMConfigMixin, _Gfx950InterWaveTemplateConfigHeuristic
):
    """AddMM heuristic for the gfx950 inter-wave kernel."""


@register_template_heuristic(
    gfx950_addmm_warppipe_template.uid, "cuda", register=IS_ROCM, op_name="addmm"
)
class Gfx950AddMMWarpPipeConfigHeuristic(
    AddMMConfigMixin, ROCmMMTemplateConfigHeuristic
):
    """TLX warp-pipelined addmm heuristic for ROCm (col-major B, MI350X/gfx950).

    Hand-pipelined (num_stages=1): async-prefetches NUM_BUFFERS K-tiles into multi-buffered
    LDS and overlaps the loads with the MFMA via tlx.warp_pipeline_stage. Configs are the
    standalone MI350X winners. Correctness requires K_ITERS > NUM_BUFFERS, so a config is
    emitted only when cdiv(K, BLOCK_K) > NUM_BUFFERS is statically known (also declines
    dynamic/unknown K). The kernel needs col-major B; adjust_kernel_inputs enforces it
    (the col-major prep that used to live in OSS tuned_addmm).
    """

    # (BLOCK_M, BLOCK_N, BLOCK_K, GROUP_M, num_warps, NUM_BUFFERS)
    # BLOCK_N=256 tiles mirror the amd_addmm_glu tutorial winners for the M=1024
    # regime; on gfx950 they beat the BLOCK_N<=128 tiles on large-N shapes (e.g.
    # 1024x22272x1024 reaches ~98% of rocBLAS, up from ~92%). LDS: (128x256x64,NB2)
    # = 96KB, (128x256x32,NB3) = 72KB -- both fit gfx950 (256x256x64 does not at
    # NB3, where it needs 192KB; at NB2 it would fit).
    # (128x256x64,NB3) = 144KB fits gfx950's 160KB (occupancy 1); it is the deeper-
    # prefetch tile that won the standalone split-K sweep on low-occupancy large-K
    # (e.g. 1024x6144x22272 at SK=4), which the NB=2 variant alone could not reach.
    #
    # These LDS figures are no longer hand-arithmetic only: resources.AMD_WARP_PIPE
    # models the same allocation and reproduces all three, and
    # test_every_shipped_warppipe_config_fits_gfx950 asserts no entry below
    # exceeds the budget. Use resources.AMD_WARP_PIPE.estimate_smem when adding a
    # config rather than recomputing by hand.
    WARPPIPE_CONFIGS = [
        (64, 64, 128, 8, 8, 3),
        (64, 64, 64, 8, 8, 3),
        (128, 128, 64, 8, 8, 2),
        (64, 128, 64, 8, 8, 2),
        (128, 256, 64, 8, 8, 2),
        (128, 256, 64, 8, 8, 3),
        (128, 256, 32, 8, 8, 3),
    ]

    WARPPIPE_CONFIGS_BY_ARCH = ADDMM_WARPPIPE_CONFIGS_BY_ARCH

    def adjust_kernel_inputs(
        self, kernel_inputs: KernelInputs, op_name: str
    ) -> KernelInputs:
        # The warp-pipe kernel async-loads B as (BLOCK_N, BLOCK_K) with K contiguous, so it
        # requires col-major B (stride_bk == 1). REQUIRE it here (free for an nn.Linear weight)
        # rather than gate on the current -- possibly unfrozen -- stride; this replaces the
        # require_stride_order that used to live in OSS tuned_addmm.
        from torch._inductor.ir import ExternKernel

        kernel_inputs = super().adjust_kernel_inputs(kernel_inputs, op_name)
        if not isinstance(kernel_inputs, MMKernelInputs):
            return kernel_inputs
        nodes = list(kernel_inputs.nodes())
        mat2_idx = kernel_inputs._mat2_idx
        nodes[mat2_idx] = ExternKernel.require_stride_order(nodes[mat2_idx], [0, 1])
        return MMKernelInputs(
            nodes,
            scalars=kernel_inputs._scalars,
            out_dtype=kernel_inputs.out_dtype(),
            mat1_idx=kernel_inputs._mat1_idx,
            mat2_idx=mat2_idx,
        )

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        import sympy
        from torch._inductor.virtualized import V

        if not isinstance(kernel_inputs, MMKernelInputs):
            raise AssertionError(f"{self.__class__.__name__} requires MMKernelInputs")
        # The warp-pipe win is on fp16/bf16 latency-bound addmm; skip other dtypes. dtype()
        # defaults to input 0 = the bias for addmm, so check mat1 (the matrix operand) instead
        # so an fp32 bias doesn't wrongly decline a bf16/fp16 addmm.
        if kernel_inputs.dtype(kernel_inputs._mat1_idx) not in (
            torch.float16,
            torch.bfloat16,
        ):
            return
        m, n, k = kernel_inputs.mnk_symbolic()
        out_dtype = kernel_inputs.out_dtype()
        sizevars = V.graph.sizevars
        # async_load lowers to a 32-bit block pointer, so this template is only valid when M*K
        # and N*K fit int32. Use optimization_hint (not statically_known) so dynamic/symbolic M
        # is allowed via the example-input hint -- the int32 buffer-index cast keeps it correct
        # under AOTI dynamic shapes.
        int32_max = 2**31 - 1
        if not (
            _sizevar_hint(sizevars, m * k, int32_max) < int32_max
            and _sizevar_hint(sizevars, n * k, int32_max) < int32_max
        ):
            return
        # DUAL PATH by K alignment (the USE_ASYNC constexpr picks the template branch), mirroring
        # the bmm template: (K*itemsize) % 16 == 0 (K % 8 for fp16/bf16) -> USE_ASYNC=1, the fast
        # direct-to-LDS async_load warp-pipe (+ optional split-K). Otherwise (unaligned/odd/sliced/
        # small or dynamic K, which the direct-to-LDS async_copy can't legalize on CDNA4) ->
        # USE_ASYNC=0, the register-path fallback (tl.load->tl.dot, auto-pipelined, SPLIT_K=1) so
        # those addmm shapes still get a Triton candidate instead of only aten (T280910119).
        itemsize = torch.finfo(kernel_inputs.dtype(kernel_inputs._mat1_idx)).bits // 8
        use_async = sizevars.statically_known_true(
            sympy.Eq(sympy.Mod(k * itemsize, 16), 0)
        )
        num_xcds = _amd_num_xcds()
        # split-K only helps grids that leave CUs idle. NUM_SMS is the device CU count
        # (get_num_sms() maps to multi_processor_count = CUs on ROCm; 256 on gfx950/MI350X);
        # a grid with fewer MN tiles than this is undersaturated and benefits from
        # partitioning K across extra programs (summed by _reduce_k_kernel).
        NUM_SMS = get_num_sms()
        # split-K bypasses store_output's bias epilogue; the reduction re-adds only a
        # plain bias (i.e. alpha*(A@B) + beta*bias with alpha=beta=1). Restrict split-K
        # to that case -- unit-scalar addmm and plain mm both qualify. sympy Symbol == 1
        # returns a plain False, so this stays safe for symbolic scalars.
        scalars = getattr(kernel_inputs, "_scalars", None) or {}
        # Split-K is opt-in via TORCHINDUCTOR_TLX_SPLIT_K=1 (default off). It was gated
        # because autotune scored each addmm candidate on the GEMM kernel's own time only
        # and excluded the separate reduce_k kernel, so a split-K TLX addmm could beat
        # rocBLAS on the GEMM yet be net-slower e2e (HIM: split-K on 46.4K vs off 47.6K
        # qps T2). TritonTemplateCaller.benchmark now charges every SPLIT_K > 1 candidate
        # for its measured reducer (see _tlx_caller_benchmark and
        # reduce_k.reduce_k_cost_ms), which removes that asymmetry -- the default flip is
        # a follow-up so it can be A/B'd on its own. Correctness also requires
        # alpha == beta == 1.
        allow_split_k = (
            scalars.get("alpha", 1) == 1
            and scalars.get("beta", 1) == 1
            and os.environ.get("TORCHINDUCTOR_TLX_SPLIT_K", "0") == "1"
        )
        m_hint = sizevars.optimization_hint(m, fallback=NUM_SMS)
        n_hint = sizevars.optimization_hint(n, fallback=NUM_SMS)
        for (
            block_m,
            block_n,
            block_k,
            group_m,
            num_warps,
            num_buffers,
        ) in _warppipe_configs_for(self):
            # MFMA requires block_m/block_n be multiples of matrix_instr_nonkdim (16).
            if block_m % 16 != 0 or block_n % 16 != 0:
                continue
            if not _warppipe_tile_fits(
                block_m,
                block_n,
                block_k,
                num_buffers,
                elem_bytes=itemsize,
                use_async=use_async,
            ):
                continue
            if use_async:
                # async warp-pipeline correctness guard: K_ITERS > NUM_BUFFERS (well-formed
                # prologue/drain). SPLIT_K=1 always; add split candidates for undersaturated grids
                # only when each split still runs K_ITERS/SPLIT_K > NUM_BUFFERS iters (k > NB*BK*SK).
                if not sizevars.statically_known_true(sympy.Gt(k, num_buffers * block_k)):
                    continue
                tiles = ((m_hint + block_m - 1) // block_m) * (
                    (n_hint + block_n - 1) // block_n
                )
                split_ks = [1]
                if allow_split_k and tiles < NUM_SMS:
                    for sk in (2, 4, 8):
                        # Cap at ~4 waves (memory-bound large-K sweet spot is often >1 wave;
                        # e.g. 1024x6144x22272 at SK=4 -> 768 wg / 3 waves).
                        if tiles * sk > 4 * NUM_SMS:
                            break
                        # correctness: balanced K-partition gives each split base = K_ITERS // SK
                        # iters; require base > NUM_BUFFERS (k > (NUM_BUFFERS+1)*BLOCK_K*SK).
                        if sizevars.statically_known_true(
                            sympy.Gt(k, (num_buffers + 1) * block_k * sk)
                        ):
                            split_ks.append(sk)
            else:
                # register path: no prologue -> handles ANY K (odd/sliced/small/dynamic); no split-K
                # (its reduction path is only wired for the async warp-pipe), so SPLIT_K=1 only.
                split_ks = [1]
            for split_k in split_ks:
                triton_config = self.triton_config(
                    # async is hand-pipelined (num_stages=1, auto software-pipelining off); the
                    # register path relies on the auto-pipeliner (num_stages=3) to overlap tl.loads.
                    1 if use_async else 3,
                    num_warps,
                    BLOCK_M=block_m,
                    BLOCK_N=block_n,
                    BLOCK_K=block_k,
                    GROUP_M=group_m,
                    NUM_BUFFERS=num_buffers,
                    NUM_XCDS=num_xcds,
                    SPLIT_K=split_k,
                    USE_ASYNC=use_async,
                    matrix_instr_nonkdim=16,
                    waves_per_eu=0,
                    kpack=get_default_kpack(block_k),
                )
                yield self._convert_config_to_template_kwargs(
                    triton_config, m, n, k, out_dtype
                )


@register_template_heuristic(
    gfx950_bmm_warppipe_template.uid, "cuda", register=IS_ROCM, op_name="bmm"
)
class Gfx950BMMWarpPipeConfigHeuristic(ROCmMMTemplateConfigHeuristic):
    """TLX warp-pipelined bmm heuristic for ROCm (MI350X/gfx950).

    Same warp-pipe core as the addmm (async_load prefetch into multi-buffered LDS + MFMA via
    tlx.warp_pipeline_stage), plus a batch axis and a per-batch int64 base advance. No bias, no
    col-major transpose (bmm B is [BATCH,K,N] row-major), no split-K -- a plain data-parallel
    baseline for Inductor autotune iteration.

    Dual path selected by K's 16-byte alignment (the template's USE_ASYNC constexpr):
      * (K*itemsize) % 16 == 0 (K % 8 for fp16/bf16): USE_ASYNC=1, the direct-to-LDS async_load
        warp-pipe (needs K_ITERS = K // BLOCK_K >= NUM_BUFFERS for a well-formed prologue; the
        K % BLOCK_K remainder is a sync-tail).
      * otherwise (unaligned K -- the direct-to-LDS async_copy cannot legalize on CDNA4 -- or
        dynamic K): USE_ASYNC=0, the register-path fallback (tl.load->tl.dot, auto-pipelined),
        correct for ANY K (T280910119). Common gate (fp16/bf16 only): per-batch M*K and N*K fit
        int32 (the within-batch offset is int32 on both paths).
    """

    # (BLOCK_M, BLOCK_N, BLOCK_K, GROUP_M, num_warps, NUM_BUFFERS)
    WARPPIPE_CONFIGS = [
        # BLOCK_K=32 tiles: the register-path (odd-K) winners. On the production
        # compression bmm (1024x1195x2309, odd K -> register branch) the bare register
        # prototype's autotune optimum is 256x256x32 (~0.80x hipBLASLt); the template
        # previously offered only BLOCK_K in {64,128} and stalled at 256x256x64 (0.64x).
        # Finer K granularity cuts the K%BLOCK_K tail waste and schedules the register
        # path better. (NUM_BUFFERS is moot on the register path -- it allocates no LDS
        # multi-buffer; matters only if the async branch selects these on an aligned-K
        # shape, where LDS still fits gfx950's 160KB. resources.AMD_WARP_PIPE models
        # both branches: AmdWarpPipeConfig(use_async=False) estimates 0 bytes.)
        (256, 256, 32, 8, 8, 2),
        (128, 256, 32, 8, 8, 2),
        (256, 128, 32, 8, 8, 2),
        (128, 128, 32, 8, 8, 3),
        (256, 256, 64, 16, 8, 2),
        (256, 128, 64, 8, 8, 2),
        (128, 256, 64, 8, 8, 2),
        (128, 128, 64, 8, 8, 3),
        (128, 128, 128, 8, 8, 2),
        (128, 64, 128, 8, 8, 3),
        (64, 128, 64, 8, 8, 3),
        (64, 64, 128, 8, 4, 3),
        (64, 64, 64, 8, 4, 3),
        (32, 128, 128, 4, 4, 3),
        (32, 256, 128, 4, 4, 2),
        (16, 256, 128, 4, 4, 3),
    ]

    WARPPIPE_CONFIGS_BY_ARCH = BMM_WARPPIPE_CONFIGS_BY_ARCH

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        import sympy
        from torch._inductor.virtualized import V

        if not isinstance(kernel_inputs, MMKernelInputs):
            raise AssertionError(f"{self.__class__.__name__} requires MMKernelInputs")
        if kernel_inputs.dtype(kernel_inputs._mat1_idx) not in (
            torch.float16,
            torch.bfloat16,
        ):
            return
        m, n, k = kernel_inputs.mnk_symbolic()
        out_dtype = kernel_inputs.out_dtype()
        sizevars = V.graph.sizevars
        int32_max = 2**31 - 1
        # per-batch offsets must fit int32 (the batch offset is applied separately in int64).
        if not (
            _sizevar_hint(sizevars, m * k, int32_max) < int32_max
            and _sizevar_hint(sizevars, n * k, int32_max) < int32_max
        ):
            return
        # DUAL PATH by K alignment (the USE_ASYNC constexpr picks the template branch):
        #  * (K*itemsize) % 16 == 0 (K % 8 for fp16/bf16, 16-byte-aligned rows) -> USE_ASYNC=1, the
        #    fast direct-to-LDS async_load warp-pipe.
        #  * otherwise (e.g. odd K -- which the direct-to-LDS async_copy cannot legalize on CDNA4 --
        #    or dynamic/unknown K, treated as unaligned) -> USE_ASYNC=0, the register-path fallback
        #    (tl.load->registers->tl.dot, auto-pipelined; ~0.76x rocBLAS, T280910119). This is
        #    correct for ANY K, so unaligned-K bmm still gets a Triton candidate rather than only aten.
        itemsize = torch.finfo(kernel_inputs.dtype(kernel_inputs._mat1_idx)).bits // 8
        use_async = sizevars.statically_known_true(
            sympy.Eq(sympy.Mod(k * itemsize, 16), 0)
        )
        num_xcds = _amd_num_xcds()
        for (
            block_m,
            block_n,
            block_k,
            group_m,
            num_warps,
            num_buffers,
        ) in _warppipe_configs_for(self):
            # MFMA requires block_m/block_n be multiples of matrix_instr_nonkdim (16).
            if block_m % 16 != 0 or block_n % 16 != 0:
                continue
            if not _warppipe_tile_fits(
                block_m,
                block_n,
                block_k,
                num_buffers,
                elem_bytes=itemsize,
                use_async=use_async,
            ):
                continue
            # async path only: its prologue prefetches NUM_BUFFERS full K-tiles, so require
            # K_ITERS = K // BLOCK_K >= NB. The register path has no prologue -> it takes any K.
            if use_async and not sizevars.statically_known_true(
                sympy.Ge(k, num_buffers * block_k)
            ):
                continue
            triton_config = self.triton_config(
                # async is hand-pipelined (num_stages=1, auto software-pipelining off); the register
                # path relies on the auto-pipeliner (num_stages=3) to overlap its tl.loads.
                1 if use_async else 3,
                num_warps,
                BLOCK_M=block_m,
                BLOCK_N=block_n,
                BLOCK_K=block_k,
                GROUP_M=group_m,
                NUM_BUFFERS=num_buffers,
                NUM_XCDS=num_xcds,
                USE_ASYNC=use_async,
                matrix_instr_nonkdim=16,
                waves_per_eu=0,
                kpack=get_default_kpack(block_k),
            )
            yield self._convert_config_to_template_kwargs(
                triton_config, m, n, k, out_dtype
            )


@register_template_heuristic(
    amd_bmm_shared_a_template.uid, "cuda", register=IS_ROCM, op_name="bmm"
)
class ROCmBMMSharedATemplateConfigHeuristic(ROCmMMTemplateConfigHeuristic):
    """Validated gfx950 shared-LHS BMM configs.

    This is deliberately a separate candidate from the general BMM warp-pipe.
    It is only offered for row-major fp16 inputs whose mat1 batch stride is
    zero, which is the shared-A contract the launch ordering relies on.
    """

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        import sympy
        from torch._inductor.virtualized import V

        if not isinstance(kernel_inputs, MMKernelInputs):
            raise AssertionError(f"{self.__class__.__name__} requires MMKernelInputs")
        if not _is_gfx950():
            return
        if (
            kernel_inputs.dtype(kernel_inputs._mat1_idx) != torch.float16
            or kernel_inputs.dtype(kernel_inputs._mat2_idx) != torch.float16
            or kernel_inputs.out_dtype() != torch.float16
        ):
            return

        symbolic_shapes = kernel_inputs.shapes_symbolic()
        symbolic_strides = kernel_inputs.strides_symbolic()
        a_strides = symbolic_strides[kernel_inputs._mat1_idx]
        b_strides = symbolic_strides[kernel_inputs._mat2_idx]
        if (
            len(a_strides) != 3
            or len(b_strides) != 3
        ):
            return

        m, n, k = kernel_inputs.mnk_symbolic()
        out_dtype = kernel_inputs.out_dtype()
        sizevars = V.graph.sizevars
        dense_shared_a_b = sympy.And(
            sympy.Eq(a_strides[0], 0),
            sympy.Eq(a_strides[1], k),
            sympy.Eq(a_strides[2], 1),
            sympy.Eq(b_strides[0], k * n),
            sympy.Eq(b_strides[1], n),
            sympy.Eq(b_strides[2], 1),
        )
        if not sizevars.statically_known_true(dense_shared_a_b):
            return

        # `tt.pointer_range=32` is what lets AMD lowering use buffer operations
        # for the non-affine chip mapping below.  Match Inductor's own 32-bit
        # indexing contract before adding that specialization: every logical
        # input span and the contiguous output must fit in signed 32-bit bytes.
        # Requiring a static proof also keeps dynamic/very-large batches on the
        # generic BMM path rather than speculating from an example-size hint.
        def storage_span(shape, stride):
            if len(shape) != len(stride):
                return None
            return 1 + sum((dim - 1) * step for dim, step in zip(shape, stride))

        a_shape = symbolic_shapes[kernel_inputs._mat1_idx]
        b_shape = symbolic_shapes[kernel_inputs._mat2_idx]
        a_stride = a_strides
        b_stride = b_strides
        a_span = storage_span(a_shape, a_stride)
        b_span = storage_span(b_shape, b_stride)
        if a_span is None or b_span is None:
            return
        batch = a_shape[0]
        int32_max = torch.iinfo(torch.int32).max
        pointer_range_is_32bit = sympy.And(
            *(sympy.Ge(step, 0) for step in (*a_stride, *b_stride)),
            sympy.Le(2 * a_span, int32_max),
            sympy.Le(2 * b_span, int32_max),
            sympy.Le(2 * batch * m * n, int32_max),
        )
        if not sizevars.statically_known_true(pointer_range_is_32bit):
            return

        configs = (
            # kind, M, N, K, BM, BN, BK, batch group, warps, MI non-K dim,
            # scheduling enabled, dwordx4 cover, required region count,
            # reverse local assignment, disable high-RP reschedule
            # Inductor specializes sizes and strides into the template IR.
            # Preserve the schedules measured on that shorter dependency graph
            # instead of copying the standalone JIT schedules mechanically.
            (40, 40, 256, 1956, 64, 256, 32, 64, 4, 32, False, 4, 0, False, False),
            (262, 262, 256, 294, 144, 256, 32, 256, 4, 16, True, 6, 0, False, False),
            (448, 448, 160, 931, 224, 160, 32, 256, 4, 16, True, 2, 0, False, False),
            (1195, 1195, 256, 2309, 256, 256, 64, 64, 4, 16, True, 4, 4, True, True),
        )
        for (
            kind,
            expected_m,
            expected_n,
            expected_k,
            block_m,
            block_n,
            block_k,
            batch_group,
            num_warps,
            matrix_instr_nonkdim,
            enable_schedule,
            cover,
            required_regions,
            reverse_local_assignment,
            disable_high_rp_reschedule,
        ) in configs:
            matches = sympy.And(
                sympy.Eq(m, expected_m),
                sympy.Eq(n, expected_n),
                sympy.Eq(k, expected_k),
            )
            if not sizevars.statically_known_true(matches):
                continue
            triton_config = self.triton_config(
                1,
                num_warps,
                BLOCK_M=block_m,
                BLOCK_N=block_n,
                BLOCK_K=block_k,
                BATCH_GROUP=batch_group,
                KERNEL_KIND=kind,
                matrix_instr_nonkdim=matrix_instr_nonkdim,
                waves_per_eu=0,
                kpack=get_default_kpack(block_k),
                enable_sched_group_barrier_scheduler=enable_schedule,
                sched_group_barrier_mfma_per_dwordx4=cover,
                sched_group_barrier_required_region_count=required_regions,
                reverse_local_assignment=reverse_local_assignment,
                sink_insts_to_avoid_spills=kind == 1195,
                regclass_priority_trumps_globalness=kind == 1195,
                disable_unclustered_high_rp_reschedule=disable_high_rp_reschedule,
                inductor_32bit_pointer_range=("arg_A", "arg_B", "out_ptr*"),
            )
            yield self._convert_config_to_template_kwargs(
                triton_config, m, n, k, out_dtype
            )
            return


@register_template_heuristic(
    gfx950_addmm_persistent_warppipe_template.uid,
    "cuda",
    register=IS_ROCM,
    op_name="addmm",
)
class Gfx950AddMMPersistentWarpPipeConfigHeuristic(
    Gfx950AddMMWarpPipeConfigHeuristic
):
    """Persistent variant of the AMD warp-pipe addmm heuristic (MI350X / gfx950).

    Reuses the per-tile heuristic's col-major-B ``adjust_kernel_inputs``, the
    fp16/bf16 + int32-offset gating, the ``K_ITERS > NUM_BUFFERS`` correctness guard,
    and the tuned ``WARPPIPE_CONFIGS`` pool. The only delta is that the persistent
    template's grid (``_persistent_mm_grid_split_k``) is capped at NUM_SMS, so NUM_SMS
    must be threaded into the template kwargs (it becomes a constexpr; the kernel
    strides over output tiles by it).
    """

    def _get_template_configs_impl(self, kernel_inputs, op_name):
        num_sms = get_num_sms()
        for template_kwargs in super()._get_template_configs_impl(
            kernel_inputs, op_name
        ):
            yield {**template_kwargs, "NUM_SMS": num_sms}


@register_template_heuristic(
    blackwell_gemm_ws_template.uid,
    "cuda",
    register=not IS_ROCM,
)
class BlackwellGemmWSConfigHeuristic(BlackwellGemmWSConfigMixin, CUDAConfigHeuristic):
    """
    Blackwell TLX Warp-Specialized GEMM template from tritonbench.

    Uses MMA groups and persistent kernel for optimized performance on Blackwell GPUs.
    """

    def should_run(self, inputs: KernelInputs) -> bool:
        """
        Override to allow TLX templates to run without max_autotune when tlx_mode is set,
        and to decline operands the template's TMA descriptors cannot describe.

        Both descriptor forms in the template hardcode a unit innermost stride, so an
        operand that is neither row- nor column-major has no valid form and is declined
        rather than described with a stride it does not have.
        """
        if self._has_unsupported_layout(inputs):
            log.debug("TLX blackwell_gemm_ws declined: operand is neither row- nor column-major")
            return False
        if config.triton.tlx_mode in ("allow", "force"):
            return True
        return super().should_run(inputs)

    def _get_extra_config_key_and_kwargs(
        self, conf: GemmConfig
    ) -> tuple[tuple[Any, ...], dict[str, Any]]:
        return get_tlx_config_key_and_kwargs(conf)

    def __init__(self) -> None:
        super().__init__()
        # Autotuning configs for "allow" mode: these compete alongside the heuristic
        # config against cublas/triton. Selected via benchmarking on representative
        # workloads — only configs that beat cublas for at least one shape are included.
        # Tuple format: (BM, BN, BK, smem_num, tmem_num, num_mma_groups, epilogue_subtile, num_ctas)
        # Upstream TLX candidate table — used as the autotuning pool.
        # Format: (BM, BN, BK, smem_num, tmem_num, mma_groups, subtile, num_ctas)
        _AUTOTUNE_CONFIGS = [
            (256, 128, 128, 2, 2, 2, 1, 2),
            (256, 256, 64, 3, 1, 2, 4, 1),
            (128, 64, 128, 4, 3, 2, 1, 1),
            (256, 128, 64, 5, 2, 2, 4, 2),
            (128, 256, 64, 4, 2, 1, 2, 2),
            (256, 64, 128, 5, 2, 2, 4, 2),
            (128, 64, 128, 5, 2, 2, 1, 2),
            (256, 64, 128, 5, 2, 2, 8, 1),
            (128, 256, 64, 3, 2, 1, 2, 1),
            (128, 128, 64, 4, 2, 1, 2, 1),
            (256, 128, 64, 3, 1, 2, 2, 1),
            (128, 64, 64, 5, 2, 1, 1, 1),
            (64, 128, 64, 5, 2, 1, 1, 1),
            (64, 64, 64, 6, 2, 1, 1, 1),
        ]
        self.mm_configs = [
            TlxGemmConfig(
                BM,
                BN,
                BK,
                1,  # num_stages
                4,  # num_warps
                group_size_m=8,
                smem_num=s,
                tmem_num=t,
                num_mma_groups=m,
                epilogue_subtile=subtile,
                num_ctas=num_ctas,
                split_k=1,
            )
            for BM, BN, BK, s, t, m, subtile, num_ctas in _AUTOTUNE_CONFIGS
            # Prune invalid configs based on hardware constraints
            if BlackwellGemmWSConfigMixin._is_valid_config(
                block_m=BM,
                block_n=BN,
                block_k=BK,
                num_smem_buffers=s,
                num_tmem_buffers=t,
                num_mma_groups=m,
                num_ctas=num_ctas,
                epilogue_subtile=subtile,
            )
        ]


# Export backend options owned by the optional TLX integration.
tlx_only_cuda_options = ["ctas_per_cga"]
tlx_only_hip_options = ["matrix_instr_nonkdim", "waves_per_eu", "kpack"]


def get_tlx_config_key_and_kwargs(
    conf: GemmConfig,
) -> tuple[tuple[Any, ...], dict[str, Any]]:
    """
    Extract TLX-specific key fields and kwargs from a TlxGemmConfig.

    Returns:
        A tuple of (key_fields, kwargs) where:
        - key_fields: tuple of TLX-specific fields to add to deduplication key
        - kwargs: dict of TLX-specific kwargs to add to TritonConfig

    If the config is not a TlxGemmConfig, returns empty tuple and empty dict.
    """
    if not isinstance(conf, TlxGemmConfig):
        return (), {}

    key_fields = (
        conf.group_size_m,
        conf.smem_num,
        conf.tmem_num,
        conf.epilogue_subtile,
        conf.num_mma_groups,
        conf.num_ctas,
        conf.split_k,
        conf.interleave_epilogue,
    )
    kwargs = {
        "GROUP_SIZE_M": conf.group_size_m,
        "NUM_SMEM_BUFFERS": conf.smem_num,
        "NUM_TMEM_BUFFERS": conf.tmem_num,
        "EPILOGUE_SUBTILE": conf.epilogue_subtile,
        "NUM_MMA_GROUPS": conf.num_mma_groups,
        "NUM_CTAS": conf.num_ctas,
        "SPLIT_K": conf.split_k,
        "INTERLEAVE_EPILOGUE": conf.interleave_epilogue,
    }
    return key_fields, kwargs


# Use a factory to defer the import of TLXInductorChoices, avoiding
# circular import: template_heuristics/__init__ -> tlx -> choices ->
# InductorChoices -> template_heuristics/__init__
def _tlx_choices_factory():
    from .choices import TLXInductorChoices

    return TLXInductorChoices()


config.inductor_choices_class = _tlx_choices_factory

# ---------------------------------------------------------------------------
# Override TritonTemplateKernel to support async TMA store (TLX-specific).
#
# async_tma_store is not exposed in OSS.  The TMA_EPILOGUE_STORE template
# kwarg (set by _get_template_configs_impl above) flows through the meta
# dict.  The overrides below extract it in __init__, set the store mode in
# store_output, and dispatch to the TLX codegen in store.
# ---------------------------------------------------------------------------
from torch._inductor.codegen.triton import (
    BlockPtrOptions,
    DeferredLine,
    TensorDescriptorOptions,
)
from .codegen import codegen_async_tma_store
from torch._inductor.select_algorithm import (
    TritonTemplate,
    TritonTemplateCaller,
    TritonTemplateKernel,
)
from torch._inductor.runtime.triton_heuristics import CachingAutotuner
from torch._inductor.virtualized import V

# TritonTemplate renders every config kwarg as a source-level constexpr, but
# these AMD controls are also backend options consumed by triton.compile.  They
# therefore do not appear in the runtime Config.kwargs that upstream's generic
# backend-option extraction sees.  Copy the values from Inductor's preserved
# template config into the dedicated backend_options dictionary.
_TLX_AMD_BACKEND_OPTIONS = (
    "matrix_instr_nonkdim",
    "waves_per_eu",
    "kpack",
    "enable_sched_group_barrier_scheduler",
    "sched_group_barrier_mfma_per_dwordx4",
    "sched_group_barrier_required_region_count",
    "reverse_local_assignment",
    "sink_insts_to_avoid_spills",
    "regclass_priority_trumps_globalness",
    "disable_unclustered_high_rp_reschedule",
)


def _update_tlx_amd_compile_meta(compile_meta, config_args, device_type):
    backend_options = dict(compile_meta.get("backend_options", {}))
    for name in _TLX_AMD_BACKEND_OPTIONS:
        if name in config_args:
            backend_options[name] = config_args[name]

    pointer_range_args = config_args.get("inductor_32bit_pointer_range", ())
    backend_options.pop("inductor_32bit_pointer_range", None)
    compile_meta["backend_options"] = backend_options
    if device_type != "hip" or not pointer_range_args:
        return compile_meta

    signature = compile_meta["signature"]
    pointer_range_names = set()
    for arg_pattern in pointer_range_args:
        matches = (
            [name for name in signature if name.startswith(arg_pattern[:-1])]
            if arg_pattern.endswith("*")
            else [arg_pattern] if arg_pattern in signature else []
        )
        if len(matches) != 1:
            raise AssertionError(
                f"expected one signature argument for {arg_pattern}, got {matches}"
            )
        pointer_range_names.add(matches[0])

    specialization = compile_meta["configs"][0]
    for index, (name, ty) in enumerate(signature.items()):
        if name not in pointer_range_names:
            continue
        if not isinstance(ty, str) or not ty.startswith("*"):
            raise AssertionError(f"{name} must be a pointer argument, got {ty}")
        attrs = specialization.setdefault((index,), [])
        if ["tt.pointer_range", 32] not in attrs:
            attrs.append(["tt.pointer_range", 32])
    return compile_meta


if not hasattr(CachingAutotuner, "_tlx_amd_backend_options"):
    _orig_create_compile_meta = CachingAutotuner._create_compile_meta

    def _tlx_create_compile_meta(self, cfg):  # type: ignore[no-untyped-def]
        compile_meta = _orig_create_compile_meta(self, cfg)
        config_args = self.inductor_meta.get("config_args", {})
        return _update_tlx_amd_compile_meta(
            compile_meta, config_args, self.device_props.type
        )

    CachingAutotuner._create_compile_meta = _tlx_create_compile_meta
    CachingAutotuner._tlx_amd_backend_options = True

# -- generate: inject split-K workspace_arg via the standard mechanism ------
# The workspace_arg must flow through generate() so the autotuning benchmark
# allocates the workspace tensor.  Creating it in __init__ is too late —
# generate() has already captured workspace_arg=None for the benchmark request.
_orig_tt_generate = TritonTemplate.generate
_WARNED_NO_REDUCE_K_HINT = False


def _tlx_tt_generate(self, input_nodes, layout, *args, **kwargs):  # type: ignore[no-untyped-def]
    split_k = int(kwargs.get("SPLIT_K", 1))
    if split_k > 1:
        from torch._inductor.codegen.common import WorkspaceArg, WorkspaceZeroMode

        # SPLIT_K > 1 forces TMA_EPILOGUE_STORE=0, so the TMA descriptor
        # workspace (ws_ptr) from TMAWorkspaceMixin is unused.  Replace it
        # with the split-K fp32 partial-results workspace.
        # UNINITIALIZED (no zero-fill): every valid output element is written exactly
        # once -- one (tile, split) program per element, masked to [0,M)x[0,N) -- and
        # _reduce_k_kernel reads with the same mask, so a zeroed workspace is
        # unnecessary. ZERO_ON_CALL here would re-zero the full SPLIT_K*M*N fp32 buffer
        # every call (tens of MB), which dominates and erased the split-K win.
        kwargs["workspace_arg"] = WorkspaceArg(
            count=split_k * layout.size[0] * layout.size[1],
            zero_mode=WorkspaceZeroMode.UNINITIALIZED,
            device=layout.device,
            outer_name=WorkspaceArg.unique_name("split_k_ws_"),
            inner_name="split_k_ws",
            dtype=torch.float32,
        )
    choice = _orig_tt_generate(self, input_nodes, layout, *args, **kwargs)
    if split_k > 1 and choice is not None:
        # Tag the ChoiceCaller so benchmark() can add the reducer's cost to this
        # candidate's score; see _tlx_caller_benchmark. optimization_hint (not int())
        # because the layout dims can be symbolic under dynamic shapes -- autotune
        # benchmarks at the hint, so the reducer is costed at the same shape.
        choice._tlx_split_k = split_k
        try:
            from torch._inductor.virtualized import V

            sizevars = V.graph.sizevars
            choice._tlx_reduce_k_shape = (
                int(sizevars.optimization_hint(layout.size[0])),
                int(sizevars.optimization_hint(layout.size[1])),
                layout.dtype,
                len(input_nodes) >= 3,  # addmm carries a bias the reducer must add
            )
        except Exception as e:
            # No usable hint -> leave the candidate uncharged rather than fail the
            # lowering; it just keeps the old GEMM-only score. Warn once: there is one
            # choice per tile config, so per-choice logging buries the message.
            global _WARNED_NO_REDUCE_K_HINT
            if not _WARNED_NO_REDUCE_K_HINT:
                _WARNED_NO_REDUCE_K_HINT = True
                log.warning(
                    "split-K reducer costing disabled (candidates keep the old "
                    "GEMM-kernel-only score): %s",
                    e,
                )
            choice._tlx_reduce_k_shape = None
    return choice


TritonTemplate.generate = _tlx_tt_generate  # type: ignore[method-assign]

# -- benchmark: charge split-K candidates for their reduce_k tail ------------
# Autotune scores a template candidate on the GEMM kernel alone. A SPLIT_K > 1
# candidate is not done when that kernel ends -- _reduce_k_kernel still has to sum
# the fp32 partials, add the bias and write the output -- but it is compared against
# SPLIT_K=1 candidates that have no such tail. That asymmetry is what let split-K win
# selection while losing e2e (HIM: split-K on 46.4K vs off 47.6K qps T2, D114632771),
# and is why the candidates were gated off by default. Adding the reducer here makes
# the comparison apples-to-apples so the gate can default on.
#
# This is unconditional on purpose: the uncharged score is not a different policy, it
# is a wrong number, so there is no configuration in which it is the one you want.
# TORCHINDUCTOR_TLX_SPLIT_K=0 remains the kill switch -- it drops the split-K
# candidates outright, which is the honest fallback if this costing ever misbehaves.
_orig_caller_benchmark = TritonTemplateCaller.benchmark


def _tlx_caller_benchmark(self, *args, out):  # type: ignore[no-untyped-def]
    timing = _orig_caller_benchmark(self, *args, out=out)
    split_k = getattr(self, "_tlx_split_k", 1)
    shape = getattr(self, "_tlx_reduce_k_shape", None)
    if split_k > 1 and shape is not None and _math.isfinite(timing):
        from triton.language.extra.tlx.inductor.reduce_k import reduce_k_cost_ms

        m, n, dtype, has_bias = shape
        timing += reduce_k_cost_ms(m, n, split_k, dtype, has_bias)
    return timing


TritonTemplateCaller.benchmark = _tlx_caller_benchmark  # type: ignore[method-assign]

# -- __init__: extract TMA_EPILOGUE_STORE from meta, set tma_store=True -----
_orig_ttk_init = TritonTemplateKernel.__init__


def _tlx_ttk_init(self, *args, **kwargs):  # type: ignore[no-untyped-def]
    meta = kwargs.get("meta", {})
    async_tma_store = bool(meta.get("TMA_EPILOGUE_STORE", 0))
    split_k = int(meta.get("SPLIT_K", 1))
    if async_tma_store:
        kwargs["tma_store"] = True

    _orig_ttk_init(self, *args, **kwargs)
    self.async_tma_store = async_tma_store
    self._tlx_split_k = split_k


TritonTemplateKernel.__init__ = _tlx_ttk_init  # type: ignore[method-assign]

# -- store_output: accept async_tma_store_buf_idx, set mode="async_tma" -----
_orig_store_output = TritonTemplateKernel.store_output
_orig_set_subgraph_body = TritonTemplateKernel.set_subgraph_body


@contextlib.contextmanager
def _tlx_set_subgraph_body(self, body_name):  # type: ignore[no-untyped-def]
    """Restore TLX-specific state for one deferred store subgraph."""
    previous_output_layout = getattr(self, "_tlx_output_layout", None)
    layouts = getattr(self, "_tlx_output_layout_by_subgraph", {})
    if body_name in layouts:
        self._tlx_output_layout = layouts[body_name]
    try:
        with _orig_set_subgraph_body(self, body_name):
            # TritonTemplate's range tree is shared by store_output hooks. Keep
            # the fix local to TLX stores carrying an explicit output layout:
            # restore the coordinate names captured for this fragment before
            # Inductor lowers its fused epilogue.
            index_states = getattr(
                self, "_tlx_output_indices_by_subgraph", {}
            )
            if body_name in index_states:
                names, lengths = index_states[body_name]
                entries = self.range_trees[0].construct_entries(lengths)
                if len(entries) != len(names):
                    raise AssertionError(
                        "TLX output index rank does not match output rank"
                    )
                for name, entry in zip(names, entries):
                    old_symbol = entry.symbol()
                    entry.set_name(name)
                    if self.range_tree_nodes.get(old_symbol) is entry:
                        del self.range_tree_nodes[old_symbol]
                    self.range_tree_nodes[entry.symbol()] = entry
            yield
    finally:
        self._tlx_output_layout = previous_output_layout


TritonTemplateKernel.set_subgraph_body = _tlx_set_subgraph_body  # type: ignore[method-assign]


def _tlx_store_output(  # type: ignore[no-untyped-def]
    self, *args, async_tma_store_buf_idx=None, output_layout=None, **kwargs
):
    if getattr(self, "async_tma_store", False):
        if async_tma_store_buf_idx is not None:
            V.kernel.async_tma_store_buf_idx = async_tma_store_buf_idx
        # Signal the store override to use async TMA mode instead of
        # the regular TMA mode that OSS store_output will select.
        self._tlx_async_tma_store_active = True
    previous_output_layout = getattr(self, "_tlx_output_layout", None)
    self._tlx_output_layout = output_layout
    try:
        if not hasattr(V.interpreter, "current_node") and hasattr(
            V.graph, "current_node"
        ):
            # Template choices can be materialized during GraphLowering, before
            # the separate interpreter virtual is installed. CSEProxy still
            # needs the active FX node while rendering the addmm epilogue.
            with V.set_interpreter_handler(V.graph):
                result = _orig_store_output(self, *args, **kwargs)
        else:
            result = _orig_store_output(self, *args, **kwargs)
        if output_layout is not None:
            layouts = getattr(self, "_tlx_output_layout_by_subgraph", None)
            if layouts is None:
                layouts = self._tlx_output_layout_by_subgraph = {}
            layouts[result] = output_layout
            block_indexing = kwargs.get(
                "block_indexing", args[5] if len(args) > 5 else False
            )
            if not block_indexing:
                index_states = getattr(
                    self, "_tlx_output_indices_by_subgraph", None
                )
                if index_states is None:
                    index_states = self._tlx_output_indices_by_subgraph = {}
                index_states[result] = (
                    tuple(self.template_indices),
                    tuple(
                        V.graph.sizevars.simplify(s)
                        for s in self.output_node.get_size()
                    ),
                )
        return result
    finally:
        self._tlx_async_tma_store_active = False
        self._tlx_output_layout = previous_output_layout


# Jinja template_env uses fn.__name__ to build the dict key — preserve it.
_tlx_store_output.__name__ = "store_output"
TritonTemplateKernel.store_output = _tlx_store_output  # type: ignore[method-assign]

# -- store: intercept TMA mode when async TMA is active --------------------
_orig_tk_store = TritonTemplateKernel.store


def _tlx_store(self, name, index, value, mode=None):  # type: ignore[no-untyped-def]
    output_layout = getattr(self, "_tlx_output_layout", None)
    if mode is None and output_layout is not None:
        # Explicitly laid-out TLX accumulators (for example an AMD MFMA
        # accumulator) cannot be stored through Inductor's default blocked
        # pointer encoding.  Keep the normal store_output epilogue generation,
        # then align its final pointer, value, and mask at the store boundary.
        var = self.args.output(name)
        indexing = self.indexing(
            index,
            dense_indexing=True,
            block_ptr=False,
            tma_compatibility_checker=None,
        )
        if not hasattr(indexing, "index_str"):
            raise AssertionError("output_layout requires tensor indexing")
        if self._has_stride1_on_rdim(indexing.index):
            self.stores_with_contiguous_rdim.append(name)
        if name in self.args.inplace_buffers and self.is_broadcasted(index):
            self.stores.writeline(DeferredLine(name, "tl.debug_barrier()"))

        ptr = (
            f"tlx.require_layout({var} + ({indexing.index_str}), "
            f"{output_layout}, pin=False)"
        )
        stored_value = (
            f"tlx.require_layout({value}, {output_layout}, pin=False)"
        )
        mask = indexing.mask_str
        if mask != "None":
            mask = f"tlx.require_layout({mask}, {output_layout}, pin=False)"
        self.stores.writeline(
            DeferredLine(name, f"tl.store({ptr}, {stored_value}, {mask})")
        )
        if not self.inside_reduction:
            self.outside_loop_vars.add(value)
        return
    if mode == "tma" and getattr(self, "_tlx_async_tma_store_active", False):
        # Redirect from regular TMA store to async TMA store.
        var = self.args.output(name)
        original_index = index
        dtype = V.graph.get_dtype(name)

        tma_compatibility_checker = self.tma_compatibility_checker_cls(
            self,
            dtype,
            for_store=True,
            force=True,
        )
        indexing = self.indexing(
            index,
            dense_indexing=True,
            block_ptr=False,
            tma_compatibility_checker=tma_compatibility_checker,
        )

        if hasattr(indexing, "index") and self._has_stride1_on_rdim(indexing.index):
            self.stores_with_contiguous_rdim.append(name)

        is_inplace = name in self.args.inplace_buffers
        is_broadcasted = self.is_broadcasted(original_index)
        if is_inplace and is_broadcasted:
            self.stores.writeline(DeferredLine(name, "tl.debug_barrier()"))

        if not isinstance(indexing, (BlockPtrOptions, TensorDescriptorOptions)):
            # Output indexing isn't TMA-compatible — fall back to regular store.
            return _orig_tk_store(self, name, index, value, mode=mode)
        block_descriptor, _other = self.codegen_block_ptr(name, var, indexing)
        codegen_async_tma_store(self, name, indexing, block_descriptor, value)
        return
    return _orig_tk_store(self, name, index, value, mode=mode)


TritonTemplateKernel.store = _tlx_store  # type: ignore[method-assign]

# ---------------------------------------------------------------------------
# compute_epilogue: run fused epilogue ops without emitting a store.
#
# When TMA_EPILOGUE_STORE is active, the template needs to:
#   1. Run the fused epilogue (relu, bias add, etc.) to get the final value
#   2. Manually TMA-store that value via tlx.async_descriptor_store
#
# The standard store_output can't do this because V.ops.store targets the
# template's intermediate buffer (which is removed when fused), while the
# epilogue nodes emit tl.store to the final buffer — bypassing TMA entirely.
#
# compute_epilogue solves this by:
#   - Using the same index setup as store_output (tma_store=True path)
#   - Running epilogue node codegen but redirecting stores to variable
#     assignment ({result_name} = {value}) instead of tl.store
#   - Returning the hook placeholder so the template can emit TMA store code
#
# output_ptr: resolves the correct output buffer for TMA descriptor creation.
# When epilogue fusion is active, the TMA descriptor must point to the FINAL
# output buffer (e.g., relu output), not the template's intermediate output
# (e.g., raw mm result).
# ---------------------------------------------------------------------------

import itertools

from torch.utils._ordered_set import OrderedSet


def _tlx_output_ptr(self):  # type: ignore[no-untyped-def]
    """Get the output pointer for TMA descriptor creation.

    When epilogue fusion is active, returns the final output buffer pointer
    (set by codegen_template_body via _final_output_name) so TMA descriptors
    write directly to the fused output.
    """
    name = getattr(self, "_final_output_name", self.output_node.get_name())
    return self.args.output(name)


_tlx_output_ptr.__name__ = "output_ptr"
TritonTemplateKernel.output_ptr = _tlx_output_ptr  # type: ignore[method-assign]


def _tlx_get_compute_epilogue_subgraph_name(self, i):  # type: ignore[no-untyped-def]
    return f"<COMPUTE_EPILOGUE_{i}>"


TritonTemplateKernel._get_compute_epilogue_subgraph_name = (  # type: ignore[method-assign]
    _tlx_get_compute_epilogue_subgraph_name
)


def _tlx_get_compute_epilogue_count(self):  # type: ignore[no-untyped-def]
    total = next(self._compute_epilogue_ctr)
    self._compute_epilogue_ctr = itertools.count(start=total - 1, step=1)
    return total


TritonTemplateKernel._tlx_get_compute_epilogue_count = (  # type: ignore[method-assign]
    _tlx_get_compute_epilogue_count
)

# Patch __init__ to add compute_epilogue counter
_orig_ttk_init_for_ctr = TritonTemplateKernel.__init__


def _tlx_ttk_init_with_ctr(self, *args, **kwargs):  # type: ignore[no-untyped-def]
    _orig_ttk_init_for_ctr(self, *args, **kwargs)
    self._compute_epilogue_ctr = itertools.count()


TritonTemplateKernel.__init__ = _tlx_ttk_init_with_ctr  # type: ignore[method-assign]


def _tlx_compute_epilogue(  # type: ignore[no-untyped-def]
    self,
    indices,
    val,
    result_name="fused_result",
    indent_width=4,
    val_shape=None,
):
    """Apply epilogue fusion ops and assign result to result_name, without emitting a store.

    Used by templates that handle the store themselves (e.g., TMA async store).
    Same index setup as store_output with block_indexing=True, tma_store=True.
    """
    import sympy
    from torch._inductor.codegen.common import OpOverrides
    from torch._inductor.utils import triton_type_to_torch

    subgraph_name = self._get_compute_epilogue_subgraph_name(
        next(self._compute_epilogue_ctr)
    )
    with self.create_subgraph_body(subgraph_name, clear_cse=True):
        assert isinstance(indices, (list, tuple))
        assert isinstance(val, str)
        assert val_shape and len(val_shape) == 2, (
            "compute_epilogue requires a 2D val_shape"
        )
        assert self.template_mask is None

        indices = list(map(OpOverrides.paren, indices))
        index_symbols = [sympy.Symbol(x, integer=True) for x in indices]
        lengths = [V.graph.sizevars.simplify(s) for s in self.output_node.get_size()]
        assert len(indices) == len(lengths)

        self.template_out = val

        # Use the tma_store index setup path (same as store_output with
        # block_indexing=True and self.tma_store=True).
        intermediate_lines: list[str] = []
        epilogue_index_symbols: list[sympy.Symbol] = []
        val_shape_copy = list(val_shape)
        for i, range_tree in enumerate(self.range_trees[:-1]):
            name = range_tree.name
            symbol = range_tree.symbol()
            epilogue_index_symbols.append(symbol)
            lookup_output = range_tree.lookup(sympy.S.One, lengths[i])
            old_name = lookup_output.symbol()
            lookup_output.set_name(name)
            range_tree.var_list[range_tree.var_list.index(old_name)] = symbol
            range_val = range_tree.var_ranges[old_name]
            del range_tree.var_ranges[old_name]
            range_tree.var_ranges[symbol] = range_val
            intermediate_lines.extend(
                self._generate_index_from_tma_index(
                    name,
                    "xoffset" if name == "xindex" else "yoffset",
                    index_symbols[i],
                    val_shape[i],
                    i,
                    len(val_shape),
                    block_name=range_tree.symt.name,
                )
            )
            intermediate_lines.append(
                self._generated_mask_for_tma(
                    name,
                    self.size(None, i),
                    "xmask" if name == "xindex" else "ymask",
                )
            )
            val_shape_copy[i] = range_tree.symt.name
        val_shape = tuple(val_shape_copy)

        index_symbols = epilogue_index_symbols

        for line in intermediate_lines:
            self.body.writeline(line)

        self.template_out_shape = val_shape
        acc_dtype = (
            triton_type_to_torch(self.meta["ACC_TYPE"])
            if "ACC_TYPE" in self.meta
            else torch.float32
        )
        epilogue_args = [V.kernel.cse.namedvar(val, dtype=acc_dtype, shape=val_shape)]
        for input_node in itertools.chain(
            self.input_nodes[: self.prefix_args],
            self.input_nodes[len(self.input_nodes) - self.suffix_args :],
        ):
            input_node.freeze_layout()
            epilogue_arg = V.kernel.cse.generate(
                self.compute,
                input_node.make_loader()(index_symbols),
                dtype=acc_dtype,
                shape=input_node.get_size(),
            )
            epilogue_args.append(epilogue_arg)
            self.frozen_layouts_cnt += 1

        # Instead of V.ops.store, we store to the template output's CSE cache
        # (for store-to-load forwarding) and emit a variable assignment for
        # the final result.  Epilogue nodes codegen'd later into this subgraph
        # will pick up the accumulator from store_cache and apply their ops.
        # Their stores are redirected to assignments by _TLXComputeOnlyHandler.
        fused = self.epilogue_fn(*epilogue_args)
        V.kernel.cse.store_cache[self.output_node.get_name()] = fused
        self.body.writeline(f"{result_name} = {fused}")

        # Mark that the template output buffer was "stored" for CSE purposes
        self.store_buffer_names.add(self.output_node.get_name())

        # Save result_name so epilogue node stores can be redirected
        self._tlx_compute_epilogue_result_name = result_name
        self.codegen_body()

    return self._register_hook(
        subgraph_name, self._make_codegen_hook(subgraph_name, indent_width)
    )


_tlx_compute_epilogue.__name__ = "compute_epilogue"
TritonTemplateKernel.compute_epilogue = _tlx_compute_epilogue  # type: ignore[method-assign]


def _tlx_compute_reduce_epilogue(self):  # type: ignore[no-untyped-def]
    """Codegen only downstream pointwise ops; reduce-k applies addmm bias itself."""
    subgraph_name = self._get_compute_epilogue_subgraph_name(
        next(self._compute_epilogue_ctr)
    )
    with self.create_subgraph_body(subgraph_name, clear_cse=True):
        fused = self.cse.namedvar(
            "acc", dtype=torch.float32, shape=("BLOCK_SIZE_M", "BLOCK_SIZE_N")
        )
        self.template_out = "acc"
        self.template_out_shape = ("BLOCK_SIZE_M", "BLOCK_SIZE_N")
        self.cse.store_cache[self.output_node.get_name()] = fused
        self.body.writeline(f"fused_result = {fused}")
        self.store_buffer_names.add(self.output_node.get_name())
        self._tlx_compute_epilogue_result_name = "fused_result"
        self.codegen_body()
    return self._register_hook(
        subgraph_name, self._make_codegen_hook(subgraph_name, 4)
    )


TritonTemplateKernel.compute_reduce_epilogue = _tlx_compute_reduce_epilogue  # type: ignore[attr-defined]

# -- codegen_template_body: wrap to set _final_output_name and handle
#    COMPUTE_EPILOGUE subgraphs --
# The epilogue-fusion codegen API below (codegen_template_body,
# _emit_post_kernel_code, _compute_fusion_metadata, get_unfused_epilogues) only
# exists on newer torch. On older wheels (e.g. the current ROCm nightly) these
# base methods are absent; grab them defensively so the module still imports and
# the core template path keeps working — the wrappers are only installed when the
# base method exists.
_orig_codegen_template_body = getattr(
    TritonTemplateKernel, "codegen_template_body", None
)


def _tlx_codegen_template_body(  # type: ignore[no-untyped-def]
    self,
    scheduling,
    template_node,
    epilogue_nodes,
    prologue_nodes,
    buf_name_to_prologue_group,
    prologue_preserves_zero_mask_fn,
    render,
):
    split_k = getattr(self, "_tlx_split_k", 1)
    # Set _final_output_name so output_ptr() resolves to the fused output.
    if epilogue_nodes:
        last_names = epilogue_nodes[-1].get_buffer_names()
        if len(last_names) == 1:
            self._final_output_name = next(iter(last_names))

    # Wrap the original render to also handle COMPUTE_EPILOGUE subgraphs.
    orig_render = render

    def _render_with_compute_epilogue():
        result = orig_render()

        reduce_epilogue_hook = None
        if split_k > 1 and epilogue_nodes:
            reduce_epilogue_hook = self.compute_reduce_epilogue()

        # After render, codegen epilogue nodes into COMPUTE_EPILOGUE subgraphs,
        # redirecting their stores to variable assignments.
        num_ce = self._tlx_get_compute_epilogue_count()
        for i in range(num_ce):
            subgraph_name = self._get_compute_epilogue_subgraph_name(i)
            result_name = getattr(
                self, "_tlx_compute_epilogue_result_name", "fused_result"
            )
            with self.set_subgraph_body(subgraph_name):
                # Redirect epilogue stores to variable assignments
                orig_store = self.store

                def _redirect_store(name, index, value, mode=None):  # type: ignore[no-untyped-def]
                    self.store_buffer_names.add(name)
                    self.cse.store_cache[name] = value
                    if name not in V.graph.removed_buffers:
                        self.compute.writeline(f"{result_name} = {value}")

                self.store = _redirect_store  # type: ignore[method-assign]
                try:
                    for node in epilogue_nodes:
                        node.codegen(self.split_and_set_ranges(node.get_ranges()))
                finally:
                    self.store = orig_store  # type: ignore[method-assign]
                self.cse.invalidate(OrderedSet())

        if reduce_epilogue_hook is not None:
            hook = self.render_hooks.pop(reduce_epilogue_hook)
            if hook is None:
                raise AssertionError("missing split-K reduce epilogue hook")
            self._tlx_reduce_epilogue_code = hook()

        return result

    return _orig_codegen_template_body(
        self,
        scheduling,
        template_node,
        epilogue_nodes,
        prologue_nodes,
        buf_name_to_prologue_group,
        prologue_preserves_zero_mask_fn,
        _render_with_compute_epilogue,
    )


if _orig_codegen_template_body is not None:
    TritonTemplateKernel.codegen_template_body = _tlx_codegen_template_body  # type: ignore[method-assign]

# -- render: add compute_epilogue and output_ptr to template env --
_orig_render = TritonTemplateKernel.render


def _tlx_render(self, template, kwargs, record_input_dependent_tracked_event=False):  # type: ignore[no-untyped-def]
    # Register compute_epilogue and output_ptr as extra template env functions
    # so they're available in the jinja template.
    if getattr(self, "async_tma_store", False):
        self._register_extra_template_env_fns(self.compute_epilogue, self.output_ptr)
    elif getattr(self, "_tlx_split_k", 1) > 1:
        # split-K writes partials to split_k_ws and never store_output()s, so the
        # output arg would be pruned from the kernel signature -- but the autotuning
        # harness still passes `out` positionally (arg-count mismatch). Expose
        # output_ptr() so the template can reference it and keep it in the signature;
        # the real output is written later by _reduce_k_kernel.
        self._register_extra_template_env_fns(self.output_ptr)
    return _orig_render(self, template, kwargs, record_input_dependent_tracked_event)


TritonTemplateKernel.render = _tlx_render  # type: ignore[method-assign]

# -- _emit_post_kernel_code: emit split-K reduction kernel after main GEMM --
_orig_emit_post_kernel = getattr(
    TritonTemplateKernel, "_emit_post_kernel_code", None
)


def _tlx_emit_post_kernel_code(self, wrapper, kernel_name):  # type: ignore[no-untyped-def]
    split_k = getattr(self, "_tlx_split_k", 1)
    if split_k > 1 and self.workspace_arg is not None:
        from torch._inductor.codegen.triton import triton_type
        from .reduce_k import emit_aoti_reduce_k_call, emit_reduce_k_call

        # Determine output buffer name and dtype
        out_name = self.output_node.get_name()
        out_dtype = self.output_node.get_layout().dtype
        output_triton_dtype = triton_type(out_dtype)

        # M and N from call_sizes
        from torch._inductor.codegen.wrapper import pexpr

        M_expr = pexpr(self.call_sizes[0])
        N_expr = pexpr(self.call_sizes[1])

        # addmm bias is applied by store_output's epilogue in the non-split path, which
        # split-K bypasses -> it must be re-added in the reduction. For addmm the bias is
        # the prefix input node (input_nodes[0], prefix_args=1); plain mm has none.
        bias_name = None
        bias_node = None
        stride_bias_m = 0
        stride_bias_n = 1
        if getattr(self, "prefix_args", 0) >= 1 and self.input_nodes:
            bias_node = self.input_nodes[0]
            bias_name = bias_node.get_name()
            bsize = bias_node.get_size()
            bstride = bias_node.get_layout().stride
            sizevars = V.graph.sizevars

            def _sh(expr):
                return int(sizevars.optimization_hint(expr, fallback=1))

            if len(bsize) == 1:
                # [N] bias broadcast over M
                stride_bias_m, stride_bias_n = 0, _sh(bstride[0])
            elif len(bsize) == 2:
                stride_bias_m = 0 if _sh(bsize[0]) == 1 else _sh(bstride[0])
                stride_bias_n = 0 if _sh(bsize[1]) == 1 else _sh(bstride[1])
            else:
                bias_name = None  # unexpected rank; skip (should not happen for addmm)

        # Split-K is handled entirely template-side: when there is a fusible epilogue
        # the reducer is code-generated to replay it (backend-agnostic, works for the
        # Python/JIT wrapper and the AOTI C++ wrapper alike); otherwise the generic
        # sum+bias reducer is used. Nothing about split-K leaks to the Inductor compiler.
        _reduce_epilogue_code = getattr(self, "_tlx_reduce_epilogue_code", None)
        if config.cpp_wrapper or _reduce_epilogue_code is not None:
            emit_aoti_reduce_k_call(
                wrapper,
                workspace_arg=self.workspace_arg,
                output_node=self.output_node,
                bias_node=bias_node if bias_name is not None else None,
                M=self.call_sizes[0],
                N=self.call_sizes[1],
                M_kernel_expr=self.size("A", 0),
                N_kernel_expr=self.size("B", 1),
                split_k=split_k,
                output_triton_dtype=output_triton_dtype,
                stride_bias_m=stride_bias_m,
                stride_bias_n=stride_bias_n,
                template_kernel=self,
                main_kernel_name=kernel_name,
                epilogue_code=_reduce_epilogue_code,
                final_output_ptr=self.output_ptr(),
                bias_kernel_ptr=(
                    self.args.input_buffers.get(bias_name)
                    if bias_name is not None
                    else None
                ),
            )
        else:
            emit_reduce_k_call(
                wrapper,
                ws_name=self.workspace_arg.outer_name,
                output_name=out_name,
                M_expr=M_expr,
                N_expr=N_expr,
                split_k=split_k,
                output_triton_dtype=output_triton_dtype,
                bias_name=bias_name,
                stride_bias_m=stride_bias_m,
                stride_bias_n=stride_bias_n,
            )
    _orig_emit_post_kernel(self, wrapper, kernel_name)


if _orig_emit_post_kernel is not None:
    TritonTemplateKernel._emit_post_kernel_code = _tlx_emit_post_kernel_code  # type: ignore[method-assign]


# -- _compute_fusion_metadata: disable epilogue fusion for SPLIT_K > 1 ------
#
# Split-K bypasses store_output (writes partials to workspace via tl.store),
# so scheduler-level epilogue fusion can't work — the fused ops would be
# silently dropped.  Instead, mark all epilogue nodes as "unfused" so the
# scheduler codegen's them as separate kernels after reduce_k.
_orig_compute_fusion_metadata = getattr(
    TritonTemplateKernel, "_compute_fusion_metadata", None
)


def _tlx_compute_fusion_metadata(  # type: ignore[no-untyped-def]
    self, scheduling, epilogue_nodes, prologue_nodes, buf_name_to_prologue_group
):
    split_k = getattr(self, "_tlx_split_k", 1)
    if split_k > 1 and epilogue_nodes:
        from collections import defaultdict

        self._epilogue_nodes_by_subgraph = defaultdict(list)
        self._unfused_epilogues = []
        self._prologue_sources = {}
        self._scheduling_ref = scheduling
    elif _orig_compute_fusion_metadata is not None:
        _orig_compute_fusion_metadata(
            self,
            scheduling,
            epilogue_nodes,
            prologue_nodes,
            buf_name_to_prologue_group,
        )


if _orig_compute_fusion_metadata is not None:
    TritonTemplateKernel._compute_fusion_metadata = _tlx_compute_fusion_metadata  # type: ignore[method-assign]

# -- get_unfused_epilogues: return split-K unfused epilogues -----------------
_orig_get_unfused_epilogues = getattr(
    TritonTemplateKernel, "get_unfused_epilogues", None
)


def _tlx_get_unfused_epilogues(self):  # type: ignore[no-untyped-def]
    unfused = getattr(self, "_unfused_epilogues", None)
    if unfused:
        return unfused
    return _orig_get_unfused_epilogues(self)


if _orig_get_unfused_epilogues is not None:
    TritonTemplateKernel.get_unfused_epilogues = _tlx_get_unfused_epilogues  # type: ignore[method-assign]

# -- call_kernel: codegen unfused epilogues after split-K reduce_k -----------
_orig_call_kernel = TritonTemplateKernel.call_kernel


def _tlx_call_kernel(self, name, node=None, deallocate_ws=True):  # type: ignore[no-untyped-def]
    _orig_call_kernel(self, name, node=node, deallocate_ws=deallocate_ws)
    # Codegen unfused epilogues after reduce_k (emitted in _emit_post_kernel_code)
    unfused = getattr(self, "_unfused_epilogues", [])
    scheduling = getattr(self, "_scheduling_ref", None)
    if unfused and scheduling is not None:
        for epi_node in unfused:
            scheduling.codegen_node(epi_node)


TritonTemplateKernel.call_kernel = _tlx_call_kernel  # type: ignore[method-assign]


# ---------------------------------------------------------------------------
# Override TritonScheduling.create_kernel_choices to offer the cross-phase
# local-retention kernel as an extra MultiKernel candidate.
#
# Same monkeypatch mechanism as the TritonTemplateKernel overrides above, so
# the retention prototype needs no hook inside torch._inductor.  The
# replacement is a no-op unless triton.multi_kernel is on and the schedule
# clears the retention legality envelope.
# ---------------------------------------------------------------------------
from torch._inductor.codegen.triton import TritonScheduling
from .scheduling.local_buffer_retention import (
    create_kernel_choices as _tlx_create_kernel_choices_impl,
)


def _tlx_create_kernel_choices(self, kernel_features, kernel_args, kernel_kwargs):
    return _tlx_create_kernel_choices_impl(
        self, kernel_features, kernel_args, kernel_kwargs
    )


TritonScheduling.create_kernel_choices = _tlx_create_kernel_choices  # type: ignore[method-assign]
