Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Dec 14 02:37:27 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Keyboard_wrapper_timing_summary_routed.rpt -pb Keyboard_wrapper_timing_summary_routed.pb -rpx Keyboard_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Keyboard_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     43          
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.868        0.000                      0                 1334        0.052        0.000                      0                 1334        3.020        0.000                       0                   652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.868        0.000                      0                 1301        0.052        0.000                      0                 1301        3.020        0.000                       0                   652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.709        0.000                      0                   33        0.547        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.524    15.207    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.524    15.207    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.524    15.207    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X33Y101        FDRE (Setup_fdre_C_R)       -0.429    15.302    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X33Y101        FDRE (Setup_fdre_C_R)       -0.429    15.302    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.214ns (21.912%)  route 4.326ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 15.442 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.721    11.338    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.654    15.442    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.323    15.766    
                         clock uncertainty           -0.035    15.731    
    SLICE_X33Y101        FDRE (Setup_fdre_C_R)       -0.429    15.302    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.214ns (22.070%)  route 4.287ns (77.930%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 15.488 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.682    11.299    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700    15.488    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.323    15.812    
                         clock uncertainty           -0.035    15.777    
    SLICE_X31Y101        FDRE (Setup_fdre_C_R)       -0.429    15.348    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.214ns (22.070%)  route 4.287ns (77.930%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 15.488 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.170     7.387    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A1_Q)    0.299     7.686 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.958     8.644    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.768 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.361     9.128    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.252 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.515     9.767    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.891 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.602    10.493    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X31Y100        LUT2 (Prop_lut2_I1_O)        0.124    10.617 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.682    11.299    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700    15.488    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.323    15.812    
                         clock uncertainty           -0.035    15.777    
    SLICE_X31Y101        FDRE (Setup_fdre_C_R)       -0.429    15.348    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.958ns (18.899%)  route 4.111ns (81.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 15.297 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.059     7.276    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[5]
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.299     7.575 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     8.104    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.228 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.704     8.932    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]
    SLICE_X32Y96         LUT2 (Prop_lut2_I0_O)        0.116     9.048 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          1.819    10.867    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X27Y78         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.509    15.297    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y78         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.424    15.721    
                         clock uncertainty           -0.035    15.685    
    SLICE_X27Y78         FDRE (Setup_fdre_C_CE)      -0.409    15.276    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.958ns (18.899%)  route 4.111ns (81.101%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 15.297 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.700     5.798    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419     6.217 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.059     7.276    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[5]
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.299     7.575 f  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     8.104    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.228 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.704     8.932    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]
    SLICE_X32Y96         LUT2 (Prop_lut2_I0_O)        0.116     9.048 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          1.819    10.867    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X27Y78         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.509    15.297    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y78         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism              0.424    15.721    
                         clock uncertainty           -0.035    15.685    
    SLICE_X27Y78         FDRE (Setup_fdre_C_CE)      -0.409    15.276    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.110     1.933    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[8]
    SLICE_X26Y90         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.510     1.698    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.881    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.933    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[9]
    SLICE_X26Y91         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.510     1.698    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.881    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.056     1.879    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[12]
    SLICE_X26Y91         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.812    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.879    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[15]
    SLICE_X26Y92         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.812    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/rst_clk_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.177%)  route 0.186ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.641     1.751    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.186     2.078    Keyboard_i/rst_clk_100M/U0/EXT_LPF/p_3_in6_in
    SLICE_X35Y99         FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.826     2.193    Keyboard_i/rst_clk_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y99         FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.261     1.931    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.071     2.002    Keyboard_i/rst_clk_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.557     1.667    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X34Y91         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.944    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.824     2.191    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.507     1.683    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.866    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.343%)  route 0.165ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.659     1.769    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.917 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.165     2.082    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.844     2.211    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     2.003    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.230ns (61.022%)  route 0.147ns (38.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.656     1.766    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.894 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.147     2.041    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.102     2.143 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000     2.143    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1_n_0
    SLICE_X27Y99         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.844     2.211    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.261     1.949    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     2.056    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.657%)  route 0.220ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.659     1.769    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.933 r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.220     2.154    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.844     2.211    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.058    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.574     1.684    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.155     1.980    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[2]
    SLICE_X30Y88         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.508     1.700    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.883    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y90    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y90    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y90    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y90    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y88    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y91    Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.405%)  route 2.324ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.324     8.570    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y75         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.508    15.296    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[14]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X29Y75         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.405%)  route 2.324ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.324     8.570    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y75         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.508    15.296    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[15]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X29Y75         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.405%)  route 2.324ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.324     8.570    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y75         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.508    15.296    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y75         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X29Y75         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.486%)  route 2.152ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.152     8.399    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y73         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.510    15.298    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y73         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.486%)  route 2.152ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.152     8.399    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y73         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.510    15.298    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y73         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.486%)  route 2.152ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.152     8.399    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y73         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.510    15.298    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y73         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.231%)  route 1.915ns (80.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          1.915     8.162    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y71         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.513    15.301    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y71         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/C
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.689    
    SLICE_X30Y71         FDCE (Recov_fdce_C_CLR)     -0.319    15.370    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.283%)  route 1.687ns (78.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 15.302 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          1.687     7.933    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y79         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.514    15.302    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/C
                         clock pessimism              0.424    15.726    
                         clock uncertainty           -0.035    15.690    
    SLICE_X29Y79         FDCE (Recov_fdce_C_CLR)     -0.405    15.285    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.283%)  route 1.687ns (78.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 15.302 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          1.687     7.933    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y79         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.514    15.302    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/C
                         clock pessimism              0.424    15.726    
                         clock uncertainty           -0.035    15.690    
    SLICE_X29Y79         FDCE (Recov_fdce_C_CLR)     -0.405    15.285    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.283%)  route 1.687ns (78.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 15.302 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          1.687     7.933    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y79         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.514    15.302    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y79         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/C
                         clock pessimism              0.424    15.726    
                         clock uncertainty           -0.035    15.690    
    SLICE_X29Y79         FDCE (Recov_fdce_C_CLR)     -0.405    15.285    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  7.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.284%)  route 0.340ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.340     2.164    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y78         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.832     2.199    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.284%)  route 0.340ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.340     2.164    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y78         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.832     2.199    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.284%)  route 0.340ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.340     2.164    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y78         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.832     2.199    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.565%)  route 0.336ns (70.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.336     2.159    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X27Y77         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.830     2.197    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X27Y77         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/C
                         clock pessimism             -0.510     1.686    
    SLICE_X27Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.594    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.188%)  route 0.467ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.467     2.290    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y76         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.829     2.196    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y76         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X29Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.188%)  route 0.467ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.467     2.290    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y76         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.829     2.196    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y76         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X29Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.188%)  route 0.467ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.467     2.290    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y76         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.829     2.196    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y76         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[21]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X29Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.955%)  route 0.501ns (78.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.501     2.324    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y76         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.829     2.196    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y76         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X30Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.577     2.400    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y74         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.828     2.195    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y74         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/C
                         clock pessimism             -0.490     1.704    
    SLICE_X29Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.612    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.577     2.400    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y74         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.828     2.195    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y74         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/C
                         clock pessimism             -0.490     1.704    
    SLICE_X29Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.612    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.788    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 0.124ns (6.906%)  route 1.672ns (93.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Keyboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.672     1.672    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.796 r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.796    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y100        FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.655     5.443    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.045ns (6.271%)  route 0.673ns (93.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Keyboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.673     0.673    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.718 r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.718    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y100        FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.912     2.279    Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  Keyboard_i/rst_clk_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.642ns  (logic 2.148ns (81.317%)  route 0.494ns (18.683%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.308 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.308    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.642 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.642    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_6
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.621ns  (logic 2.127ns (81.167%)  route 0.494ns (18.833%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.308 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.308    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.621 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.621    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_4
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 2.053ns (80.620%)  route 0.494ns (19.380%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.308 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.308    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.547 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.547    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_5
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 2.037ns (80.498%)  route 0.494ns (19.502%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.308 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.308    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.531 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.531    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_7
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.528ns  (logic 2.034ns (80.474%)  route 0.494ns (19.526%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.528 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.528    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_6
    SLICE_X29Y95         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.507ns  (logic 2.013ns (80.311%)  route 0.494ns (19.689%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.507 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.507    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_4
    SLICE_X29Y95         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.433ns  (logic 1.939ns (79.712%)  route 0.494ns (20.288%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.433 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.433    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_5
    SLICE_X29Y95         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.417ns  (logic 1.923ns (79.578%)  route 0.494ns (20.422%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.194 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.194    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.417 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.417    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_7
    SLICE_X29Y95         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.414ns  (logic 1.920ns (79.552%)  route 0.494ns (20.448%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.414 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.414    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_6
    SLICE_X29Y94         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.393ns  (logic 1.899ns (79.373%)  route 0.494ns (20.627%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.494     0.950    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.624 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.966 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.080 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.080    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.393 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.393    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_4
    SLICE_X29Y94         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[0]
    SLICE_X31Y90         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.128     0.269    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[2]
    SLICE_X28Y89         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/C
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/Q
                         net (fo=2, routed)           0.131     0.272    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[4]
    SLICE_X28Y89         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/C
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/Q
                         net (fo=2, routed)           0.166     0.307    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[7]
    SLICE_X31Y90         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.791%)  route 0.167ns (54.209%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/C
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/Q
                         net (fo=2, routed)           0.167     0.308    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[11]
    SLICE_X30Y91         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]/C
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]/Q
                         net (fo=2, routed)           0.169     0.310    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[8]
    SLICE_X30Y91         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/C
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/Q
                         net (fo=2, routed)           0.185     0.326    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[12]
    SLICE_X28Y92         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/C
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/Q
                         net (fo=2, routed)           0.185     0.326    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[16]
    SLICE_X28Y93         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.340%)  route 0.209ns (59.660%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/C
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/Q
                         net (fo=2, routed)           0.209     0.350    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[25]
    SLICE_X29Y100        LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.154%)  route 0.210ns (59.846%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/C
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/Q
                         net (fo=2, routed)           0.210     0.351    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/q[3]
    SLICE_X28Y89         LDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 4.452ns (43.423%)  route 5.801ns (56.577%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.806     8.053    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.150     8.203 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[3]_INST_0/O
                         net (fo=1, routed)           3.995    12.198    ascii_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.846    16.044 r  ascii_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.044    ascii[3]
    U14                                                               r  ascii[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 4.334ns (42.482%)  route 5.868ns (57.518%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           0.960     7.206    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.116     7.322 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[0]_INST_0/O
                         net (fo=1, routed)           4.909    12.231    ascii_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.762    15.993 r  ascii_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.993    ascii[0]
    V18                                                               r  ascii[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.053ns  (logic 4.220ns (41.971%)  route 5.834ns (58.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.806     8.053    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.177 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[2]_INST_0/O
                         net (fo=1, routed)           4.027    12.205    ascii_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.640    15.844 r  ascii_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.844    ascii[2]
    U15                                                               r  ascii[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 4.146ns (41.694%)  route 5.798ns (58.306%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           0.960     7.206    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.330 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[1]_INST_0/O
                         net (fo=1, routed)           4.838    12.168    ascii_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.566    15.734 r  ascii_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.734    ascii[1]
    V17                                                               r  ascii[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 4.394ns (44.514%)  route 5.477ns (55.486%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.681     7.928    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.153     8.081 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[6]_INST_0/O
                         net (fo=1, routed)           3.796    11.877    ascii_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         3.785    15.663 r  ascii_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.663    ascii[6]
    T15                                                               r  ascii[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            break_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 4.163ns (42.486%)  route 5.636ns (57.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.681     7.928    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[2]
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.052 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/break_o_INST_0/O
                         net (fo=1, routed)           3.955    12.007    break_o_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    15.590 r  break_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.590    break_o
    T14                                                               r  break_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 4.110ns (43.479%)  route 5.343ns (56.521%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.204     7.450    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.574 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[4]_INST_0/O
                         net (fo=1, routed)           4.139    11.713    ascii_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.530    15.243 r  ascii_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.243    ascii[4]
    R14                                                               r  ascii[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.387ns (49.129%)  route 4.543ns (50.871%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.204     7.450    Keyboard_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.150     7.600 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ascii[5]_INST_0/O
                         net (fo=1, routed)           3.339    10.940    ascii_OBUF[5]
    P14                  OBUF (Prop_obuf_I_O)         3.781    14.721 r  ascii_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.721    ascii[5]
    P14                                                               r  ascii[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.456ns (26.051%)  route 1.294ns (73.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          1.294     7.541    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.456ns (26.051%)  route 1.294ns (73.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.693     5.791    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     6.247 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          1.294     7.541    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y96         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.138     1.962    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y90         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.138     1.962    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y90         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.138     1.962    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y90         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.138     1.962    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y90         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.225%)  route 0.158ns (52.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.158     1.981    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y90         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.225%)  route 0.158ns (52.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.158     1.981    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y90         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.225%)  route 0.158ns (52.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.158     1.981    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y90         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.225%)  route 0.158ns (52.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 f  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.158     1.981    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y90         FDCE                                         f  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.148ns (44.670%)  route 0.183ns (55.330%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.553     1.663    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.148     1.811 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/Q
                         net (fo=2, routed)           0.183     1.994    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X34Y85         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.201%)  route 0.201ns (58.799%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.572     1.682    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.201     2.024    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X29Y89         FDCE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.550ns (30.929%)  route 3.461ns (69.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           3.461     5.011    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[1]_0[0]
    SLICE_X37Y84         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.473     5.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[0]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.578ns (32.669%)  route 3.252ns (67.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  ps2_data_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.830    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[1]_0[1]
    SLICE_X35Y83         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.473     5.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X35Y83         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sync_ffs_reg[1]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 1.067ns (25.477%)  route 3.121ns (74.523%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.804     4.188    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X40Y88         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.476     5.264    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X40Y88         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new_reg/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.067ns (26.080%)  route 3.024ns (73.920%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.707     4.091    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[2]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.067ns (26.080%)  route 3.024ns (73.920%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.707     4.091    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.067ns (27.345%)  route 2.835ns (72.655%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.517     3.902    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.067ns (27.345%)  route 2.835ns (72.655%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.517     3.902    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[5]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.067ns (27.345%)  route 2.835ns (72.655%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.517     3.902    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.067ns (27.345%)  route 2.835ns (72.655%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.517     3.902    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.474     5.262    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[7]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.067ns (27.617%)  route 2.797ns (72.383%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           1.124     1.819    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.943 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.452     2.395    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_5_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.741     3.261    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.385 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.479     3.864    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0
    SLICE_X34Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         1.475     5.263    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/G
    SLICE_X29Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/Q
                         net (fo=1, routed)           0.097     0.255    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[22]
    SLICE_X28Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.300 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.300    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.845     2.212    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.203ns (66.655%)  route 0.102ns (33.345%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[6]/G
    SLICE_X31Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[6]/Q
                         net (fo=1, routed)           0.102     0.260    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[6]
    SLICE_X28Y90         LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X28Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.843     2.210    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.203ns (64.846%)  route 0.110ns (35.154%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[17]/G
    SLICE_X28Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     0.268    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[17]
    SLICE_X27Y92         LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.313    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.199ns (60.120%)  route 0.132ns (39.880%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.132     0.331    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_4_in
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.819     2.186    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.688%)  route 0.137ns (40.312%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/G
    SLICE_X29Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/Q
                         net (fo=1, routed)           0.137     0.295    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[28]
    SLICE_X28Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.845     2.212    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.220ns (63.928%)  route 0.124ns (36.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/C
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.124     0.344    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_1_in
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.819     2.186    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.203ns (58.493%)  route 0.144ns (41.507%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/G
    SLICE_X28Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/Q
                         net (fo=1, routed)           0.144     0.302    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[9]
    SLICE_X27Y92         LUT4 (Prop_lut4_I2_O)        0.045     0.347 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.203ns (58.199%)  route 0.146ns (41.801%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/G
    SLICE_X28Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/Q
                         net (fo=1, routed)           0.146     0.304    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[16]
    SLICE_X27Y92         LUT4 (Prop_lut4_I2_O)        0.045     0.349 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.349    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.842     2.209    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.203ns (57.874%)  route 0.148ns (42.126%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        LDCE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/G
    SLICE_X29Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/Q
                         net (fo=1, routed)           0.148     0.306    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[26]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.351 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.351    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.845     2.212    Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.220ns (62.504%)  route 0.132ns (37.496%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE                         0.000     0.000 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/C
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.132     0.352    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_3_in
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=652, routed)         0.819     2.186    Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/C





