<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A><A HREF="../dir_1/summ_11_t1.html" class="namet">.ECC_decoding_inst</A>.err_det_corr_inst<BR>

<B>Type name: </B>err_det_corr<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range75to79"><A HREF="">79.03%</A></TD>
<TD class="range60to64"><A HREF="">63.74%&nbsp;(276/433)</A></TD>
<TD class="range90to94"><A HREF="#_Blockcov">93.75%&nbsp;(15/16)</A></TD>
<TD class="range80to84"><A HREF="#_Expressioncov">82.14%&nbsp;(23/28)</A></TD>
<TD class="range60to64"><A HREF="#_Togglecov">61.18%&nbsp;(238/389)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">err_det_corr_inst</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR><B>Number of uncovered blocks: </B>1 of 16<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      11    111   false part of        84     begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR><B>Number of uncovered expressions: </B>5 of 28<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 66.67% (2/3)  | 66     | (parity_rd_in[0] == 1'b1) && (parity_rd_in[6:1] != 6'd0) 
4.1    | 33.33% (1/3)  | 84     | (parity_rd_in[0] == 1'b0) && (parity_rd_in[6:1] != 6'd0) 
6.1    | 75.00% (6/8)  | 153    | (bit_swap_en && (ECC_en[0] == 1'b1)) ? (rd_data_r ^ mask) : rd_data_r1 

<B>index: </B><B>3.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>66</B><B> source: </B><B>else if((parity_rd_in[0]==1'b1) && (parity_rd_in[6:1]!=6'd0))           // DETECTING SINGLE BIT ERROR</B>

(parity_rd_in[0] == 1'b1) && (parity_rd_in[6:1] != 6'd0)<BR>
<B><</B>-----------<B>1</B>-----------<B>></B>     <B><</B>-------<B>2</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
3.1.2     | 0     | 0    | -   0   

<B>index: </B><B>4.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>84</B><B> source: </B><B>else if((parity_rd_in[0]==1'b0) && (parity_rd_in[6:1]!=6'd0))           // DETECTING DOUBLE BIT ERROR</B>

(parity_rd_in[0] == 1'b0) && (parity_rd_in[6:1] != 6'd0)<BR>
 <B><</B>------<B>1</B>------<B>></B>              <B><</B>-------<B>3</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; 
-----------------------------------
4.1.2     | 0     | 0    | -   0   
4.1.3     | 0     | 0    | 1   -   

<B>index: </B><B>6.1</B><B> grade: </B><B>75.00% (6/8)</B><B> line: </B><B>153</B><B> source: </B><B>assign rd_data_r2 = (bit_swap_en && ECC_en[0]==1'b1) ? (rd_data_r ^ mask) : rd_data_r1   ;</B>

(bit_swap_en && (ECC_en[0] == 1'b1)) ? (rd_data_r ^ mask) : rd_data_r1<BR>
 <B><</B>----<B>1</B>----<B>></B>    <B><</B>--------<B>2</B>--------<B>></B>     <B><</B>---<B>3</B>---<B>></B>   <B><</B><B>4</B>-<B>></B>    <B><</B>---<B>5</B>----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; &lt;4&gt; &lt;5&gt; 
-----------------------------------------------
6.1.1     | 0     | 1    | 1   1   1   0   -   
6.1.5     | 0     | 0    | 1   1   0   0   -   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR><B>Number of uncovered signal bits: </B>151 of 389<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>2 of 389<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 389<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          ECC_irq_en[31]            
0          0          0          ECC_irq_en[30]            
0          0          0          ECC_irq_en[29]            
0          0          0          ECC_irq_en[28]            
0          0          0          ECC_irq_en[27]            
0          0          0          ECC_irq_en[26]            
0          0          0          ECC_irq_en[25]            
0          0          0          ECC_irq_en[24]            
0          0          0          ECC_irq_en[23]            
0          0          0          ECC_irq_en[22]            
0          0          0          ECC_irq_en[21]            
0          0          0          ECC_irq_en[20]            
0          0          0          ECC_irq_en[19]            
0          0          0          ECC_irq_en[18]            
0          0          0          ECC_irq_en[17]            
0          0          0          ECC_irq_en[16]            
0          0          0          ECC_irq_en[15]            
0          0          0          ECC_irq_en[14]            
0          0          0          ECC_irq_en[13]            
0          0          0          ECC_irq_en[12]            
0          0          0          ECC_irq_en[11]            
0          0          0          ECC_irq_en[10]            
0          0          0          ECC_irq_en[9]             
0          0          0          ECC_irq_en[8]             
0          0          0          ECC_irq_en[7]             
0          0          0          ECC_irq_en[6]             
0          0          0          ECC_irq_en[5]             
0          0          0          ECC_irq_en[4]             
0          0          0          ECC_irq_en[3]             
0          0          0          ECC_irq_en[2]             
0          0          0          ECC_irq_en[1]             
0          1          0          ECC_irq_en[0]             
0          0          0          parity_rd_in[6]           
0          0          0          data_valid                
0          0          0          error_type[31]            
0          0          0          error_type[30]            
0          0          0          error_type[29]            
0          0          0          error_type[28]            
0          0          0          error_type[27]            
0          0          0          error_type[26]            
0          0          0          error_type[25]            
0          0          0          error_type[24]            
0          0          0          error_type[23]            
0          0          0          error_type[22]            
0          0          0          error_type[21]            
0          0          0          error_type[20]            
0          0          0          error_type[19]            
0          0          0          error_type[18]            
0          0          0          error_type[17]            
0          0          0          error_type[16]            
0          0          0          error_type[15]            
0          0          0          error_type[14]            
0          0          0          error_type[13]            
0          0          0          error_type[12]            
0          0          0          error_type[11]            
0          0          0          error_type[10]            
0          0          0          error_type[9]             
0          0          0          error_type[8]             
0          0          0          error_type[7]             
0          0          0          error_type[6]             
0          0          0          error_type[5]             
0          0          0          error_type[4]             
0          0          0          error_type[3]             
0          0          0          error_type[2]             
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[3]                
0          0          0          i_paddr[2]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          rd_data_r1[32]            
0          0          0          rd_data_r1[16]            
0          0          0          rd_data_r1[8]             
0          0          0          rd_data_r1[4]             
0          0          0          rd_data_r1[2]             
0          0          0          rd_data_r1[1]             
0          0          0          rd_data_r1[0]             
0          0          0          bit_position[5]           
0          0          0          bit_position[1]           
0          0          0          mask[38]                  
0          0          0          mask[37]                  
0          0          0          mask[36]                  
0          0          0          mask[35]                  
0          0          0          mask[34]                  
0          0          0          mask[33]                  
0          0          0          mask[32]                  
0          0          0          mask[31]                  
0          0          0          mask[30]                  
0          0          0          mask[29]                  
0          0          0          mask[28]                  
0          0          0          mask[27]                  
0          0          0          mask[26]                  
0          0          0          mask[25]                  
0          0          0          mask[24]                  
0          0          0          mask[23]                  
0          0          0          mask[22]                  
0          0          0          mask[20]                  
0          0          0          mask[19]                  
0          0          0          mask[18]                  
0          0          0          mask[17]                  
0          0          0          mask[16]                  
0          0          0          mask[15]                  
0          0          0          mask[14]                  
0          0          0          mask[12]                  
0          0          0          mask[11]                  
0          0          0          mask[10]                  
0          0          0          mask[9]                   
0          0          0          mask[8]                   
0          0          0          mask[7]                   
0          0          0          mask[6]                   
0          0          0          mask[5]                   
0          0          0          mask[4]                   
0          0          0          mask[3]                   
0          0          0          mask[2]                   
0          0          0          mask[1]                   

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst<BR>
<B>Type name: </B>err_det_corr<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
