//1110010
`timescale 10ns/1ns

module seq(
    clk,
	reset,
	in,
	out
);

 input clk;
 input reset;
 input in;
 
 output out;
 //define state
 
 
 //internal variable
 
 
 //first segment:state transfer
 
 //second segment:transfer condition
 
 //three segment: state output
 //moore type fsm
 
endmodule
	
 