Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov  4 02:31:11 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_control_sets -verbose -file nexys4_control_sets_placed.rpt
| Design       : nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------+-------------------------------+------------------+----------------+
| ~clocks/serialclkgen/JA_OBUF[0] | codecbus/count[4]_i_2_n_0     | codecbus/count[4]_i_1__2_n_0  |                1 |              4 |
| ~clocks/serialclkgen/JA_OBUF[0] |                               |                               |                2 |              5 |
|  clocks/someclocks/inst/mclk    | codecfsm/count[9]_i_1_n_0     | RESET_IBUF                    |                3 |             10 |
| ~clocks/serialclkgen/JA_OBUF[0] | codecbus/shiftreg[15]_i_2_n_0 | codecbus/shiftreg[15]_i_1_n_0 |                2 |             15 |
|  clocks/someclocks/inst/mclk    | codecfsm/curstate[20]_i_1_n_0 | RESET_IBUF                    |                8 |             21 |
|  clocks/someclocks/inst/mclk    |                               |                               |                9 |             26 |
+---------------------------------+-------------------------------+-------------------------------+------------------+----------------+


