// Seed: 1240130708
module module_0 (
    output wand id_0,
    input supply1 id_1
);
  wire  id_3;
  logic id_4;
  parameter id_5 = 1 - -1;
  assign id_0 = id_1;
  wire id_6;
  wire id_7, id_8;
  struct packed {
    logic id_9;
    logic id_10;
  } id_11;
  assign id_11.id_10 = id_11.id_9;
  logic id_12;
  assign id_4 = 1 == id_7;
  logic id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd15
) (
    output wor id_0,
    output wand id_1,
    input supply0 _id_2,
    output logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output uwire id_10,
    output wand id_11
);
  module_0 modCall_1 (
      id_11,
      id_7
  );
  always id_3 <= id_6;
  assign id_1 = (-1);
  wire [-1 : id_2] id_13, id_14;
endmodule
