#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 24 19:07:53 2025
# Process ID: 8228
# Current directory: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15648 C:\Users\idowe\myProjects\FPGA-Course-Logtel\logtel_book_labs\lab20\lab20_b\lab20_b.xpr
# Log file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/vivado.log
# Journal file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20_b/fwdaxi/bh_llb.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 998.070 ; gain = 306.125
open_bd_design {C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - jtag_axi_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - reset_inv_0
Successfully read diagram <design_1> from BD file <C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.039 ; gain = 61.121
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 19:09:14 2025...
