{"metadata":{"roleHeading":"Operator","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"},{"text":", ","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"role":"symbol","title":"==(_:_:)","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing13SignalLiteralO2eeoiySbAC_ACtFZ","symbolKind":"op"},"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"lhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"},{"text":", ","kind":"text"},{"text":"rhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"SignalLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}]}]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"]]},"kind":"symbol","abstract":[{"type":"text","text":"Equality operation."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/==(_:_:)"},"variants":[{"paths":["\/documentation\/vhdlparsing\/signalliteral\/==(_:_:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/==(_:_:)":{"title":"==(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"url":"\/documentation\/vhdlparsing\/signalliteral\/==(_:_:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/==(_:_:)","abstract":[{"text":"Equality operation.","type":"text"}],"kind":"symbol","role":"symbol"}}}