
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000047    0.410715 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017876    0.209676    0.193554    0.604269 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209676    0.000068    0.604337 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008393    0.086532    0.137971    0.742308 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.086532    0.000027    0.742336 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003151    0.072981    0.107048    0.849384 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.072981    0.000002    0.849386 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003294    0.049232    0.070433    0.919819 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.049232    0.000003    0.919821 v _273_/A (sg13g2_nor2_1)
     1    0.004506    0.058433    0.072192    0.992014 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.058433    0.000018    0.992032 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008690    0.077924    0.086447    1.078479 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.077924    0.000075    1.078553 v sine_out[1] (out)
                                              1.078553   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.078553   data arrival time
---------------------------------------------------------------------------------------------
                                             18.671448   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000096    0.459097 ^ _140_/A (sg13g2_nor2_2)
     5    0.018015    0.044485    0.059627    0.518724 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044485    0.000008    0.518732 v _224_/B (sg13g2_nand2_1)
     2    0.005887    0.042006    0.050201    0.568933 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.042006    0.000008    0.568941 ^ _243_/C (sg13g2_nand3_1)
     2    0.006818    0.084154    0.100464    0.669405 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.084154    0.000009    0.669414 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003493    0.080179    0.101359    0.770773 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.080179    0.000006    0.770779 ^ _248_/C (sg13g2_nor3_1)
     1    0.003745    0.035887    0.050703    0.821482 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.035887    0.000009    0.821491 v _255_/B (sg13g2_nor4_1)
     1    0.003489    0.122912    0.146203    0.967694 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.122912    0.000005    0.967699 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.008188    0.086642    0.102557    1.070256 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.086642    0.000059    1.070315 v sine_out[0] (out)
                                              1.070315   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.070315   data arrival time
---------------------------------------------------------------------------------------------
                                             18.679684   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000020    0.571645 v _143_/B (sg13g2_nor2_1)
     2    0.006710    0.084345    0.091495    0.663140 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084345    0.000003    0.663143 ^ _144_/B (sg13g2_nand2_1)
     2    0.008299    0.068915    0.089510    0.752653 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068915    0.000038    0.752691 v _212_/B (sg13g2_nor2_1)
     2    0.011686    0.116555    0.117173    0.869864 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.116555    0.000071    0.869936 ^ sine_out[2] (out)
                                              0.869936   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.869936   data arrival time
---------------------------------------------------------------------------------------------
                                             18.880064   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000047    0.410715 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017876    0.209676    0.193554    0.604269 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209676    0.000077    0.604346 ^ _185_/B (sg13g2_nor2_2)
     5    0.021139    0.083353    0.114314    0.718661 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083353    0.000096    0.718756 v _189_/A2 (sg13g2_o21ai_1)
     1    0.010332    0.137687    0.150773    0.869530 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.137687    0.000127    0.869657 ^ sine_out[32] (out)
                                              0.869657   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.869657   data arrival time
---------------------------------------------------------------------------------------------
                                             18.880342   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000047    0.410715 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017876    0.209676    0.193554    0.604269 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209676    0.000077    0.604346 ^ _185_/B (sg13g2_nor2_2)
     5    0.021139    0.083353    0.114314    0.718661 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083353    0.000084    0.718745 v _186_/A2 (sg13g2_a21oi_1)
     1    0.009924    0.108066    0.132335    0.851080 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.108066    0.000113    0.851193 ^ sine_out[30] (out)
                                              0.851193   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.851193   data arrival time
---------------------------------------------------------------------------------------------
                                             18.898808   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000020    0.571645 v _143_/B (sg13g2_nor2_1)
     2    0.006710    0.084345    0.091495    0.663140 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084345    0.000005    0.663145 ^ _147_/A (sg13g2_nand2_1)
     2    0.006476    0.071217    0.076179    0.739324 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.071217    0.000016    0.739341 v _275_/B (sg13g2_nor2_1)
     1    0.008264    0.090703    0.096512    0.835853 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.090703    0.000060    0.835913 ^ sine_out[3] (out)
                                              0.835913   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.835913   data arrival time
---------------------------------------------------------------------------------------------
                                             18.914087   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000007    0.459007 ^ _132_/A (sg13g2_nand2_2)
     4    0.015429    0.060351    0.070721    0.529728 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060351    0.000009    0.529737 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013965    0.174311    0.167531    0.697268 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174311    0.000063    0.697331 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.009934    0.097892    0.137297    0.834628 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.097892    0.000113    0.834741 v sine_out[29] (out)
                                              0.834741   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.834741   data arrival time
---------------------------------------------------------------------------------------------
                                             18.915258   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000007    0.459007 ^ _132_/A (sg13g2_nand2_2)
     4    0.015429    0.060351    0.070721    0.529728 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060351    0.000009    0.529737 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013965    0.174311    0.167531    0.697268 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174311    0.000064    0.697332 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.009529    0.087720    0.135833    0.833166 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.087720    0.000098    0.833264 v sine_out[21] (out)
                                              0.833264   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.833264   data arrival time
---------------------------------------------------------------------------------------------
                                             18.916735   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046525    0.000193    0.311896 ^ fanout56/A (sg13g2_buf_4)
     6    0.023656    0.040199    0.104342    0.416238 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.040199    0.000170    0.416408 ^ fanout55/A (sg13g2_buf_2)
     6    0.022323    0.055522    0.099153    0.515561 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055522    0.000156    0.515717 ^ fanout54/A (sg13g2_buf_4)
     8    0.024704    0.041435    0.110060    0.625777 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.041435    0.000072    0.625850 ^ _131_/B (sg13g2_or2_1)
     6    0.019858    0.088287    0.117595    0.743444 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.088287    0.000005    0.743449 ^ _149_/A (sg13g2_nand2_1)
     1    0.008310    0.067610    0.086591    0.830040 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.067610    0.000061    0.830102 v sine_out[15] (out)
                                              0.830102   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.830102   data arrival time
---------------------------------------------------------------------------------------------
                                             18.919897   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046525    0.000193    0.311896 ^ fanout56/A (sg13g2_buf_4)
     6    0.023656    0.040199    0.104342    0.416238 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.040199    0.000170    0.416408 ^ fanout55/A (sg13g2_buf_2)
     6    0.022323    0.055522    0.099153    0.515561 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055522    0.000156    0.515717 ^ fanout54/A (sg13g2_buf_4)
     8    0.024704    0.041435    0.110060    0.625777 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.041435    0.000072    0.625850 ^ _131_/B (sg13g2_or2_1)
     6    0.019858    0.088287    0.117595    0.743444 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.088287    0.000052    0.743496 ^ _145_/A (sg13g2_nand2_1)
     1    0.008127    0.066659    0.085689    0.829185 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.066659    0.000057    0.829242 v sine_out[14] (out)
                                              0.829242   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.829242   data arrival time
---------------------------------------------------------------------------------------------
                                             18.920757   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000007    0.459007 ^ _132_/A (sg13g2_nand2_2)
     4    0.015429    0.060351    0.070721    0.529728 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060351    0.000009    0.529737 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013965    0.174311    0.167531    0.697268 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174311    0.000054    0.697322 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.007453    0.077110    0.125061    0.822383 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.077110    0.000037    0.822419 v sine_out[10] (out)
                                              0.822419   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.822419   data arrival time
---------------------------------------------------------------------------------------------
                                             18.927580   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046525    0.000193    0.311896 ^ fanout56/A (sg13g2_buf_4)
     6    0.023656    0.040199    0.104342    0.416238 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.040199    0.000170    0.416408 ^ fanout55/A (sg13g2_buf_2)
     6    0.022323    0.055522    0.099153    0.515561 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055522    0.000156    0.515717 ^ fanout54/A (sg13g2_buf_4)
     8    0.024704    0.041435    0.110060    0.625777 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.041435    0.000094    0.625871 ^ _181_/B (sg13g2_and2_2)
     4    0.014327    0.046290    0.118924    0.744795 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.046290    0.000019    0.744815 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.009032    0.072076    0.074276    0.819091 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.072076    0.000081    0.819172 v sine_out[31] (out)
                                              0.819172   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.819172   data arrival time
---------------------------------------------------------------------------------------------
                                             18.930828   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000047    0.410715 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017876    0.209676    0.193554    0.604269 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209676    0.000077    0.604346 ^ _185_/B (sg13g2_nor2_2)
     5    0.021139    0.083353    0.114314    0.718661 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083353    0.000098    0.718759 v _278_/B (sg13g2_nor2_1)
     1    0.007769    0.088791    0.097553    0.816312 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.088791    0.000046    0.816358 ^ sine_out[6] (out)
                                              0.816358   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.816358   data arrival time
---------------------------------------------------------------------------------------------
                                             18.933643   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037123    0.000192    0.291655 v fanout56/A (sg13g2_buf_4)
     6    0.022822    0.031667    0.086461    0.378116 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.031667    0.000163    0.378279 v fanout55/A (sg13g2_buf_2)
     6    0.021661    0.045047    0.094898    0.473177 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.045047    0.000151    0.473328 v fanout54/A (sg13g2_buf_4)
     8    0.023870    0.032616    0.091027    0.564355 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.032616    0.000070    0.564425 v _131_/B (sg13g2_or2_1)
     6    0.019127    0.075369    0.144282    0.708707 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.075369    0.000006    0.708713 v _280_/B1 (sg13g2_a21oi_1)
     1    0.007945    0.095917    0.107286    0.815998 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.095917    0.000051    0.816049 ^ sine_out[9] (out)
                                              0.816049   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.816049   data arrival time
---------------------------------------------------------------------------------------------
                                             18.933950   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037123    0.000192    0.291655 v fanout56/A (sg13g2_buf_4)
     6    0.022822    0.031667    0.086461    0.378116 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.031667    0.000163    0.378279 v fanout55/A (sg13g2_buf_2)
     6    0.021661    0.045047    0.094898    0.473177 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.045047    0.000151    0.473328 v fanout54/A (sg13g2_buf_4)
     8    0.023870    0.032616    0.091027    0.564355 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.032616    0.000070    0.564425 v _131_/B (sg13g2_or2_1)
     6    0.019127    0.075369    0.144282    0.708707 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.075369    0.000046    0.708753 v _139_/B1 (sg13g2_a21oi_1)
     1    0.007730    0.094323    0.105949    0.814702 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.094323    0.000045    0.814746 ^ sine_out[13] (out)
                                              0.814746   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.814746   data arrival time
---------------------------------------------------------------------------------------------
                                             18.935253   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037123    0.000192    0.291655 v fanout56/A (sg13g2_buf_4)
     6    0.022822    0.031667    0.086461    0.378116 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.031667    0.000163    0.378279 v fanout55/A (sg13g2_buf_2)
     6    0.021661    0.045047    0.094898    0.473177 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.045047    0.000151    0.473328 v fanout54/A (sg13g2_buf_4)
     8    0.023870    0.032616    0.091027    0.564355 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.032616    0.000070    0.564425 v _131_/B (sg13g2_or2_1)
     6    0.019127    0.075369    0.144282    0.708707 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.075369    0.000031    0.708738 v _283_/B1 (sg13g2_a21oi_1)
     1    0.007558    0.093053    0.104881    0.813619 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.093053    0.000040    0.813658 ^ sine_out[11] (out)
                                              0.813658   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.813658   data arrival time
---------------------------------------------------------------------------------------------
                                             18.936340   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000019    0.571643 v _168_/B (sg13g2_nor2_1)
     2    0.006998    0.086504    0.093339    0.664982 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.086504    0.000008    0.664991 ^ _171_/B (sg13g2_nand2_1)
     1    0.003093    0.062395    0.066204    0.731195 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062395    0.000003    0.731198 v _172_/B (sg13g2_nand2_1)
     1    0.009768    0.058038    0.069693    0.800891 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.058038    0.000110    0.801001 ^ sine_out[25] (out)
                                              0.801001   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.801001   data arrival time
---------------------------------------------------------------------------------------------
                                             18.948997   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006943    0.030453    0.184441    0.214326 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030453    0.000016    0.214342 v fanout66/A (sg13g2_buf_4)
     8    0.034627    0.039974    0.091408    0.305750 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.039974    0.000210    0.305960 v _125_/A (sg13g2_inv_1)
     3    0.010854    0.055139    0.056943    0.362903 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.055139    0.000006    0.362909 ^ fanout51/A (sg13g2_buf_4)
     8    0.034147    0.049970    0.117630    0.480539 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.049970    0.000021    0.480561 ^ _161_/A (sg13g2_nand2_1)
     3    0.010274    0.072193    0.081319    0.561880 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072193    0.000007    0.561887 v _177_/B (sg13g2_nand2_1)
     3    0.010942    0.064034    0.077783    0.639670 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064034    0.000019    0.639689 ^ _179_/A (sg13g2_nand2_1)
     2    0.006139    0.054496    0.067479    0.707168 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054496    0.000009    0.707176 v _281_/B (sg13g2_nor2_1)
     1    0.008171    0.087535    0.090176    0.797352 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.087535    0.000055    0.797407 ^ sine_out[8] (out)
                                              0.797407   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.797407   data arrival time
---------------------------------------------------------------------------------------------
                                             18.952593   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000019    0.571643 v _168_/B (sg13g2_nor2_1)
     2    0.006998    0.086504    0.093339    0.664982 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.086504    0.000002    0.664985 ^ _169_/B (sg13g2_nand2_1)
     1    0.003141    0.045139    0.066423    0.731408 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045139    0.000003    0.731411 v _170_/B (sg13g2_nand2_1)
     1    0.009544    0.054299    0.061788    0.793198 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.054299    0.000103    0.793301 ^ sine_out[24] (out)
                                              0.793301   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.793301   data arrival time
---------------------------------------------------------------------------------------------
                                             18.956697   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000007    0.459007 ^ _132_/A (sg13g2_nand2_2)
     4    0.015429    0.060351    0.070721    0.529728 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060351    0.000009    0.529737 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013965    0.174311    0.167531    0.697268 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174311    0.000052    0.697320 ^ _276_/B (sg13g2_nor2_1)
     1    0.007386    0.056677    0.082973    0.780292 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.056677    0.000035    0.780328 v sine_out[4] (out)
                                              0.780328   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.780328   data arrival time
---------------------------------------------------------------------------------------------
                                             18.969673   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006943    0.030453    0.184441    0.214326 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030453    0.000016    0.214342 v fanout66/A (sg13g2_buf_4)
     8    0.034627    0.039974    0.091408    0.305750 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.039974    0.000210    0.305960 v _125_/A (sg13g2_inv_1)
     3    0.010854    0.055139    0.056943    0.362903 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.055139    0.000006    0.362909 ^ fanout51/A (sg13g2_buf_4)
     8    0.034147    0.049970    0.117630    0.480539 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.049970    0.000021    0.480561 ^ _161_/A (sg13g2_nand2_1)
     3    0.010274    0.072193    0.081319    0.561880 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072193    0.000007    0.561887 v _177_/B (sg13g2_nand2_1)
     3    0.010942    0.064034    0.077783    0.639670 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064034    0.000019    0.639689 ^ _179_/A (sg13g2_nand2_1)
     2    0.006139    0.054496    0.067479    0.707168 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.054496    0.000009    0.707177 v _180_/B (sg13g2_nand2_1)
     1    0.008175    0.050793    0.061308    0.768485 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.050793    0.000055    0.768540 ^ sine_out[28] (out)
                                              0.768540   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.768540   data arrival time
---------------------------------------------------------------------------------------------
                                             18.981461   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000095    0.410763 v _140_/A (sg13g2_nor2_2)
     5    0.018804    0.097093    0.100470    0.511233 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097093    0.000011    0.511244 ^ _152_/B (sg13g2_nor2_2)
     4    0.014363    0.044530    0.067584    0.578828 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044530    0.000089    0.578917 v _155_/B1 (sg13g2_a221oi_1)
     1    0.008035    0.164169    0.167666    0.746583 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.164169    0.000054    0.746637 ^ sine_out[17] (out)
                                              0.746637   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.746637   data arrival time
---------------------------------------------------------------------------------------------
                                             19.003363   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050172    0.000168    0.343283 ^ _137_/B (sg13g2_nand3_1)
     5    0.019985    0.185729    0.181423    0.524706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.185729    0.000030    0.524736 v _156_/B (sg13g2_nand2b_1)
     2    0.006908    0.073119    0.095264    0.619999 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.073119    0.000006    0.620005 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.010984    0.081560    0.101223    0.721229 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.081560    0.000151    0.721379 v sine_out[27] (out)
                                              0.721379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.721379   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028620   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050172    0.000168    0.343283 ^ _137_/B (sg13g2_nand3_1)
     5    0.019985    0.185729    0.181423    0.524706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.185729    0.000030    0.524736 v _156_/B (sg13g2_nand2b_1)
     2    0.006908    0.073119    0.095264    0.619999 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.073119    0.000007    0.620006 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.008861    0.072468    0.099087    0.719092 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.072468    0.000080    0.719173 v sine_out[18] (out)
                                              0.719173   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.719173   data arrival time
---------------------------------------------------------------------------------------------
                                             19.030827   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050172    0.000168    0.343283 ^ _137_/B (sg13g2_nand3_1)
     5    0.019985    0.185729    0.181423    0.524706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.185729    0.000048    0.524754 v _138_/B (sg13g2_nor2_1)
     2    0.006495    0.098590    0.113380    0.638134 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.098590    0.000006    0.638139 ^ _279_/B (sg13g2_nor2_1)
     1    0.007458    0.043708    0.065719    0.703858 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.043708    0.000037    0.703896 v sine_out[7] (out)
                                              0.703896   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.703896   data arrival time
---------------------------------------------------------------------------------------------
                                             19.046104   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013430    0.040719    0.202523    0.232488 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040719    0.000015    0.232503 ^ fanout63/A (sg13g2_buf_4)
     8    0.033431    0.048873    0.109085    0.341588 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.048878    0.000520    0.342108 ^ fanout62/A (sg13g2_buf_4)
     8    0.027600    0.043799    0.108868    0.450975 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.043799    0.000089    0.451064 ^ _142_/A (sg13g2_or2_1)
     7    0.023873    0.105358    0.135834    0.586898 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.105358    0.000020    0.586918 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.008761    0.075055    0.110868    0.697787 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.075055    0.000077    0.697863 v sine_out[16] (out)
                                              0.697863   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.697863   data arrival time
---------------------------------------------------------------------------------------------
                                             19.052135   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050173    0.000252    0.343367 ^ fanout70/A (sg13g2_buf_4)
     8    0.035034    0.050661    0.115634    0.459001 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050661    0.000096    0.459097 ^ _140_/A (sg13g2_nor2_2)
     5    0.018015    0.044485    0.059627    0.518724 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044485    0.000010    0.518734 v _152_/B (sg13g2_nor2_2)
     4    0.014679    0.078855    0.082225    0.600959 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.078855    0.000062    0.601021 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.007321    0.065062    0.094493    0.695514 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.065062    0.000034    0.695548 v sine_out[22] (out)
                                              0.695548   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.695548   data arrival time
---------------------------------------------------------------------------------------------
                                             19.054451   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006943    0.030453    0.184441    0.214326 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030453    0.000016    0.214342 v fanout66/A (sg13g2_buf_4)
     8    0.034627    0.039974    0.091408    0.305750 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.039974    0.000210    0.305960 v _125_/A (sg13g2_inv_1)
     3    0.010854    0.055139    0.056943    0.362903 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.055139    0.000006    0.362909 ^ fanout51/A (sg13g2_buf_4)
     8    0.034147    0.049970    0.117630    0.480539 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.049970    0.000021    0.480561 ^ _161_/A (sg13g2_nand2_1)
     3    0.010274    0.072193    0.081319    0.561880 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072193    0.000034    0.561914 v _162_/A2 (sg13g2_a21oi_1)
     1    0.008991    0.100221    0.122414    0.684328 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.100221    0.000080    0.684409 ^ sine_out[20] (out)
                                              0.684409   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.684409   data arrival time
---------------------------------------------------------------------------------------------
                                             19.065590   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000262    0.315266 v _141_/A (sg13g2_or2_1)
     3    0.010585    0.048878    0.128232    0.443497 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.048878    0.000039    0.443536 v _173_/A2 (sg13g2_o21ai_1)
     2    0.006608    0.104559    0.110033    0.553569 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.104559    0.000004    0.553573 ^ _174_/B (sg13g2_nand2_1)
     1    0.002992    0.039354    0.070687    0.624260 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.039354    0.000001    0.624261 v _175_/B (sg13g2_nand2_1)
     1    0.008758    0.050347    0.056996    0.681257 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.050347    0.000073    0.681330 ^ sine_out[26] (out)
                                              0.681330   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.681330   data arrival time
---------------------------------------------------------------------------------------------
                                             19.068668   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009722    0.050634    0.197401    0.227714 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050634    0.000005    0.227718 ^ fanout71/A (sg13g2_buf_4)
     8    0.034482    0.050172    0.115397    0.343115 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.050172    0.000168    0.343283 ^ _137_/B (sg13g2_nand3_1)
     5    0.019985    0.185729    0.181423    0.524706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.185729    0.000034    0.524740 v _166_/A (sg13g2_nor2_1)
     1    0.003114    0.063823    0.094296    0.619036 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063823    0.000001    0.619037 ^ _167_/B (sg13g2_nor2_1)
     1    0.008549    0.040676    0.056526    0.675563 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.040676    0.000070    0.675633 v sine_out[23] (out)
                                              0.675633   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.675633   data arrival time
---------------------------------------------------------------------------------------------
                                             19.074368   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176318    0.206659 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206660 v fanout73/A (sg13g2_buf_4)
     7    0.032660    0.038301    0.085994    0.292654 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038301    0.000187    0.292840 v fanout72/A (sg13g2_buf_4)
     8    0.031898    0.038149    0.093336    0.386177 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.038149    0.000046    0.386222 v _153_/B (sg13g2_nor2_1)
     3    0.011654    0.115315    0.105650    0.491872 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.115315    0.000008    0.491880 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003088    0.055454    0.083500    0.575380 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055454    0.000003    0.575383 v _160_/B (sg13g2_nor2_1)
     1    0.008807    0.092558    0.094420    0.669803 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.092558    0.000079    0.669882 ^ sine_out[19] (out)
                                              0.669882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.669882   data arrival time
---------------------------------------------------------------------------------------------
                                             19.080118   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.009341    0.038432    0.190331    0.220644 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038432    0.000004    0.220648 v fanout71/A (sg13g2_buf_4)
     8    0.033339    0.039228    0.094356    0.315004 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.039229    0.000243    0.315247 v fanout70/A (sg13g2_buf_4)
     8    0.034269    0.039916    0.095421    0.410668 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.039916    0.000095    0.410763 v _140_/A (sg13g2_nor2_2)
     5    0.018804    0.097093    0.100470    0.511233 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097093    0.000011    0.511244 ^ _152_/B (sg13g2_nor2_2)
     4    0.014363    0.044530    0.067584    0.578828 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044530    0.000084    0.578912 v _277_/B (sg13g2_nor2_1)
     1    0.007577    0.081474    0.083125    0.662037 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.081474    0.000041    0.662078 ^ sine_out[5] (out)
                                              0.662078   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.662078   data arrival time
---------------------------------------------------------------------------------------------
                                             19.087921   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037123    0.000192    0.291655 v fanout56/A (sg13g2_buf_4)
     6    0.022822    0.031667    0.086461    0.378116 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.031667    0.000158    0.378274 v _130_/B (sg13g2_nor2_1)
     2    0.009760    0.096659    0.091873    0.470147 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.096659    0.000002    0.470149 ^ _284_/A (sg13g2_and2_1)
     1    0.008899    0.049407    0.123064    0.593213 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.049407    0.000082    0.593295 ^ sine_out[12] (out)
                                              0.593295   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.593295   data arrival time
---------------------------------------------------------------------------------------------
                                             19.156706   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020424    0.053593    0.213452    0.243783 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.053593    0.000013    0.243796 ^ _127_/A (sg13g2_inv_1)
     1    0.011214    0.046094    0.057802    0.301598 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.046094    0.000163    0.301761 v signB (out)
                                              0.301761   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.301761   data arrival time
---------------------------------------------------------------------------------------------
                                             19.448238   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020424    0.053593    0.213452    0.243783 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.053593    0.000165    0.243948 ^ sign (out)
                                              0.243948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.243948   data arrival time
---------------------------------------------------------------------------------------------
                                             19.506050   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000254    5.090706 v _129_/A (sg13g2_inv_1)
     1    0.005575    0.034155    0.039221    5.129927 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.034155    0.000009    5.129937 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030340   25.030340 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030340 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780340   clock uncertainty
                                  0.000000   24.780340   clock reconvergence pessimism
                                 -0.120011   24.660330   library recovery time
                                             24.660330   data required time
---------------------------------------------------------------------------------------------
                                             24.660330   data required time
                                             -5.129937   data arrival time
---------------------------------------------------------------------------------------------
                                             19.530394   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000075    5.090528 v _286_/A (sg13g2_inv_1)
     1    0.005454    0.033686    0.038844    5.129371 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.033686    0.000007    5.129378 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129378   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029855   25.029854 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029854 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.779856   clock uncertainty
                                  0.000000   24.779856   clock reconvergence pessimism
                                 -0.119870   24.659985   library recovery time
                                             24.659985   data required time
---------------------------------------------------------------------------------------------
                                             24.659985   data required time
                                             -5.129378   data arrival time
---------------------------------------------------------------------------------------------
                                             19.530607   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000246    5.090699 v _291_/A (sg13g2_inv_1)
     1    0.005419    0.033554    0.038737    5.129436 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033554    0.000006    5.129442 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.129442   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030331   25.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780331   clock uncertainty
                                  0.000000   24.780331   clock reconvergence pessimism
                                 -0.119671   24.660660   library recovery time
                                             24.660660   data required time
---------------------------------------------------------------------------------------------
                                             24.660660   data required time
                                             -5.129442   data arrival time
---------------------------------------------------------------------------------------------
                                             19.531218   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000052    5.090504 v _288_/A (sg13g2_inv_1)
     1    0.005262    0.032945    0.038247    5.128751 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032945    0.000002    5.128753 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.128753   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029965   25.029964 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029964 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.779966   clock uncertainty
                                  0.000000   24.779966   clock reconvergence pessimism
                                 -0.119487   24.660479   library recovery time
                                             24.660479   data required time
---------------------------------------------------------------------------------------------
                                             24.660479   data required time
                                             -5.128753   data arrival time
---------------------------------------------------------------------------------------------
                                             19.531727   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000071    5.090524 v _287_/A (sg13g2_inv_1)
     1    0.005180    0.032628    0.037991    5.128515 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032628    0.000002    5.128517 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128517   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029885   25.029884 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029884 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.779886   clock uncertainty
                                  0.000000   24.779886   clock reconvergence pessimism
                                 -0.119548   24.660337   library recovery time
                                             24.660337   data required time
---------------------------------------------------------------------------------------------
                                             24.660337   data required time
                                             -5.128517   data arrival time
---------------------------------------------------------------------------------------------
                                             19.531820   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000238    5.090690 v _285_/A (sg13g2_inv_1)
     1    0.005211    0.032752    0.038091    5.128781 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032752    0.000002    5.128783 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030314   25.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780313   clock uncertainty
                                  0.000000   24.780313   clock reconvergence pessimism
                                 -0.119585   24.660728   library recovery time
                                             24.660728   data required time
---------------------------------------------------------------------------------------------
                                             24.660728   data required time
                                             -5.128783   data arrival time
---------------------------------------------------------------------------------------------
                                             19.531946   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000160    5.090613 v _292_/A (sg13g2_inv_1)
     1    0.005194    0.032686    0.038038    5.128651 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.032686    0.000002    5.128653 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128653   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030225   25.030224 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000   25.030224 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780224   clock uncertainty
                                  0.000000   24.780224   clock reconvergence pessimism
                                 -0.119565   24.660660   library recovery time
                                             24.660660   data required time
---------------------------------------------------------------------------------------------
                                             24.660660   data required time
                                             -5.128653   data arrival time
---------------------------------------------------------------------------------------------
                                             19.532007   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000194    5.090646 v _289_/A (sg13g2_inv_1)
     1    0.005169    0.032588    0.037959    5.128606 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032588    0.000001    5.128607 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128607   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030262   25.030262 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000   25.030262 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780262   clock uncertainty
                                  0.000000   24.780262   clock reconvergence pessimism
                                 -0.119535   24.660727   library recovery time
                                             24.660727   data required time
---------------------------------------------------------------------------------------------
                                             24.660727   data required time
                                             -5.128607   data arrival time
---------------------------------------------------------------------------------------------
                                             19.532120   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006432    5.006433 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006433 v _290_/A (sg13g2_inv_1)
     1    0.005120    0.029422    0.033259    5.039691 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.029422    0.000000    5.039691 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.039691   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030067   25.030066 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000   25.030066 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780067   clock uncertainty
                                  0.000000   24.780067   clock reconvergence pessimism
                                 -0.118574   24.661493   library recovery time
                                             24.661493   data required time
---------------------------------------------------------------------------------------------
                                             24.661493   data required time
                                             -5.039691   data arrival time
---------------------------------------------------------------------------------------------
                                             19.621801   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009961    0.076849    0.093073    0.424911 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076849    0.000010    0.424922 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009807    0.137238    0.144346    0.569268 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137238    0.000030    0.569298 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009559    0.092506    0.123096    0.692395 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092506    0.000014    0.692408 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009300    0.132105    0.153316    0.845724 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132105    0.000022    0.845746 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008923    0.083224    0.119837    0.965583 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083224    0.000017    0.965600 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005899    0.102080    0.118511    1.084111 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102080    0.000005    1.084116 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001816    0.055743    0.107925    1.192041 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055743    0.000002    1.192044 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.192044   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030067   25.030066 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000   25.030066 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780067   clock uncertainty
                                  0.000000   24.780067   clock reconvergence pessimism
                                 -0.119775   24.660292   library setup time
                                             24.660292   data required time
---------------------------------------------------------------------------------------------
                                             24.660292   data required time
                                             -1.192044   data arrival time
---------------------------------------------------------------------------------------------
                                             23.468248   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000020    0.571645 v _143_/B (sg13g2_nor2_1)
     2    0.006710    0.084345    0.091495    0.663140 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084345    0.000003    0.663143 ^ _144_/B (sg13g2_nand2_1)
     2    0.008299    0.068915    0.089510    0.752653 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068915    0.000038    0.752691 v _212_/B (sg13g2_nor2_1)
     2    0.011686    0.116555    0.117173    0.869864 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.116555    0.000012    0.869877 ^ _213_/C (sg13g2_nand3_1)
     2    0.009836    0.109213    0.143800    1.013677 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109213    0.000038    1.013715 v _214_/B (sg13g2_xnor2_1)
     1    0.002235    0.037420    0.112521    1.126236 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037420    0.000006    1.126242 v _300_/D (sg13g2_dfrbpq_2)
                                              1.126242   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030331   25.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780331   clock uncertainty
                                  0.000000   24.780331   clock reconvergence pessimism
                                 -0.110994   24.669338   library setup time
                                             24.669338   data required time
---------------------------------------------------------------------------------------------
                                             24.669338   data required time
                                             -1.126242   data arrival time
---------------------------------------------------------------------------------------------
                                             23.543095   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000088    0.410015 v _142_/A (sg13g2_or2_1)
     7    0.022682    0.085368    0.161610    0.571625 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085368    0.000020    0.571645 v _143_/B (sg13g2_nor2_1)
     2    0.006710    0.084345    0.091495    0.663140 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084345    0.000003    0.663143 ^ _144_/B (sg13g2_nand2_1)
     2    0.008299    0.068915    0.089510    0.752653 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068915    0.000038    0.752691 v _212_/B (sg13g2_nor2_1)
     2    0.011686    0.116555    0.117173    0.869864 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.116555    0.000012    0.869877 ^ _213_/C (sg13g2_nand3_1)
     2    0.009836    0.109213    0.143800    1.013677 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109213    0.000015    1.013691 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004198    0.079639    0.066465    1.080156 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079639    0.000016    1.080173 ^ _219_/A (sg13g2_inv_1)
     1    0.001950    0.024614    0.038456    1.118629 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024614    0.000003    1.118632 v _301_/D (sg13g2_dfrbpq_1)
                                              1.118632   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030225   25.030224 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000   25.030224 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780224   clock uncertainty
                                  0.000000   24.780224   clock reconvergence pessimism
                                 -0.106376   24.673849   library setup time
                                             24.673849   data required time
---------------------------------------------------------------------------------------------
                                             24.673849   data required time
                                             -1.118632   data arrival time
---------------------------------------------------------------------------------------------
                                             23.555218   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009961    0.076849    0.093073    0.424911 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076849    0.000010    0.424922 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009807    0.137238    0.144346    0.569268 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137238    0.000030    0.569298 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009559    0.092506    0.123096    0.692395 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092506    0.000014    0.692408 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009300    0.132105    0.153316    0.845724 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132105    0.000022    0.845746 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008923    0.083224    0.119837    0.965583 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083224    0.000021    0.965604 v _208_/B (sg13g2_xor2_1)
     1    0.003475    0.056100    0.113684    1.079288 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.056100    0.000019    1.079307 v _298_/D (sg13g2_dfrbpq_1)
                                              1.079307   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030262   25.030262 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000   25.030262 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780262   clock uncertainty
                                  0.000000   24.780262   clock reconvergence pessimism
                                 -0.117731   24.662531   library setup time
                                             24.662531   data required time
---------------------------------------------------------------------------------------------
                                             24.662531   data required time
                                             -1.079307   data arrival time
---------------------------------------------------------------------------------------------
                                             23.583223   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009961    0.076849    0.093073    0.424911 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076849    0.000010    0.424922 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009807    0.137238    0.144346    0.569268 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137238    0.000030    0.569298 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009559    0.092506    0.123096    0.692395 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092506    0.000014    0.692408 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009300    0.132105    0.153316    0.845724 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132105    0.000021    0.845745 ^ _204_/B (sg13g2_xor2_1)
     1    0.001833    0.049918    0.120801    0.966546 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049918    0.000003    0.966549 ^ _297_/D (sg13g2_dfrbpq_2)
                                              0.966549   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029965   25.029964 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029964 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.779966   clock uncertainty
                                  0.000000   24.779966   clock reconvergence pessimism
                                 -0.117747   24.662220   library setup time
                                             24.662220   data required time
---------------------------------------------------------------------------------------------
                                             24.662220   data required time
                                             -0.966549   data arrival time
---------------------------------------------------------------------------------------------
                                             23.695669   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009961    0.076849    0.093073    0.424911 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076849    0.000010    0.424922 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009807    0.137238    0.144346    0.569268 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137238    0.000030    0.569298 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009559    0.092506    0.123096    0.692395 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092506    0.000011    0.692406 v _200_/A (sg13g2_xor2_1)
     1    0.001767    0.048409    0.117204    0.809610 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048409    0.000002    0.809612 v _296_/D (sg13g2_dfrbpq_1)
                                              0.809612   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029885   25.029884 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029884 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.779886   clock uncertainty
                                  0.000000   24.779886   clock reconvergence pessimism
                                 -0.114959   24.664927   library setup time
                                             24.664927   data required time
---------------------------------------------------------------------------------------------
                                             24.664927   data required time
                                             -0.809612   data arrival time
---------------------------------------------------------------------------------------------
                                             23.855314   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009961    0.076849    0.093073    0.424911 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076849    0.000010    0.424922 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009807    0.137238    0.144346    0.569268 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137238    0.000031    0.569299 ^ _196_/A (sg13g2_xor2_1)
     1    0.002163    0.056030    0.128675    0.697974 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.056030    0.000005    0.697979 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.697979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.029855   25.029854 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000   25.029854 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.779856   clock uncertainty
                                  0.000000   24.779856   clock reconvergence pessimism
                                 -0.119868   24.659986   library setup time
                                             24.659986   data required time
---------------------------------------------------------------------------------------------
                                             24.659986   data required time
                                             -0.697979   data arrival time
---------------------------------------------------------------------------------------------
                                             23.962008   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006910    0.039845    0.189181    0.219406 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039845    0.000008    0.219414 ^ fanout52/A (sg13g2_buf_4)
     8    0.037720    0.052894    0.112235    0.331649 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.052894    0.000189    0.331838 ^ _191_/B (sg13g2_xnor2_1)
     2    0.010378    0.118414    0.116712    0.448550 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.118414    0.000033    0.448584 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001736    0.062010    0.108602    0.557186 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.062010    0.000002    0.557188 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.557188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030314   25.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780313   clock uncertainty
                                  0.000000   24.780313   clock reconvergence pessimism
                                 -0.121798   24.658516   library setup time
                                             24.658516   data required time
---------------------------------------------------------------------------------------------
                                             24.658516   data required time
                                             -0.557188   data arrival time
---------------------------------------------------------------------------------------------
                                             24.101328   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003936    0.028429    0.180487    0.210828 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028429    0.000001    0.210830 ^ fanout73/A (sg13g2_buf_4)
     7    0.034055    0.049114    0.103091    0.313920 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.049114    0.000018    0.313938 ^ _128_/A (sg13g2_inv_2)
     5    0.019709    0.040444    0.050683    0.364621 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040444    0.000020    0.364642 v _293_/D (sg13g2_dfrbpq_1)
                                              0.364642   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036795    0.050963    0.030340   25.030340 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000   25.030340 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780340   clock uncertainty
                                  0.000000   24.780340   clock reconvergence pessimism
                                 -0.112084   24.668255   library setup time
                                             24.668255   data required time
---------------------------------------------------------------------------------------------
                                             24.668255   data required time
                                             -0.364642   data arrival time
---------------------------------------------------------------------------------------------
                                             24.303614   slack (MET)



