###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Fri Mar 21 03:56:18 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[98]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_98_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.271
= Slack Time                   -0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.048
     = Beginpoint Arrival Time       1.048
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_98_ | CP ^          |        |       |   1.048 |    0.576 | 
     | psum_mem_instance/Q_reg_98_ | CP ^ -> Q ^   | EDFQD1 | 0.223 |   1.270 |    0.799 | 
     |                             | sum_out[98] ^ |        | 0.001 |   1.271 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[72]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_72_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.270
= Slack Time                   -0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.051
     = Beginpoint Arrival Time       1.051
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_72_ | CP ^          |        |       |   1.051 |    0.581 | 
     | psum_mem_instance/Q_reg_72_ | CP ^ -> Q ^   | EDFQD1 | 0.218 |   1.269 |    0.799 | 
     |                             | sum_out[72] ^ |        | 0.001 |   1.270 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[34]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_34_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.266
= Slack Time                   -0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.999
     = Beginpoint Arrival Time       0.999
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_34_ | CP ^          |        |       |   0.999 |    0.534 | 
     | psum_mem_instance/Q_reg_34_ | CP ^ -> Q ^   | EDFQD1 | 0.262 |   1.262 |    0.796 | 
     |                             | sum_out[34] ^ |        | 0.004 |   1.266 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[77]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_77_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.264
= Slack Time                   -0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.051
     = Beginpoint Arrival Time       1.051
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_77_ | CP ^          |        |       |   1.051 |    0.587 | 
     | psum_mem_instance/Q_reg_77_ | CP ^ -> Q ^   | EDFQD1 | 0.212 |   1.263 |    0.799 | 
     |                             | sum_out[77] ^ |        | 0.001 |   1.264 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[101]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_101_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.260
= Slack Time                   -0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.049
     = Beginpoint Arrival Time       1.049
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                              |                |        |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_101_ | CP ^           |        |       |   1.049 |    0.589 | 
     | psum_mem_instance/Q_reg_101_ | CP ^ -> Q ^    | EDFQD1 | 0.211 |   1.260 |    0.800 | 
     |                              | sum_out[101] ^ |        | 0.000 |   1.260 |    0.800 | 
     +-------------------------------------------------------------------------------------+ 

