Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/jselfridge/Documents/FPGA/Util/numtype/long_to_double_fast/test/long_to_double_fast_tb_isim_beh.exe -prj /home/jselfridge/Documents/FPGA/Util/numtype/long_to_double_fast/test/long_to_double_fast_tb_beh.prj work.long_to_double_fast_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/jselfridge/Documents/FPGA/Util/numtype/long_to_double_fast/test/../long_to_double_fast.v" into library work
Analyzing Verilog file "/home/jselfridge/Documents/FPGA/Util/numtype/long_to_double_fast/test/../long_to_double_fast_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95580 KB
Fuse CPU Usage: 960 ms
Compiling module dq(width=64,depth=5)
Compiling module dq(width=12,depth=5)
Compiling module dq(width=53,depth=1)
Compiling module dq(width=54,depth=1)
Compiling module dq(width=64,depth=1)
Compiling module dq(width=7,depth=1)
Compiling module dq(width=1,depth=1)
Compiling module dq(width=1,depth=5)
Compiling module dq(width=11,depth=1)
Compiling module dq(width=11)
Compiling module long_to_double_fast
Compiling module long_to_double_fast_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable /home/jselfridge/Documents/FPGA/Util/numtype/long_to_double_fast/test/long_to_double_fast_tb_isim_beh.exe
Fuse Memory Usage: 109700 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 2660 ms
