
---------- Begin Simulation Statistics ----------
final_tick                               596281691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702840                       # Number of bytes of host memory used
host_op_rate                                    62003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9912.02                       # Real time elapsed on the host
host_tick_rate                               60157444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612542190                       # Number of instructions simulated
sim_ops                                     614579778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.596282                       # Number of seconds simulated
sim_ticks                                596281691000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.392362                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79689406                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91185779                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9973007                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121520337                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10317915                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10570664                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          252749                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155351345                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062573                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6459998                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205044                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16426223                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41690570                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580279459                       # Number of instructions committed
system.cpu0.commit.committedOps             581298949                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1092849982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.531911                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292705                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    807293552     73.87%     73.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173493073     15.88%     89.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41829862      3.83%     93.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35221237      3.22%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11095497      1.02%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4230299      0.39%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1282499      0.12%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1977740      0.18%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16426223      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1092849982                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887197                       # Number of function calls committed.
system.cpu0.commit.int_insts                561276327                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951049                       # Number of loads committed
system.cpu0.commit.membars                    2037588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037594      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322225957     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969250     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912507     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581298949                       # Class of committed instruction
system.cpu0.commit.refs                     251881781                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580279459                       # Number of Instructions Simulated
system.cpu0.committedOps                    581298949                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.035138                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.035138                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            186823360                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3653238                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78773944                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             639552074                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               461140919                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445015827                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6466716                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5556730                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2864338                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155351345                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113646358                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    639307747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2958449                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     653849495                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19959502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131548                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         453023232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90007321                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553665                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1102311160                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.594579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883954                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               635925804     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345672892     31.36%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72795930      6.60%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38111943      3.46%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4598208      0.42%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2887646      0.26%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  274517      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021932      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022288      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1102311160                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       78637442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6534587                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147252074                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.515938                       # Inst execution rate
system.cpu0.iew.exec_refs                   267448032                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74417051                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152399060                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            196290157                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1271593                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3472134                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76522055                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          622961796                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193030981                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6363980                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609296072                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                754096                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4287810                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6466716                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6181561                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        83443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8358518                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32315                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7821                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2167607                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16339108                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4591323                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7821                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1039818                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5494769                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251229232                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603635541                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885978                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222583586                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.511145                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603690171                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743384115                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386574539                       # number of integer regfile writes
system.cpu0.ipc                              0.491367                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491367                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038477      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337225936     54.77%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138872      0.67%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018053      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196863497     31.98%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74375170     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615660053                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1271478                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 229142     18.02%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                931914     73.29%     91.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               110420      8.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614893004                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2334987082                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603635493                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        664631593                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 619154393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615660053                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3807403                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41662843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            84437                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        748902                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20589118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1102311160                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.558517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          653178787     59.26%     59.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314359951     28.52%     87.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111498324     10.11%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17789462      1.61%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3463206      0.31%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1341170      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             463969      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             137748      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78543      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1102311160                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.521327                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11205395                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2036620                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           196290157                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76522055                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    884                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1180948602                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11615073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165098711                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565859                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5909770                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               469787726                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7525993                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19450                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            772564404                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             632657490                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          407060483                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438532126                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8708141                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6466716                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22332631                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                36494616                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       772564364                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93250                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2850                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13314500                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2845                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1699402319                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1255451071                       # The number of ROB writes
system.cpu0.timesIdled                       14645693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.074484                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4493105                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5984863                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           815198                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7748551                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            211757                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         370240                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158483                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8680589                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3166                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483811                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095432                       # Number of branches committed
system.cpu1.commit.bw_lim_events               804174                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4502563                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262731                       # Number of instructions committed
system.cpu1.commit.committedOps              33280829                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    200460558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.807509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186593680     93.08%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7006282      3.50%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2322392      1.16%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2026449      1.01%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519219      0.26%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       160235      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       957916      0.48%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70211      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       804174      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    200460558                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320816                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047533                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248509                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082455     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266433     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895833      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280829                       # Class of committed instruction
system.cpu1.commit.refs                      12162278                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262731                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280829                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.244661                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.244661                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180595012                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               335064                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4320728                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39619483                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5164254                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12716453                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484010                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               605075                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2317303                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8680589                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5176764                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194832846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50369                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40535065                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1630794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043086                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5628788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4704862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201197                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201277032                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.639021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176369420     87.63%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14324170      7.12%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6209709      3.09%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2891695      1.44%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1279256      0.64%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199442      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3059      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201277032                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         192783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511447                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7678761                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179793                       # Inst execution rate
system.cpu1.iew.exec_refs                    12971140                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946643                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155647462                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10266175                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018553                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317644                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980386                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37775706                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10024497                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           582329                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36222849                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                997390                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2157396                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484010                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4247265                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          161888                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4798                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          476                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1017666                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66617                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           155                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90836                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420611                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21068145                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35939369                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.875344                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18441878                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178386                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35948336                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44543453                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24495929                       # number of integer regfile writes
system.cpu1.ipc                              0.160137                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160137                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036073      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21724247     59.02%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11107768     30.18%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936950      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36805178                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1097754                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029826                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 191927     17.48%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                812020     73.97%     91.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93805      8.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35866845                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         276049514                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35939357                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42270682                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34721007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36805178                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054699                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4494876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64398                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           269                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1793891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201277032                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.182858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178966544     88.92%     88.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14377483      7.14%     96.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4439441      2.21%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1511085      0.75%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1418196      0.70%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             202882      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             235651      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              91542      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34208      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201277032                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182683                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6165679                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525804                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10266175                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980386                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       201469815                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   991085077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167045703                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412688                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6449612                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6361184                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1907665                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13881                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47778098                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38760653                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26734145                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13270710                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5455261                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484010                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14084654                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4321457                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47778086                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30771                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13251968                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           582                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237439516                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76384649                       # The number of ROB writes
system.cpu1.timesIdled                           2012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6188622                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5004727                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11822808                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              30082                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                896867                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6885604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13738939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1103490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39194                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33597282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2239345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67171269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2278539                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5527241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1598754                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5254446                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1357364                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1357359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5527241                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20623538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20623538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    542934656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               542934656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6885738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6885738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6885738                       # Request fanout histogram
system.membus.respLayer1.occupancy        35403751857                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21558615739                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   596281691000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   596281691000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    645282333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1008590480.209634                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2897845000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   590474150000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5807541000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95761674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95761674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95761674                       # number of overall hits
system.cpu0.icache.overall_hits::total       95761674                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17884683                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17884683                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17884683                       # number of overall misses
system.cpu0.icache.overall_misses::total     17884683                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233746216495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233746216495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233746216495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233746216495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113646357                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113646357                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113646357                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113646357                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.157371                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157371                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.157371                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157371                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13069.631511                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13069.631511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13069.631511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13069.631511                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5114                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.108108                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16880093                       # number of writebacks
system.cpu0.icache.writebacks::total         16880093                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1004557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1004557                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1004557                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1004557                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16880126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16880126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16880126                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16880126                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207545240498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207545240498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207545240498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207545240498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.148532                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.148532                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.148532                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.148532                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12295.242375                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12295.242375                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12295.242375                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12295.242375                       # average overall mshr miss latency
system.cpu0.icache.replacements              16880093                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95761674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95761674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17884683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17884683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233746216495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233746216495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113646357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113646357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.157371                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157371                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13069.631511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13069.631511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1004557                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1004557                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16880126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16880126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207545240498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207545240498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.148532                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.148532                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12295.242375                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12295.242375                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999924                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          112641232                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16880093                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.673022                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244172839                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244172839                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227251187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227251187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227251187                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227251187                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25814041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25814041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25814041                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25814041                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 673828798661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 673828798661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 673828798661                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 673828798661                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253065228                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253065228                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253065228                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253065228                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102005                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102005                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102005                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26103.189294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26103.189294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26103.189294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26103.189294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4789726                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       246199                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            96149                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2742                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.815661                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.788111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15644122                       # number of writebacks
system.cpu0.dcache.writebacks::total         15644122                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10563076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10563076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10563076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10563076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15250965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15250965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15250965                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15250965                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 278412487142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 278412487142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 278412487142                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 278412487142                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060265                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060265                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060265                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060265                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18255.401356                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18255.401356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18255.401356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18255.401356                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15644122                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163135551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163135551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19019001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19019001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 423118783500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 423118783500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182154552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182154552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22247.161326                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22247.161326                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6670131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6670131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12348870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12348870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 196253682000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 196253682000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15892.440523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15892.440523                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64115636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64115636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6795040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6795040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 250710015161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 250710015161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095825                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095825                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36896.032277                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36896.032277                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3892945                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3892945                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2902095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2902095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82158805142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82158805142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28310.170805                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28310.170805                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7763500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7763500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.369520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.369520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10965.395480                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10965.395480                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1073000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1073000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007829                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007829                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71533.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71533.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       632000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       632000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073753                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073753                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4647.058824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4647.058824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       496000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       496000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3647.058824                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3647.058824                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612251                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612251                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31502204500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31502204500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77599.664251                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77599.664251                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31096246500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31096246500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76599.664251                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76599.664251                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.969216                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243523154                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15656704                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.553922                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.969216                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        523831130                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       523831130                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16841619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14446832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              199172                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31488176                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16841619                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14446832                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                553                       # number of overall hits
system.l2.overall_hits::.cpu1.data             199172                       # number of overall hits
system.l2.overall_hits::total                31488176                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             38504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1195650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            845540                       # number of demand (read+write) misses
system.l2.demand_misses::total                2081258                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            38504                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1195650                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1564                       # number of overall misses
system.l2.overall_misses::.cpu1.data           845540                       # number of overall misses
system.l2.overall_misses::total               2081258                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3372409494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 125415835385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    153435499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91876177412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220817857790                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3372409494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 125415835385                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    153435499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91876177412                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220817857790                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16880123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15642482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044712                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33569434                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16880123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15642482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044712                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33569434                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.738781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.738781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87585.951953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104893.434856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98104.539003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108659.764662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106098.262584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87585.951953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104893.434856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98104.539003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108659.764662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106098.262584                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             431919                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11966                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.095521                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4616103                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1598754                       # number of writebacks
system.l2.writebacks::total                   1598754                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         100745                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          37158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              137973                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        100745                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         37158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             137973                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        38450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1094905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       808382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1943285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        38450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1094905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       808382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5010674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6953959                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2984636994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 106679070652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137124999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  80281191564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 190082024209                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2984636994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 106679070652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137124999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  80281191564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 459226260943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 649308285152                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.731223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.731223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207152                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77623.848999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97432.261842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88582.040698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99310.958883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97814.795158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77623.848999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97432.261842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88582.040698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99310.958883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91649.598625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93372.463823                       # average overall mshr miss latency
system.l2.replacements                        9050681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4288771                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4288771                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4288771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4288771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29196246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29196246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29196246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29196246                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5010674                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5010674                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 459226260943                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 459226260943                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91649.598625                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91649.598625                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       399500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       396500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       796000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.816327                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19825                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       304500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       364000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2524634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            93794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2618428                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         777941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         645859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1423800                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79373397421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67046528737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146419926158                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3302575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4042228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102030.099225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103809.854375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102837.425311                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        49306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18511                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            67817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       728635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       627348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1355983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67996538516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58871402290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 126867940806                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93320.439611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93841.699169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93561.601293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16841619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16842172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        38504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3372409494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    153435499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3525844993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16880123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16882240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.738781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87585.951953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98104.539003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87996.530723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        38450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2984636994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137124999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3121761993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.731223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77623.848999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88582.040698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78047.952223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11922198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       105378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12027576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       417709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          617390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46042437964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24829648675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70872086639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12339907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12644966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110226.109478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124346.576164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114793.058908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51439                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        70086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       366270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       181034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       547304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38682532136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21409789274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  60092321410                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105612.067972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118263.913265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109796.970989                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          640                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             753                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13498487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2649985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16148472                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          750                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           885                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.853333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.837037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.850847                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21091.385937                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23451.194690                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21445.513944                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          173                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          200                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          467                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          553                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9307486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1778488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11085974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.622667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.637037                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.624859                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19930.376874                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20680.093023                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20046.969259                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999869                       # Cycle average of tags in use
system.l2.tags.total_refs                    71849181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9051012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.938248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.785083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.142206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.402966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.989039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.679158                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.323112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 545494308                       # Number of tag accesses
system.l2.tags.data_accesses                545494308                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2460800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70174656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51774336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    316105536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          440614400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2460800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2559872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102320256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102320256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          38450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1096479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         808974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4939149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6884600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1598754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1598754                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4126909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        117687088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           166150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86828653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    530127859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738936658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4126909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       166150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4293058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171597179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171597179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171597179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4126909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       117687088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          166150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86828653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    530127859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            910533837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1571406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     38450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1059481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    792605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4929778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003896654750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11778293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1480587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6884600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1598754                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6884600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1598754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62738                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            335598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            385064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            751749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            437114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            492518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            543091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            479085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            481324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            425759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           395369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           364783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           372003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           347868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           338923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           341310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            141885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 284899345127                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34109310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            412809257627                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41762.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60512.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5594176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  996015                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6884600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1598754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1068629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1115138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  790902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  603738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  415790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  392667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  367143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  334199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  282307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  219707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 215521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 435467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 213859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 101669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  87308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  75603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  62462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1803032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.923374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.518627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.610829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       553210     30.68%     30.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       579731     32.15%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       150366      8.34%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       100258      5.56%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       118343      6.56%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69907      3.88%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34081      1.89%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19807      1.10%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       177329      9.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1803032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.980199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.881036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    396.655446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96103     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81410     84.71%     84.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2161      2.25%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8396      8.74%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2658      2.77%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              991      1.03%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.32%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              101      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              436599168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4015232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100567936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               440614400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102320256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  596281667500                       # Total gap between requests
system.mem_ctrls.avgGap                      70288.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2460800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67806784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50726720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    315505792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100567936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4126908.535247982480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113716025.535320356488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 166149.659624548163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85071738.350591093302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 529122052.147665262222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168658433.619421690702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        38450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1096479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       808974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4939149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1598754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1390105124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61535907823                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72340824                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46798114622                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 303012789234                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14285694164004                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36153.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56121.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46731.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57848.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61349.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8935517.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6201025740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3295900575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21900800460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3705046380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47069745840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     132609467730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     117301038720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       332083025445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.923062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 303470196189                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19911060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 272900434811                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6672715560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3546605865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26807294220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4497525900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47069745840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188746459800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70027782240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       347368129425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.557095                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 179955134986                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19911060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 396415496014                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5966547560.240964                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28580222233.595474                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     96.39%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 226455769500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101058243500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 495223447500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5174365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5174365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5174365                       # number of overall hits
system.cpu1.icache.overall_hits::total        5174365                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2399                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2399                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2399                       # number of overall misses
system.cpu1.icache.overall_misses::total         2399                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    180044000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    180044000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    180044000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    180044000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5176764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5176764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5176764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5176764                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000463                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000463                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000463                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000463                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75049.604002                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75049.604002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75049.604002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75049.604002                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2085                       # number of writebacks
system.cpu1.icache.writebacks::total             2085                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          282                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2117                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2117                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2117                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2117                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    162852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    162852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    162852000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    162852000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000409                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000409                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76925.838451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76925.838451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76925.838451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76925.838451                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2085                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5174365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5174365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2399                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2399                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    180044000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    180044000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5176764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5176764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000463                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000463                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75049.604002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75049.604002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2117                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2117                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    162852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    162852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76925.838451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76925.838451                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982572                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5168924                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2479.100240                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323479500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982572                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999455                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999455                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10355645                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10355645                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9376046                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9376046                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9376046                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9376046                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2308154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2308154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2308154                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2308154                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237927219585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237927219585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237927219585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237927219585                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11684200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11684200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11684200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11684200                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197545                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197545                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197545                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197545                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103081.172047                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103081.172047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103081.172047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103081.172047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1191951                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108870                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21313                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            981                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.926008                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.978593                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044013                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044013                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1676662                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1676662                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1676662                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1676662                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631492                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631492                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631492                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631492                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60619063075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60619063075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60619063075                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60619063075                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054047                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054047                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054047                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054047                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95993.398293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95993.398293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95993.398293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95993.398293                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044013                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8427784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8427784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1361004                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1361004                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127013547500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127013547500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9788788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9788788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93323.419696                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93323.419696                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1055728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1055728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26629802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26629802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87231.888521                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87231.888521                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       948262                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        948262                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       947150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       947150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 110913672085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 110913672085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499707                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499707                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117102.541398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117102.541398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       620934                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       620934                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33989261075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33989261075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104192.501517                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104192.501517                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6609000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6609000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45579.310345                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45579.310345                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76556.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76556.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       900500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       900500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7696.581197                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7696.581197                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       783500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       783500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270208                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270208                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6696.581197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6696.581197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591875                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591875                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426049                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426049                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35947828000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35947828000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418547                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418547                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84374.867680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84374.867680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426049                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426049                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35521779000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35521779000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418547                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418547                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83374.867680                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83374.867680                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.179436                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11022495                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057432                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.423833                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323491000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.179436                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26463463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26463463                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 596281691000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29527968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5887525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29281524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7451927                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8426550                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4067584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4067584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16882243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12645726                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          885                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          885                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50640341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46944444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3146600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100737704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2160653760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2002342080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       268928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133677888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4296942656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17503869                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103991936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51076275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47669269     93.33%     93.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3366810      6.59%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39426      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    770      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51076275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67157819200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23486738564                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25341158474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1586645564                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3180989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               929754367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132058                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704292                       # Number of bytes of host memory used
host_op_rate                                   132380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6326.15                       # Real time elapsed on the host
host_tick_rate                               52713372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835416807                       # Number of instructions simulated
sim_ops                                     837455807                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.333473                       # Number of seconds simulated
sim_ticks                                333472676000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.831463                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               63893394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64001260                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4351086                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75144111                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5544                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22133                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16589                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76781984                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1685                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           775                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4349176                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40085365                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10135077                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2850                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105256407                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175325494                       # Number of instructions committed
system.cpu0.commit.committedOps             175326124                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    636466171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.275468                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.250187                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    589835307     92.67%     92.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13301330      2.09%     94.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13412249      2.11%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2239011      0.35%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       916805      0.14%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1202386      0.19%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       244545      0.04%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5179461      0.81%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10135077      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    636466171                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10441                       # Number of function calls committed.
system.cpu0.commit.int_insts                174108637                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52396183                       # Number of loads committed
system.cpu0.commit.membars                        996                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1047      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121551230     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52396902     29.89%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375593      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175326124                       # Class of committed instruction
system.cpu0.commit.refs                      53772589                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175325494                       # Number of Instructions Simulated
system.cpu0.committedOps                    175326124                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.736017                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.736017                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            465303438                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1968                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55640987                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             302436295                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43969272                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129648578                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4351139                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3952                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10405195                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   76781984                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66265066                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    581272676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1400797                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     343480568                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           60                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8706116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117221                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68051574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63898938                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.524383                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         653677622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.525461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.819016                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               409341025     62.62%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               165628620     25.34%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68988797     10.55%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3963940      0.61%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3264856      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20783      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2467845      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     422      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1334      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           653677622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1341320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4598480                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52191076                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.477636                       # Inst execution rate
system.cpu0.iew.exec_refs                   148074369                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486258                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               70146905                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83438606                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2035                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3802192                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2249102                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278694238                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            146588111                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3781505                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            312860945                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                587712                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            255934882                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4351139                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            256674226                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8708468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          149903                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1757                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31042423                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       872696                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1757                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1393030                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3205450                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190185065                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230296892                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754357                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143467491                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.351588                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231130153                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               389668939                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177459509                       # number of integer regfile writes
system.cpu0.ipc                              0.267665                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.267665                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1327      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166315181     52.52%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1912      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  261      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           148653112     46.95%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1670335      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             59      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             316642449                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15832201                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050000                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1257373      7.94%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14573489     92.05%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1339      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             332473002                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1305678615                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230296573                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        382063730                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 278691130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                316642449                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3108                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103368117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2884535                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           258                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     64581625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    653677622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.484402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.141565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          503575936     77.04%     77.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77624138     11.87%     88.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29651898      4.54%     93.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12744904      1.95%     95.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16717678      2.56%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8317611      1.27%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3053359      0.47%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1235902      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             756196      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      653677622                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.483410                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5167371                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          494363                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83438606                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2249102                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    593                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       655018942                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11926410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              334537185                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133870328                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11621052                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51277552                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             126698334                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               289660                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            391328896                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             291699226                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224349176                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                130393156                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1059080                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4351139                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133036029                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90478856                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       391328582                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82561                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1195                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56134785                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1174                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   906910375                       # The number of ROB reads
system.cpu0.rob.rob_writes                  578401385                       # The number of ROB writes
system.cpu0.timesIdled                          16538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  270                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.536393                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11519948                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11573604                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1538998                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21150391                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2825                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12968                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10143                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23171145                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1538576                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10982734                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2299779                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36656273                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47549123                       # Number of instructions committed
system.cpu1.commit.committedOps              47549905                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    139534028                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.340776                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.257150                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    122263267     87.62%     87.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8125318      5.82%     93.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3950636      2.83%     96.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       972091      0.70%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       583402      0.42%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       706434      0.51%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88675      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       544426      0.39%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2299779      1.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    139534028                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46333779                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10873624                       # Number of loads committed
system.cpu1.commit.membars                       1136                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1136      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35222863     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10874088     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1451578      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47549905                       # Class of committed instruction
system.cpu1.commit.refs                      12325666                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47549123                       # Number of Instructions Simulated
system.cpu1.committedOps                     47549905                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.064159                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.064159                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             88393424                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  435                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10177792                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92911077                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11842340                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41250370                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1551214                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1472                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2411653                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23171145                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12931191                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    130540047                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               372199                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106271426                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3103272                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.159035                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13357318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11522773                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.729395                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         145449001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.730655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.133045                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                83953912     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35327716     24.29%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16450485     11.31%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5344693      3.67%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2096643      1.44%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30714      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2244282      1.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           145449001                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         249086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1693912                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14893101                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.476898                       # Inst execution rate
system.cpu1.iew.exec_refs                    18167756                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1627999                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               47822454                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19683080                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1588                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1910872                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2354007                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84003369                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16539757                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1351941                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69483112                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                270220                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             19031476                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1551214                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19491862                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82121                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12474                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8809456                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       901965                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12474                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046381                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        647531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52224274                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66744769                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.743778                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38843256                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.458103                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67125182                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91458013                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50607118                       # number of integer regfile writes
system.cpu1.ipc                              0.326354                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.326354                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1332      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52087243     73.53%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1655      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17069625     24.10%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1675038      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70835053                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     328987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004644                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  96184     29.24%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                232775     70.76%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   28      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71162708                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         287522808                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66744769                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120469285                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84000463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70835053                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2906                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36453464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74714                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           309                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23750191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    145449001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.487010                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.015095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          107403962     73.84%     73.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19261546     13.24%     87.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10954472      7.53%     94.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3973637      2.73%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2493045      1.71%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             790230      0.54%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             308553      0.21%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             139444      0.10%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124112      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      145449001                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.486177                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3799665                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          979376                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19683080                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2354007                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       145698087                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   521149906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               73461617                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35117422                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3270328                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13657390                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11409572                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               233400                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121368234                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89676959                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67534587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41205580                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1065731                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1551214                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15521308                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32417165                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121368234                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         51892                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1200                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8750830                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1191                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   221439959                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174334722                       # The number of ROB writes
system.cpu1.timesIdled                           2614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16981987                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4202332                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22155801                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                193                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1075426                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25039930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      50006446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       279480                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71578                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13845276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10754974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27689640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10826552                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25015841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534931                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24432014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1652                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            444                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21560                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      25015842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75043843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75043843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1636629184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1636629184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1280                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25039498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25039498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25039498                       # Request fanout histogram
system.membus.respLayer1.occupancy       129171148552                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         58453372828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   333472676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   333472676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    313853394.736842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   139541709.306511                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        83500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    381725000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   327509461500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5963214500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66247762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66247762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66247762                       # number of overall hits
system.cpu0.icache.overall_hits::total       66247762                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17303                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17303                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17303                       # number of overall misses
system.cpu0.icache.overall_misses::total        17303                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1138147999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1138147999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1138147999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1138147999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66265065                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66265065                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66265065                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66265065                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000261                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000261                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65777.495174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65777.495174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65777.495174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65777.495174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2271                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.746835                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15571                       # number of writebacks
system.cpu0.icache.writebacks::total            15571                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1732                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1732                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1732                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1732                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15571                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15571                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15571                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15571                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1032550999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1032550999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1032550999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1032550999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000235                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000235                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000235                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000235                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66312.439728                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66312.439728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66312.439728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66312.439728                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15571                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66247762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66247762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1138147999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1138147999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66265065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66265065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65777.495174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65777.495174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1732                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1732                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15571                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15571                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1032550999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1032550999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66312.439728                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66312.439728                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66263900                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4246.869192                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        132545701                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       132545701                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47629112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47629112                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47629112                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47629112                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22876120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22876120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22876120                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22876120                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1621564981923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1621564981923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1621564981923                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1621564981923                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70505232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70505232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70505232                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70505232                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324460                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324460                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324460                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324460                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70884.616007                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70884.616007                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70884.616007                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70884.616007                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    364570417                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181520                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8941680                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3245                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.772027                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.938367                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12664300                       # number of writebacks
system.cpu0.dcache.writebacks::total         12664300                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10209821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10209821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10209821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10209821                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12666299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12666299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12666299                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12666299                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 988054588199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 988054588199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 988054588199                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 988054588199                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179650                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179650                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179650                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179650                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78006.573838                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78006.573838                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78006.573838                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78006.573838                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12664298                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46649577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46649577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22480782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22480782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1596947065500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1596947065500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69130359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69130359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.325194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.325194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71036.099434                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71036.099434                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9860107                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9860107                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12620675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12620675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 985502942000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 985502942000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182563                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182563                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78086.389357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78086.389357                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       979535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        979535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       395338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       395338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24617916423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24617916423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374873                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.287545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.287545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62270.554369                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62270.554369                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       349714                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       349714                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2551646199                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2551646199                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55927.717846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55927.717846                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          695                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          695                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7889000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7889000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.189032                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.189032                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48697.530864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48697.530864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010502                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010502                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1378000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1378000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.298013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.298013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6124.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6124.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1153000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1153000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.298013                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.298013                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5124.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5124.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          119                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          119                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       580000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       580000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          775                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          775                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.153548                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.153548                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4873.949580                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4873.949580                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          117                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          117                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       461000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       461000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.150968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.150968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3940.170940                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3940.170940                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998444                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60300051                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12665118                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.761112                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153680324                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153680324                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2805221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              230447                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3040598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4361                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2805221                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                569                       # number of overall hits
system.l2.overall_hits::.cpu1.data             230447                       # number of overall hits
system.l2.overall_hits::total                 3040598                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9857870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            921628                       # number of demand (read+write) misses
system.l2.demand_misses::total               10792809                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11210                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9857870                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2101                       # number of overall misses
system.l2.overall_misses::.cpu1.data           921628                       # number of overall misses
system.l2.overall_misses::total              10792809                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    961183999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 932291040744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    191164000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 103178860398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1036622249141                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    961183999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 932291040744                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    191164000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 103178860398                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1036622249141                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12663091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2670                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13833407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12663091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2670                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13833407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.719928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.778473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.786891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.780199                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.719928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.778473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.786891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.780199                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85743.443265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94573.274018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90987.148977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111952.827386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96047.493210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85743.443265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94573.274018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90987.148977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111952.827386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96047.493210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             757836                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     35002                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.651220                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14413516                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              534929                       # number of writebacks
system.l2.writebacks::total                    534929                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         643090                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          48606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              691766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        643090                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         48606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             691766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9214780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       873022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10101043                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9214780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       873022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15096132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25197175                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    846085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 803623557818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    169408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91353936538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 895992988356                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    846085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 803623557818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    169408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91353936538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1181918741592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2077911729948                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.716267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.727688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.782022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.757782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.716267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.727688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.782022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.757782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.821473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75861.696405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87210.281506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81134.339080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104641.047463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88703.016942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75861.696405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87210.281506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81134.339080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104641.047463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78292.819750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82466.059388                       # average overall mshr miss latency
system.l2.replacements                       35583050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       621148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           621148                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       621150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       621150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12940706                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12940706                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12940709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12940709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15096132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15096132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1181918741592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1181918741592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78292.819750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78292.819750                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  193                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           615                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                789                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3967000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          781                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.787452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.865672                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.803462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6450.406504                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7140.804598                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6602.661597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           770                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12562500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3492000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16054500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.773367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.825871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.784114                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20798.841060                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21036.144578                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20850                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       325000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       325000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.925000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 54166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8783.783784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       624000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       724500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20129.032258                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20125                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35752                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2232524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2021376500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4253901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.572378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.576313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87905.047840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88571.400403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88220.431780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13506                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26751                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1211238500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1032141500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2243380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.267990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.241843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101861.786225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107772.945599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104498.788895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    961183999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    191164000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1152347999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.719928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.786891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.729730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85743.443265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90987.148977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86571.106528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    846085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    169408500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1015494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.716267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.782022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75861.696405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81134.339080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76693.150064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2786247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       213669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2999916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9832473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       898806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10731279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 930058516244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 101157483898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1031216000142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12618720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13731195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.779197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.807934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.781525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94590.497858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112546.516042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96094.417091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       629584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        35361                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       664945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9202889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       863445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10066334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 802412319318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  90321795038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 892734114356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.729304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.733100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87191.350381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104606.309653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88685.127511                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    41648943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35583114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.170469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.194854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.011441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.484467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.754386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.552582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.362420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.241945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 254754826                       # Number of tag accesses
system.l2.tags.data_accesses                254754826                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        713792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     590806016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55924352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    954815616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1602393408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       713792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        847424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34235584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34235584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9231344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         873818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14918994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25037397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2140481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1771677437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           400728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        167702951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2863249929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4805171528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2140481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       400728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2541210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102663836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102663836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102663836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2140481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1771677437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          400728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       167702951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2863249929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4907835363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    504984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9165434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    863661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14887729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017823200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30927                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30927                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40736530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476321                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25037398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534934                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25037398                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534934                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29950                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            650889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            629034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            614528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            642528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3421062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4564708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3357420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2837882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1979938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1684593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1114378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           716925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           681111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           700381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           693185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           641503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23307                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 723789798380                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               124650325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1191228517130                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29032.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47782.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21289786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430606                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25037398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534934                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2579633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3415054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3550245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3404416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2766892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2143482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1597129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1228266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  927772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  760388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 640824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 763521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 520435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 236150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 167241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 117737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  72522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3714657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    438.220965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.003633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.811327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       297678      8.01%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1162882     31.31%     39.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       514120     13.84%     53.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       369468      9.95%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       312418      8.41%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       147589      3.97%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       119397      3.21%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       104093      2.80%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       687012     18.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3714657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     806.091894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    209.321797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16706.313907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30911     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30927                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26556     85.87%     85.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              732      2.37%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2514      8.13%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              685      2.21%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              223      0.72%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               89      0.29%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30927                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1595524160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6869312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32319040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1602393472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34235776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4784.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4805.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  333472684500                       # Total gap between requests
system.mem_ctrls.avgGap                      13040.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       713792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    586587776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       133632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55274304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    952814656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32319040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2140481.218917018268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1759028005.041108608246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 400728.484273176233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 165753622.344758450985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2857249557.681900978088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96916606.144966423512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9231344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       873818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14918995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534934                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    383767366                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 421362212982                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82470271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  55111844530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 714288221981                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8444117980785                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34409.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45644.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39497.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63070.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47877.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15785345.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9613595880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5109747390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58633779960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1279662120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26323801920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     148039789530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3388421760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       252388798560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        756.850011                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7476939528                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11135280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 314860456472                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16909062240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8987375925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        119366884140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1356359580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26323801920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     150828789840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1039789920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       324812063565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        974.029019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1411145277                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11135280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 320926250723                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1618780822.981366                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3262053424.100879                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8797714500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    72848963500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 260623712500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12928336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12928336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12928336                       # number of overall hits
system.cpu1.icache.overall_hits::total       12928336                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2855                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2855                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2855                       # number of overall misses
system.cpu1.icache.overall_misses::total         2855                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    213497500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    213497500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    213497500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    213497500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12931191                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12931191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12931191                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12931191                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74780.210158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74780.210158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74780.210158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74780.210158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2670                       # number of writebacks
system.cpu1.icache.writebacks::total             2670                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          185                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          185                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2670                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2670                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2670                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2670                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    202003500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    202003500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    202003500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    202003500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75656.741573                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75656.741573                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75656.741573                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75656.741573                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2670                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12928336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12928336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    213497500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    213497500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12931191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12931191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74780.210158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74780.210158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          185                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2670                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2670                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    202003500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    202003500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75656.741573                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75656.741573                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12938564                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2702                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4788.513694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25865052                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25865052                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13109317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13109317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13109317                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13109317                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3582141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3582141                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3582141                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3582141                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 287480975477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 287480975477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 287480975477                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 287480975477                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16691458                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16691458                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16691458                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16691458                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214609                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214609                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80253.953007                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80253.953007                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80253.953007                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80253.953007                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11603013                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        58241                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           181837                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            792                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.809967                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.536616                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153233                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153233                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2426953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2426953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2426953                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2426953                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155188                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155188                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 107946122479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 107946122479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 107946122479                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 107946122479                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069208                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93444.636266                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93444.636266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93444.636266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93444.636266                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153233                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12044830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12044830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3195851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3195851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263197552000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263197552000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15240681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15240681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.209692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82356.014720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82356.014720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2080571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2080571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 105668170500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 105668170500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94745.866957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94745.866957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1064487                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1064487                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       386290                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       386290                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24283423477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24283423477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1450777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1450777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.266264                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.266264                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62863.194691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62863.194691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2277951979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2277951979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57080.083667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57080.083667                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          697                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          697                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12173000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12173000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 81697.986577                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 81697.986577                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101655                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101655                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75226.744186                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75226.744186                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          223                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          223                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1800500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1800500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.280151                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.280151                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8073.991031                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8073.991031                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          223                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          223                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1577500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1577500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.280151                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.280151                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7073.991031                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7073.991031                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       852000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       852000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.346983                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.346983                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5291.925466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5291.925466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       691000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       691000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.346983                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.346983                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4291.925466                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4291.925466                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.083738                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14270499                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1154961                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.355828                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.083738                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34542062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34542062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 333472676000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13754085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1156079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13214622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35048125                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23060707                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1850                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84178                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18241                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13735844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37994834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3461209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41510766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1993088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620953216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       341760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147539648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770827712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58649897                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34546496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72490582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61382933     84.68%     84.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11036071     15.22%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71578      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72490582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27686957743                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19000331661                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23363486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1734942148                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4006996                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
