{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1468696291741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468696291746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 16 16:11:31 2016 " "Processing started: Sat Jul 16 16:11:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468696291746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468696291746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoReg_16b -c BancoReg_16b " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoReg_16b -c BancoReg_16b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468696291746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1468696292185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoReg_16b-REGISTER_FILE " "Found design unit 1: BancoReg_16b-REGISTER_FILE" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468696310184 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoReg_16b " "Found entity 1: BancoReg_16b" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468696310184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468696310184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoReg_16b " "Elaborating entity \"BancoReg_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1468696310200 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RI_Register BancoReg_16b.vhd(53) " "VHDL Process Statement warning at BancoReg_16b.vhd(53): signal \"RI_Register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1468696310216 "|BancoReg_16b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RJ_Register BancoReg_16b.vhd(54) " "VHDL Process Statement warning at BancoReg_16b.vhd(54): signal \"RJ_Register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1468696310216 "|BancoReg_16b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Write_In_BancoReg BancoReg_16b.vhd(57) " "VHDL Process Statement warning at BancoReg_16b.vhd(57): signal \"Write_In_BancoReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1468696310216 "|BancoReg_16b"}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "16 32 BancoReg_16b.vhd(60) " "VHDL error at BancoReg_16b.vhd(60): slice that is assigned to target slice has 32 elements, but must have same number of elements as target slice (16)" {  } { { "BancoReg_16b.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/BancoReg_16b.vhd" 60 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468696310216 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1468696310216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468696310348 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 16 16:11:50 2016 " "Processing ended: Sat Jul 16 16:11:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468696310348 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468696310348 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468696310348 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468696310348 ""}
