{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:FiDNX6EVdGUC", "title": "A universal technique for fast and flexible instruction-set architecture simulation", "published_by": "Proceedings of the 39th annual Design Automation Conference, 22-27, 2002", "authors": ["A Nohl", "G Braun", "O Schliebusch", "R Leupers", "H Meyr", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14899400193239238863", "cited_by": 266.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:u-x6o8ySG0sC", "title": "Architecture exploration for embedded processors with LISA", "published_by": "Kluwer Academic Publishers, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17500163161823549248", "cited_by": 241.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:Se3iqnhoufwC", "title": "Handbook of signal processing systems", "published_by": "Springer, 2013", "authors": ["SS Bhattacharyya", "EF Deprettere", "R Leupers", "J Takala"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6583319924353633375", "cited_by": 237.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:d1gkVwhDpl0C", "title": "Algorithms for address assignment in DSP code generation", "published_by": "Proceedings of International Conference on Computer Aided Design, 109-112, 1996", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9352986325641258071", "cited_by": 209.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:UeHWp8X0CEIC", "title": "Customizable embedded processors: design technologies and applications", "published_by": "Elsevier, 2006", "authors": ["P Ienne", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13058111606908257625", "cited_by": 199.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:9yKSN-GCB0IC", "title": "Retargetable code generation based on structural processor description", "published_by": "Design Automation for Embedded Systems 3, 75-108, 1998", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15265373247048881652", "cited_by": 194.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:W7OEmFMy1HYC", "title": "MAPS: an integrated framework for MPSoC application parallelization", "published_by": "Proceedings of the 45th annual Design Automation Conference, 754-759, 2008", "authors": ["J Ceng", "J Castrill\u00f3n", "W Sheng", "H Scharw\u00e4chter", "R Leupers", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18312102591886009838", "cited_by": 182.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:2osOgNQ5qMEC", "title": "Retargetable code generation for digital signal processors", "published_by": "Springer Science & Business Media, 1997", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6290384503164171904", "cited_by": 176.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:qjMakFHDy7sC", "title": "Code optimization techniques for embedded processors: Methods, algorithms, and tools", "published_by": "Springer Science & Business Media, 2013", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8257255600036703482", "cited_by": 158.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:IWHjjKOFINEC", "title": "MAPS: Mapping concurrent dataflow applications to heterogeneous MPSoCs", "published_by": "IEEE Transactions on Industrial Informatics 9 (1), 527-545, 2011", "authors": ["J Castrillon", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11435653229499509930", "cited_by": 138.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:IjCSPb-OGe4C", "title": "Software synthesis and code generation for signal processing systems", "published_by": "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal\u00a0\u2026, 2000", "authors": ["SS Bhartacharyya", "R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12040180131687560745", "cited_by": 137.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:Tyk-4Ss8FVUC", "title": "A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms", "published_by": "Design, Automation and Test in Europe, 876-881, 2005", "authors": ["T Kempf", "M Doerper", "R Leupers", "G Ascheid", "H Meyr", "T Kogel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7223985554896705596", "cited_by": 127.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:zYLM7Y9cAGgC", "title": "Instruction scheduling for clustered VLIW DSPs", "published_by": "Proceedings 2000 International Conference on Parallel Architectures and\u00a0\u2026, 2000", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15384246972559699656", "cited_by": 119.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:Y0pCki6q_DkC", "title": "Retargetable generation of code selectors from HDL processor models", "published_by": "Proceedings European Design and Test Conference. ED & TC 97, 140-144, 1997", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17262536591514315776", "cited_by": 119.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:eQOLeE2rZwMC", "title": "A SW performance estimation framework for early system-level-design using fine-grained instrumentation", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 6 pp., 2006", "authors": ["T Kempf", "K Karuri", "S Wallentowitz", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15970905445250433527", "cited_by": 115.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:ufrVoPGSRksC", "title": "System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms", "published_by": "IEE Proceedings-Computers and Digital Techniques 152 (1), 3-11, 2005", "authors": ["A Wieferink", "M Doerper", "R Leupers", "G Ascheid", "H Meyr", "T Kogel", "G Braun", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17559637304275745239", "cited_by": 112.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:LkGwnXOMwfcC", "title": "Code selection for media processors with SIMD instructions", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 4-8, 2000", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14650171527251869451", "cited_by": 112.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:hqOjcs7Dif8C", "title": "Retargetable compiler technology for embedded systems: tools and applications", "published_by": "Springer Science & Business Media, 2001", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12060913542398938897", "cited_by": 106.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:WF5omc3nYNoC", "title": "Time-constrained code compaction for DSPs", "published_by": "Proceedings of the 8th international symposium on System synthesis, 54-59, 1995", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16899347980150543167", "cited_by": 104.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&citation_for_view=f57N-_oAAAAJ:QUX0mv85b1cC", "title": "Parameterized posit arithmetic hardware generator", "published_by": "2018 IEEE 36th International Conference on Computer Design (ICCD), 334-341, 2018", "authors": ["R Chaurasiya", "J Gustafson", "R Shrestha", "J Neudorfer", "S Nambiar", "K Niyogi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6674543574241173327", "cited_by": 103.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:aqlVkmm33-oC", "title": "parSC: synchronous parallel systemc simulation on multi-core host architectures", "published_by": "Proceedings of the eighth IEEE/ACM/IFIP international conference on hardware\u00a0\u2026, 2010", "authors": ["C Schumacher", "R Leupers", "D Petras", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10126727704322608932", "cited_by": 99.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:YsMSGLbcyi4C", "title": "The mimola language version 4.1", "published_by": "University of Dortmund, 1994", "authors": ["S Bashford", "U Bieker", "B Harking", "R Leupers", "P Marwedel", "A Neumann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1716203820488520094", "cited_by": 99.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:8k81kl-MbHgC", "title": "Generation of interpretive and compiled instruction set simulators", "published_by": "Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation\u00a0\u2026, 1999", "authors": ["R Leupers", "J Elste", "B Landwehr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16802109520628369260", "cited_by": 96.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:_FxGoFyzp5QC", "title": "A uniform optimization technique for offset assignment problems", "published_by": "Proceedings. 11th International Symposium on System Synthesis (Cat. No\u00a0\u2026, 1998", "authors": ["R Leupers", "F David"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4447038536421459397", "cited_by": 94.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:T_ojBgVMvoEC", "title": "Programming Heterogeneous MPSoCs", "published_by": "Springer International Pu, 2013", "authors": ["JC Mazo", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5093175714147559413", "cited_by": 93.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:roLk4NBRz8UC", "title": "Fine-grained application source code profiling for ASIP design", "published_by": "Proceedings of the 42nd annual Design Automation Conference, 329-334, 2005", "authors": ["K Karuri", "MA Al Faruque", "S Kraemer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17068579348242998645", "cited_by": 91.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:UebtZRa9Y70C", "title": "A modular simulation framework for architectural exploration of on-chip interconnection networks", "published_by": "Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware\u00a0\u2026, 2003", "authors": ["T Kogel", "M Doerper", "A Wieferink", "R Leupers", "G Ascheid", "H Meyr", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9955903357945483736", "cited_by": 90.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:5nxA0vEk-isC", "title": "Compiler design issues for embedded processors", "published_by": "IEEE Design & Test of Computers 19 (4), 51-58, 2002", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17615861849541448620", "cited_by": 87.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:Zph67rFs4hoC", "title": "A scalable VLSI architecture for soft-input soft-output single tree-search sphere decoding", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 57 (9), 706-710, 2010", "authors": ["EM Witte", "F Borlenghi", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10302676626202459072", "cited_by": 86.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:GnPB-g6toBAC", "title": "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", "published_by": "Proceedings of the 49th Annual Design Automation Conference, 1266-1271, 2012", "authors": ["J Castrillon", "A Tretter", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14197040039463213005", "cited_by": 85.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:MXK_kJrjxJIC", "title": "SHAPES: a tiled scalable software hardware architecture platform for embedded systems", "published_by": "Proceedings of the 4th international conference on Hardware/software\u00a0\u2026, 2006", "authors": ["PS Paolucci", "AA Jerraya", "R Leupers", "L Thiele", "P Vicini"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15976644042531505813", "cited_by": 85.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:3fE2CSJIrl8C", "title": "Code generation for embedded processors", "published_by": "Proceedings 13th International Symposium on System Synthesis, 173-178, 2000", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12283040461754738510", "cited_by": 84.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:0EnyYjriUFMC", "title": "A design flow for configurable embedded processors based on optimized instruction set extension synthesis", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 6 pp., 2006", "authors": ["R Leupers", "K Karuri", "S Kraemer", "M Pandey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8613065140367127287", "cited_by": 81.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:hsZV8lGYWTMC", "title": "Variable partitioning for dual memory bank dsps", "published_by": "2001 IEEE International Conference on Acoustics, Speech, and Signal\u00a0\u2026, 2001", "authors": ["R Leupers", "D Kotte"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1357894790880113688", "cited_by": 79.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:kNdYIx-mwKoC", "title": "Instruction selection for embedded DSPs with complex instructions", "published_by": "Proceedings EURO-DAC'96. European Design Automation Conference with EURO\u00a0\u2026, 1996", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12534903486944512759", "cited_by": 73.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:5bg8sr1QxYwC", "title": "An integrated open framework for heterogeneous MPSoC design space exploration", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["F Angiolini", "J Ceng", "R Leupers", "F Ferrari", "C Ferri", "L Benini"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18252577753900785133", "cited_by": 71.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:_kc_bZDykSQC", "title": "A methodology and tool suite for C compiler generation from ADL processor models", "published_by": "Proceedings Design, Automation and Test in Europe Conference and Exhibition\u00a0\u2026, 2004", "authors": ["M Hohenauer", "H Scharwaechter", "K Karuri", "O Wahlen", "T Kogel", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1695030565312545919", "cited_by": 71.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:u5HHmVD_uO8C", "title": "A universal technique for fast and flexible instruction-set architecture simulation", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2004", "authors": ["G Braun", "A Nohl", "A Hoffmann", "O Schliebusch", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12915939530846390275", "cited_by": 66.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:YOwf2qJgpHMC", "title": "Function inlining under code size constraints for embedded processors", "published_by": "1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of\u00a0\u2026, 1999", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8522035582087237893", "cited_by": 65.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:hC7cP41nSMkC", "title": "MPSoC programming using the MAPS compiler", "published_by": "2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 897-902, 2010", "authors": ["R Leupers", "J Castrillon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11146074485729881382", "cited_by": 61.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:M3ejUd6NZC8C", "title": "Graph-based code selection techniques for embedded processors", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 5 (4\u00a0\u2026, 2000", "authors": ["RL Leupers", "S Bashford"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15536691526982007504", "cited_by": 61.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:7PzlFSSx8tAC", "title": "HySim: a fast simulation framework for embedded software development", "published_by": "Proceedings of the 5th IEEE/ACM international conference on Hardware\u00a0\u2026, 2007", "authors": ["S Kraemer", "L Gao", "J Weinstock", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8315723154815909697", "cited_by": 60.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:dhFuZR0502QC", "title": "A high-level virtual platform for early MPSoC software development", "published_by": "Proceedings of the 7th IEEE/ACM international conference on Hardware\u00a0\u2026, 2009", "authors": ["J Ceng", "W Sheng", "J Castrillon", "A Stulova", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1877972885192088031", "cited_by": 59.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:bEWYMUwI8FkC", "title": "A fast and flexible platform for fault injection and evaluation in verilog-based simulations", "published_by": "2009 Third IEEE International Conference on Secure Software Integration and\u00a0\u2026, 2009", "authors": ["D Kammler", "J Guan", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15595157925412461998", "cited_by": 59.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:hFOr9nPyWt4C", "title": "Optimized ASIP synthesis from architecture description language models", "published_by": "Springer Science & Business Media, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18111472477390161037", "cited_by": 57.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:L8Ckcad2t8MC", "title": "RTL processor synthesis for architecture exploration and implementation", "published_by": "Proceedings Design, Automation and Test in Europe Conference and Exhibition\u00a0\u2026, 2004", "authors": ["O Schliebusch", "A Chattopadhyay", "R Leupers", "G Ascheid", "H Meyr", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12521621680266880927", "cited_by": 57.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:qxL8FJ1GzNcC", "title": "Constraint driven code selection for fixed-point DSPs", "published_by": "Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 817-822, 1999", "authors": ["S Bashford", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4115091696478872530", "cited_by": 57.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:r0BpntZqJG4C", "title": "LISA: A uniform ADL for embedded processor modeling, implementation, and software toolsuite generation", "published_by": "Processor description languages, 95-132, 2008", "authors": ["A Chattopadhyay", "H Meyr", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10212061545184638193", "cited_by": 56.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:ULOm3_A8WrAC", "title": "Resistance extraction using a routing algorithm", "published_by": "Proceedings of the 30th international Design Automation Conference, 38-42, 1993", "authors": ["L Ladage", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17301419820074983591", "cited_by": 56.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:ZeXyd9-uunAC", "title": "Multiprocessor performance estimation using hybrid simulation", "published_by": "Proceedings of the 45th annual Design Automation Conference, 325-330, 2008", "authors": ["L Gao", "K Karuri", "S Kraemer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14701252061374590680", "cited_by": 55.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:4TOpqqG69KYC", "title": "Optimized array index computation in DSP programs", "published_by": "Proceedings of 1998 Asia and South Pacific Design Automation Conference, 87-92, 1998", "authors": ["R Leupers", "A Basu", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5946995451595615640", "cited_by": 54.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:AzKEL7Gb_04C", "title": "Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 17 (3), 1-26, 2021", "authors": ["D Sisejkovic", "F Merchant", "LM Reimann", "H Srivastava", "A Hallawa", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7585820726866106888", "cited_by": 53.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:9ZlFYXVOiuMC", "title": "Offset assignment showdown: Evaluation of DSP address code optimization algorithms", "published_by": "Compiler Construction: 12th International Conference, CC 2003 Held as Part\u00a0\u2026, 2003", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11811592054193002741", "cited_by": 52.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:qUcmZB5y_30C", "title": "Phase-coupled mapping of data flow graphs to irregular data paths", "published_by": "Design automation for embedded systems 4, 119-165, 1999", "authors": ["S Bashford", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8901824998308640192", "cited_by": 49.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:vV6vV6tmYwMC", "title": "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms", "published_by": "2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010\u00a0\u2026, 2010", "authors": ["J Castrillon", "R Velasquez", "A Stulova", "W Sheng", "J Ceng", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12194560195482538001", "cited_by": 48.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:mVmsd5A6BfQC", "title": "C compiler design for a network processor", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2001", "authors": ["J Wagner", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6595479763406293823", "cited_by": 48.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:p2g8aNsByqUC", "title": "Virtual platforms: Breaking new grounds", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 685-690, 2012", "authors": ["R Leupers", "G Martin", "R Plyaskin", "A Herkersdorf", "F Schirrmeister", "T Kogel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2648950184275346673", "cited_by": 47.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:_Qo2XoVZTnwC", "title": "A design flow for architecture exploration and implementation of partially reconfigurable processors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (10\u00a0\u2026, 2008", "authors": ["K Karuri", "A Chattopadhyay", "X Chen", "D Kammler", "L Hao", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17627709527919522708", "cited_by": 47.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:Wp0gIr-vW9MC", "title": "C compiler design for an industrial network processor", "published_by": "Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools\u00a0\u2026, 2001", "authors": ["J Wagner", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6313823810408142428", "cited_by": 47.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:4DMP91E08xMC", "title": "C compiler retargeting based on instruction semantics models", "published_by": "Design, Automation and Test in Europe, 1150-1155, 2005", "authors": ["J Ceng", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr", "G Braun"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3612177395134436639", "cited_by": 46.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:Mojj43d5GZwC", "title": "Time-decoupled parallel SystemC simulation", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4, 2014", "authors": ["JH Weinstock", "C Schumacher", "R Leupers", "G Ascheid", "L Tosoratto"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9036235995675514582", "cited_by": 45.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:HDshCWvjkbEC", "title": "Task management in MPSoCs: An ASIP approach", "published_by": "Proceedings of the 2009 International Conference on Computer-Aided Design\u00a0\u2026, 2009", "authors": ["J Castrillon", "D Zhang", "T Kempf", "B Vanthournout", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11634525882750411154", "cited_by": 44.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:e5wmG9Sq2KIC", "title": "Integrated system-level modeling of network-on-chip enabled multi-processor platforms", "published_by": "Springer, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14429126991917598087", "cited_by": 43.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:TQgYirikUcIC", "title": "Compiler based exploration of DSP energy savings by SIMD operations", "published_by": "ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE\u00a0\u2026, 2004", "authors": ["M Lorenz", "P Marwedel", "T Drager", "G Fettweis", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13808107375364106570", "cited_by": 43.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:-f6ydRqryjwC", "title": "Low-energy DSP code generation using a genetic algorithm", "published_by": "Proceedings 2001 IEEE International Conference on Computer Design: VLSI in\u00a0\u2026, 2001", "authors": ["M Lorenz", "R Leupers", "P Marwedel", "T Drager", "G Fettweis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15688814244717249816", "cited_by": 43.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:TFP_iSt0sucC", "title": "Method and device for simulator generation based on semantic to behavioral translation", "published_by": "US Patent 7,313,773, 2007", "authors": ["G Braun", "A Nohl", "J Ceng", "A Hoffmann", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16553343076660004840", "cited_by": 42.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:QIV2ME_5wuYC", "title": "Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs", "published_by": "Computer Systems: Architectures, Modeling, and Simulation: Third and Fourth\u00a0\u2026, 2004", "authors": ["T Kogel", "M Doerper", "T Kempf", "A Wieferink", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14367458731933618183", "cited_by": 42.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:WbkHhVStYXYC", "title": "Creation of ESL power models for communication architectures using automatic calibration", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-58, 2013", "authors": ["S Sch\u00fcrmans", "D Zhang", "D Auras", "R Leupers", "G Ascheid", "X Chen", "L Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9369964170092693140", "cited_by": 40.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:70eg2SAEIzsC", "title": "Multiprocessor Systems on Chip: Design Space Exploration", "published_by": "Springer Science & Business Media, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18075283741080145115", "cited_by": 38.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:blknAaTinKkC", "title": "High-level modelling and exploration of coarse-grained re-configurable architectures", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 1334\u00a0\u2026, 2008", "authors": ["A Chattopadhyay", "X Chen", "H Ishebabi", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3156022838995300872", "cited_by": 38.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:R3hNpaxXUhUC", "title": "Instruction scheduler generation for retargetable compilation", "published_by": "IEEE Design & Test of Computers 20 (1), 34-41, 2003", "authors": ["O Wahlen", "M Hohenauer", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17183487003376784741", "cited_by": 37.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:mB3voiENLucC", "title": "A BDD-based frontend for retargetable compilers", "published_by": "Proceedings the European Design and Test Conference. ED&TC 1995, 239-243, 1995", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15282171066540352852", "cited_by": 37.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:uWQEDVKXjbEC", "title": "A compiler infrastructure for embedded heterogeneous MPSoCs", "published_by": "Proceedings of the 2013 International Workshop on Programming Models and\u00a0\u2026, 2013", "authors": ["W Sheng", "S Sch\u00fcrmans", "M Odendahl", "M Bertsch", "V Volevach", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17926761444338428469", "cited_by": 36.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:f2IySw72cVMC", "title": "Processor and system-on-chip simulation", "published_by": "Springer, 2010", "authors": ["R Leupers", "O Temam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12307200697850986941", "cited_by": 36.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:WC23djZS0W4C", "title": "SystemC-link: Parallel SystemC simulation using time-decoupled segments", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 493-498, 2016", "authors": ["JH Weinstock", "R Leupers", "G Ascheid", "D Petras", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9816448165845937654", "cited_by": 34.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:j3f4tGmQtD8C", "title": "A SIMD optimization framework for retargetable compilers", "published_by": "ACM Transactions on Architecture and Code Optimization (TACO) 6 (1), 1-27, 2009", "authors": ["M Hohenauer", "F Engel", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9169406969954090549", "cited_by": 34.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:u9iWguZQMMsC", "title": "Coex: A novel profiling-based algorithm/architecture co-exploration for asip design", "published_by": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (3), 1-16, 2015", "authors": ["JF Eusse", "C Williams", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3787643036556800080", "cited_by": 33.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:M3NEmzRMIkIC", "title": "Instruction encoding synthesis for architecture exploration using hierarchical processor models", "published_by": "Proceedings of the 40th annual Design Automation Conference, 262-267, 2003", "authors": ["A Nohl", "V Greive", "G Braun", "A Andreas", "R Leupers", "O Schliebusch", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3478571149287698790", "cited_by": 33.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:4JMBOYKVnBMC", "title": "Processor/memory co-exploration on multiple abstraction levels", "published_by": "2003 Design, Automation and Test in Europe Conference and Exhibition, 966-971, 2003", "authors": ["G Braun", "A Wieferink", "O Schliebusch", "R Leupers", "H Meyr", "A Nohl"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7199226155111472692", "cited_by": 33.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:zCSUwVk65WsC", "title": "Virtual hardware-in-the-loop co-simulation for multi-domain automotive systems via the functional mock-up interface", "published_by": "Languages, Design Methods, and Tools for Electronic System Design: Selected\u00a0\u2026, 2016", "authors": ["RL B\u00fccs", "L Murillo", "E Korotcenko", "G Dugge", "R Leupers", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15636750538452882574", "cited_by": 31.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:iH-uZ7U-co4C", "title": "Increasing data-bandwidth to instruction-set extensions through register clustering", "published_by": "2007 IEEE/ACM International Conference on Computer-Aided Design, 166-171, 2007", "authors": ["K Karuri", "A Chattopadhyay", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14018931544997538257", "cited_by": 31.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:BmWJbWwHJAwC", "title": "Deceptive logic locking for hardware integrity protection against machine learning attacks", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2021", "authors": ["D Sisejkovic", "F Merchant", "LM Reimann", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7105329583640221815", "cited_by": 30.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:NMxIlDl6LWMC", "title": "Optimization techniques for ADL-driven RTL processor synthesis", "published_by": "16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 165-171, 2005", "authors": ["O Schliebusch", "A Chattopadhyay", "EM Witte", "D Kammler", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10314715683971884663", "cited_by": 30.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:RHpTSmoSYBkC", "title": "Instruction set extraction from programmable structures", "published_by": "EURO-DAC, Grenoble, 156-161, 1994", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13504893987434655932", "cited_by": 30.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:maZDTaKrznsC", "title": "A framework for automated and optimized ASIP implementation supporting multiple hardware description languages", "published_by": "Proceedings of the 2005 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2005", "authors": ["O Schliebusch", "A Chattopadhyay", "D Kammler", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=755432149360304640", "cited_by": 29.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:BqipwSGYUEgC", "title": "A novel approach for flexible and consistent ADL-driven ASIP design", "published_by": "Proceedings of the 41st annual Design Automation Conference, 717-722, 2004", "authors": ["G Braun", "A Nohl", "W Sheng", "J Ceng", "M Hohenauer", "H Scharw\u00e4chter", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13670184119610852021", "cited_by": 29.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:hMod-77fHWUC", "title": "Design space exploration of partially re-configurable embedded processors", "published_by": "2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007", "authors": ["A Chattopadhyay", "W Ahmed", "K Karuri", "D Kammler", "R Leupers", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3921079799700423749", "cited_by": 28.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:isC4tDSrTZIC", "title": "Optimized address assignment for DSPs with SIMD memory accesses", "published_by": "Proceedings of the 2001 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2001", "authors": ["M Lorenz", "D Kottmann", "S Bashford", "R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=842918502622820691", "cited_by": 28.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:owLR8QvbtFgC", "title": "Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["MA Aguilar", "R Leupers", "G Ascheid", "LG Murillo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7305430105100422203", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:JV2RwH3_ST0C", "title": "A fast and generic hybrid simulation approach using C virtual machine", "published_by": "Proceedings of the 2007 international conference on Compilers, architecture\u00a0\u2026, 2007", "authors": ["L Gao", "S Kraemer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13421530485592082291", "cited_by": 27.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:dQ2og3OwTAUC", "title": "Flexible, efficient multimode MIMO detection by using reconfigurable ASIP", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["X Chen", "A Minwegen", "SB Hussain", "A Chattopadhyay", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17839816052053099921", "cited_by": 26.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:zA6iFVUQeVQC", "title": "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio", "published_by": "Analog Integrated Circuits and Signal Processing 69, 173-190, 2011", "authors": ["J Castrillon", "S Sch\u00fcrmans", "A Stulova", "W Sheng", "T Kempf", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12616676300397192912", "cited_by": 26.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:k_IJM867U9cC", "title": "Efficient and portable SDR waveform development: The Nucleus concept", "published_by": "MILCOM 2009-2009 IEEE Military Communications Conference, 1-7, 2009", "authors": ["V Ramakrishnan", "EM Witte", "T Kempf", "D Kammler", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13125648800027854583", "cited_by": 26.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:J_g5lzvAfSwC", "title": "Retargetable code optimization with SIMD instructions", "published_by": "Proceedings of the 4th international conference on Hardware/Software\u00a0\u2026, 2006", "authors": ["M Hohenauer", "C Schumacher", "R Leupers", "G Ascheid", "H Meyr", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7676297571077910773", "cited_by": 26.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:u_35RYKgDlwC", "title": "Throughput driven transformations of synchronous data flows for mapping to heterogeneous MPSoCs", "published_by": "2012 international conference on embedded computer systems (SAMOS), 144-151, 2012", "authors": ["A Stulova", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13989155371666121120", "cited_by": 25.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:yqoGN6RLRZoC", "title": "Method and system for instruction-set architecture simulation using just in time compilation", "published_by": "US Patent 8,086,438, 2011", "authors": ["A Nohl", "G Braun", "A Hoffmann", "O Schliebusch", "R Leupers", "H Myer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14015970387382558518", "cited_by": 25.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:NhqRSupF_l8C", "title": "Application analysis tools for ASIP design: application profiling and instruction-set customization", "published_by": "Springer Science & Business Media, 2011", "authors": ["K Karuri", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9043214294675723275,16652493505408351032", "cited_by": 25.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:cFHS6HbyZ2cC", "title": "C Compilers for ASIPs", "published_by": "Springer, 2010", "authors": ["M Hohenauer", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10225883190209064494", "cited_by": 25.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:pqnbT2bcN3wC", "title": "TotalProf: a fast and accurate retargetable source code profiler", "published_by": "Proceedings of the 7th IEEE/ACM international conference on Hardware\u00a0\u2026, 2009", "authors": ["L Gao", "J Huang", "J Ceng", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6167267277786518396", "cited_by": 25.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=20&pagesize=80&citation_for_view=f57N-_oAAAAJ:RYcK_YlVTxYC", "title": "LANCE: AC compiler platform for embedded processors", "published_by": "Embedded Systems/Embedded Intelligence, 2001", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8562655357250543836", "cited_by": 25.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:t-hv7AR41mYC", "title": "A survey of neuromorphic computing-in-memory: Architectures, simulators, and security", "published_by": "IEEE Design & Test 39 (2), 90-99, 2021", "authors": ["F Staudigl", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10082109249736212528", "cited_by": 24.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:J-pR_7NvFogC", "title": "A novel reduced-complexity soft-input soft-output MMSE MIMO detector: Algorithm and efficient VLSI architecture", "published_by": "2014 IEEE International Conference on Communications (ICC), 4722-4728, 2014", "authors": ["D Auras", "R Leupers", "GH Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4947092685987122370", "cited_by": 24.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:l7t_Zn2s7bgC", "title": "Trends in embedded software synthesis", "published_by": "2011 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2011", "authors": ["J Castrillon", "W Sheng", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17838439186539479433", "cited_by": 24.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:fPk4N6BV_jEC", "title": "A code-generator generator for multi-output instructions", "published_by": "Proceedings of the 5th IEEE/ACM international conference on Hardware\u00a0\u2026, 2007", "authors": ["H Scharwaechter", "JM Youn", "R Leupers", "Y Paek", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14977861667897745091", "cited_by": 24.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:SAZ1SQo2q1kC", "title": "Next generation arithmetic for edge computing", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2020", "authors": ["A Guntoro", "C De La Parra", "F Merchant", "F De Dinechin", "JL Gustafson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2105982185964376099", "cited_by": 23.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:K3LRdlH-MEoC", "title": "Virtual Manycore platforms: Moving towards 100+ processor cores", "published_by": "2011 Design, Automation & Test in Europe, 1-6, 2011", "authors": ["R Leupers", "L Eeckhout", "G Martin", "F Schirrmeister", "N Topham", "X Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14222831259018322477", "cited_by": 23.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:eGYfIraVYiQC", "title": "Handbook of Signal Processing Systems", "published_by": "Springer US, 2010", "authors": ["EF Deprettere", "R Leupers", "J Takala", "SS Bhattacharyya"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5986249410117725118", "cited_by": 23.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:NaGl4SEjCO4C", "title": "Applying resource sharing algorithms to ADL-driven automatic ASIP implementation", "published_by": "2005 International Conference on Computer Design, 193-199, 2005", "authors": ["EM Witte", "A Chattopadhyay", "O Schliebusch", "D Kammler", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11885530570139578641", "cited_by": 23.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:YFjsv_pBGBYC", "title": "Exploiting conditional instructions in code generation for embedded VLIW processors", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 23-es, 1999", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9033415944601042616", "cited_by": 23.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:43bX7VzcjpAC", "title": "Dynamic many-process applications on many-tile embedded systems and HPC clusters: The EURETILE programming environment and execution platforms", "published_by": "Journal of Systems Architecture 69, 29-53, 2016", "authors": ["PS Paolucci", "A Biagioni", "LG Murillo", "F Rousseau", "L Schor", "L Tosoratto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5152198832205345998", "cited_by": 22.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:vRqMK49ujn8C", "title": "legaSCi: Legacy SystemC model integration into parallel SystemC simulators", "published_by": "2013 IEEE International Symposium on Parallel & Distributed Processing\u00a0\u2026, 2013", "authors": ["C Schumacher", "JH Weinstock", "R Leupers", "G Ascheid", "L Tosoratto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=267349638104435815", "cited_by": 22.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:ldfaerwXgEUC", "title": "Integrated verification approach during ADL-driven processor design", "published_by": "Microelectronics journal 40 (7), 1111-1123, 2009", "authors": ["A Chattopadhyay", "A Sinha", "D Zhang", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5573673297979429291", "cited_by": 22.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:D03iK_w7-QYC", "title": "Design and implementation of a modular and portable IEEE 754 compliant floating-point unit", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 2, 1-6, 2006", "authors": ["K Karuri", "R Leupers", "G Ascheid", "H Meyr", "M Kedia"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9368833669811853053", "cited_by": 22.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:b0M2c_1WBrUC", "title": "2PARMA: parallel paradigms and run-time management techniques for many-core architectures", "published_by": "VLSI 2010 Annual Symposium: Selected papers, 65-79, 2011", "authors": ["C Silvano", "W Fornaciari", "SC Reghizzi", "G Agosta", "G Palermo", "V Zaccaria", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6422764964220690031", "cited_by": 21.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:ns9cj8rnVeAC", "title": "Improving offset assignment through simultaneous variable coalescing", "published_by": "International Workshop on Software and Compilers for Embedded Systems, 285-297, 2003", "authors": ["D Ottoni", "G Ottoni", "G Araujo", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5310403577231537346", "cited_by": 21.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:qwy9JoKyICEC", "title": "Control-lock: Securing processor cores against software-controlled hardware trojans", "published_by": "Proceedings of the 2019 on Great Lakes Symposium on VLSI, 27-32, 2019", "authors": ["D \u0160i\u0161ejkovi\u0107", "F Merchant", "R Leupers", "G Ascheid", "S Kegreiss"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4607913456049492019", "cited_by": 20.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:mlAyqtXpCwEC", "title": "ESL power estimation using virtual platforms with black box processor models", "published_by": "2015 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2015", "authors": ["S Sch\u00fcrmans", "G Onnebrink", "R Leupers", "G Ascheid", "X Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1017226043175151712", "cited_by": 20.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:RoXSNcbkSzsC", "title": "MAPS: A Software Development Environment for Embedded Multicore Applications.", "published_by": "Handbook of Hardware/Software Codesign, 917-949, 2017", "authors": ["R Leupers", "MA Aguilar", "JF Eusse", "J Castrillon", "W Sheng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=511940190917428799", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:35r97b3x0nAC", "title": "Pre-architectural performance estimation for ASIP design based on abstract processor models", "published_by": "2014 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2014", "authors": ["JF Eusse", "C Williams", "LG Murillo", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16866488140680927119", "cited_by": 19.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:V3AGJWp-ZtQC", "title": "Automatic detection of concurrency bugs through event ordering constraints", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["LG Murillo", "S Wawroschek", "J Castrillon", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13527214800215649623", "cited_by": 19.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:35N4QoGY0k4C", "title": "Retargetable compilers and architecture exploration for embedded processors", "published_by": "IEE Proceedings-Computers and Digital Techniques 152 (2), 209-223, 2005", "authors": ["R Leupers", "M Hohenauer", "J Ceng", "H Scharwaechter", "H Meyr", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18013400054289092342", "cited_by": 19.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:O3NaXMp0MMsC", "title": "Application specific compiler/architecture codesign: a case study", "published_by": "ACM SIGPLAN Notices 37 (7), 185-193, 2002", "authors": ["O Wahlen", "T Gl\u00f6kler", "A Nohl", "A Hoffmann", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=35378766556298011", "cited_by": 19.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:jE2MZjpN3IcC", "title": "Black box ESL power estimation for loosely-timed TLM models", "published_by": "2016 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2016", "authors": ["G Onnebrink", "R Leupers", "G Ascheid", "S Sch\u00fcrmans"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15987026935198855818", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:ye4kPcJQO24C", "title": "Split-cost communication model for improved MPSoC application mapping", "published_by": "2013 International Symposium on System on Chip (SoC), 1-8, 2013", "authors": ["M Odendahl", "J Castrillon", "V Volevach", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14235879674639224556", "cited_by": 18.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:dshw04ExmUIC", "title": "Automatic calibration of streaming applications for software mapping exploration", "published_by": "2011 International Symposium on System on Chip (SoC), 136-142, 2011", "authors": ["W Sheng", "S Sch\u00fcrmans", "M Odendahl", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13827252724263902608", "cited_by": 18.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:EUQCXRtRnyEC", "title": "Automatic low power optimizations during ADL-driven ASIP design", "published_by": "2006 International Symposium on VLSI Design, Automation and Test, 1-4, 2006", "authors": ["A Chattopadhyay", "D Kammler", "EM Witte", "O Schliebusch", "H Ishebabi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5662971841726433485", "cited_by": 18.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:3s1wT3WcHBgC", "title": "Register allocation for common subexpressions in DSP data paths", "published_by": "Proceedings of the 2000 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2000", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18116683374028671218", "cited_by": 18.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:tHtfpZlB6tUC", "title": "A secure hardware-software solution based on RISC-V, logic locking and microkernel", "published_by": "Proceedings of the 23th International Workshop on Software and Compilers for\u00a0\u2026, 2020", "authors": ["D \u0160i\u0161ejkovi\u0107", "F Merchant", "LM Reimann", "R Leupers", "M Giacometti", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=685597910665910458", "cited_by": 17.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:PkcyUWeTMh0C", "title": "A unifying logic encryption security metric", "published_by": "Proceedings of the 18th International Conference on Embedded Computer\u00a0\u2026, 2018", "authors": ["D \u0160i\u0161ejkovi\u0107", "R Leupers", "G Ascheid", "S Metzner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9570744609534457614", "cited_by": 17.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:jU7OWUQzBzMC", "title": "A scalable, multimode SVD precoding ASIC based on the cyclic Jacobi method", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 63 (8), 1283-1294, 2016", "authors": ["D Guenther", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10582923302531206716", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:bFI3QPDXJZMC", "title": "Component-based waveform development: The nucleus tool flow for efficient and portable SDR", "published_by": "Wireless Innovation Conference and Product Exposition (SDR), 2010", "authors": ["J Castrillon", "S Sch\u00fcrmans", "A Stulova", "W Sheng", "T Kempf", "A Ishaque", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2809427047774680727", "cited_by": 17.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:geHnlv5EZngC", "title": "Language-driven exploration and implementation of partially re-configurable ASIPs", "published_by": "Springer Science & Business Media, 2008", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7861806334232164504", "cited_by": 17.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:BwyfMAYsbu0C", "title": "SHAPES-a scalable parallel HW/SW architecture applied to wave field synthesis", "published_by": "Audio Engineering Society Conference: 32nd International Conference: DSP For\u00a0\u2026, 2007", "authors": ["I Bacivarov", "P Bazzana", "M Beckinger", "J Ceng", "A Franck", "W Haid", "K Huang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2833701758382641374", "cited_by": 17.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:lSLTfruPkqcC", "title": "Offset assignment using simultaneous variable coalescing", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 5 (4), 864-883, 2006", "authors": ["D Ottoni", "G Ottoni", "G Araujo", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8899594594749359021", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:ZHo1McVdvXMC", "title": "Automatic ADL-based operand isolation for embedded processors", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["A Chattopadhyay", "B Geukes", "D Kammler", "EM Witte", "O Schliebusch", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14423158151354840567", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:XUvXOeBm_78C", "title": "A generic tool-set for SoC multiprocessor debugging and synchronization", "published_by": "Proceedings IEEE International Conference on Application-Specific Systems\u00a0\u2026, 2003", "authors": ["A Wieferink", "T Kogel", "R Leupers", "H Meyr", "A Nohl", "A Hoffman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4512954053240436832", "cited_by": 17.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:RGFaLdJalmkC", "title": "Retargetable assembly code generation by bootstrapping", "published_by": "Proceedings of 7th International Symposium on High-Level Synthesis, 88-93, 1994", "authors": ["R Leupers", "W Schenk", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=575617772116524904", "cited_by": 17.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:_xSYboBqXhAC", "title": "A generic design flow for application specific processor customization through instruction-set extensions (ises)", "published_by": "Embedded Computer Systems: Architectures, Modeling, and Simulation: 9th\u00a0\u2026, 2009", "authors": ["K Karuri", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3555988758364322063", "cited_by": 16.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:dfsIfKJdRG4C", "title": "Early iss integration into network-on-chip designs", "published_by": "Computer Systems: Architectures, Modeling, and Simulation: Third and Fourth\u00a0\u2026, 2004", "authors": ["A Wieferink", "M Doerper", "T Kogel", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18139758323365199698", "cited_by": 16.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:a0OBvERweLwC", "title": "Array index allocation under register constraints in DSP programs", "published_by": "Proceedings Twelfth International Conference on VLSI Design.(Cat. No\u00a0\u2026, 1999", "authors": ["A Basu", "R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7309792267540004101", "cited_by": 16.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:M05iB0D1s5AC", "title": "Compiler optimization for media processors", "published_by": "Business and Work in the Information Society: New Technologies and Applications, 1999", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17976700861004166712", "cited_by": 16.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:2P1L_qKh6hAC", "title": "HDL-based modeling of embedded processor behavior for retargetable compilation", "published_by": "Proceedings. 11th International Symposium on System Synthesis (Cat. No\u00a0\u2026, 1998", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4993162517407287371", "cited_by": 16.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:rO6llkc54NcC", "title": "Instruction-set modelling for ASIP code generation", "published_by": "Proceedings of 9th International Conference on VLSI Design, 77-80, 1996", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7288676699618806392", "cited_by": 16.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:zdjWy_NXXwUC", "title": "Inter-lock: Logic encryption for processor cores beyond module boundaries", "published_by": "2019 IEEE European Test Symposium (ETS), 1-6, 2019", "authors": ["D \u0160i\u0161ejkovi\u0107", "F Merchant", "R Leupers", "G Ascheid", "S Kegreiss"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13235325441154777706", "cited_by": 15.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:SnGPuo6Feq8C", "title": "Power estimation on electronic system level using linear power models", "published_by": "Springer International Publishing, 2019", "authors": ["S Schuermans", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15565713152937018057", "cited_by": 15.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:FAceZFleit8C", "title": "Multi/many-core programming: Where are we standing?", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2015", "authors": ["J Castrillon", "W Sheng", "R Jessenberger", "L Thiele", "L Schorr", "B Juurlink", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9378589815735203760", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:P5F9QuxV20EC", "title": "Asip architecture exploration for efficient ipsec encryption: A case study", "published_by": "Software and Compilers for Embedded Systems: 8th International Workshop\u00a0\u2026, 2004", "authors": ["H Scharwaechter", "D Kammler", "A Wieferink", "M Hohenauer", "K Karuri", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3429367515555283768", "cited_by": 15.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:yD5IFk8b50cC", "title": "Modeling instruction semantics in adl processor descriptions for c compiler retargeting", "published_by": "Computer Systems: Architectures, Modeling, and Simulation: Third and Fourth\u00a0\u2026, 2004", "authors": ["J Ceng", "W Sheng", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr", "G Braun"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6489145343590945425", "cited_by": 15.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:HoB7MX3m0LUC", "title": "An executable intermediate representation for retargetable compilation and high-level code optimization", "published_by": "SAMOS 2003, 120, 2003", "authors": ["R Leupers", "O Wahlen", "M Hohenauer", "T Kogel", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12811670318833957418", "cited_by": 15.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:SxCCDk4iOpsC", "title": "Logic locking at the frontiers of machine learning: A survey on developments and opportunities", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["D Sisejkovic", "LM Reimann", "E Moussavi", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8894738946324302643", "cited_by": 14.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:-yGd096yOn8C", "title": "Accelerating deep learning inference in constrained embedded devices using hardware loops and a dot product unit", "published_by": "IEEE Access 8, 165913-165926, 2020", "authors": ["J Vre\u010da", "KJX Sturm", "E Gungl", "F Merchant", "P Bientinesi", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6206260312908264093", "cited_by": 14.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:nb7KW1ujOQ8C", "title": "EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment", "published_by": "arXiv preprint arXiv:1305.1459, 2013", "authors": ["PS Paolucci", "I Bacivarov", "G Goossens", "R Leupers", "F Rousseau", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737096284867954650", "cited_by": 14.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:B3FOqHPlNUQC", "title": "SCandal: SystemC analysis for nondeterminism anomalies", "published_by": "Proceeding of the 2012 Forum on Specification and Design Languages, 112-119, 2012", "authors": ["C Schumacher", "JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5402321401823644943", "cited_by": 14.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:tS2w5q8j5-wC", "title": "Synchronization for hybrid MPSoC full-system simulation", "published_by": "Proceedings of the 49th Annual Design Automation Conference, 121-126, 2012", "authors": ["LG Murillo", "J Eusse", "J Jovic", "S Yakoushkin", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1582135885608998602", "cited_by": 14.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:PELIpwtuRlgC", "title": "Enhanced structural analysis for C code reconstruction from IR code", "published_by": "Proceedings of the 14th International Workshop on Software and Compilers for\u00a0\u2026, 2011", "authors": ["F Engel", "R Leupers", "G Ascheid", "M Ferger", "M Beemster"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17849414783129252340", "cited_by": 14.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:pyW8ca7W8N0C", "title": "Advanced code generation for network processors with bit packet addressing", "published_by": "Proceedings of the 1st Workshop on Network Processors, Boston, MA, 2002", "authors": ["J Wagner", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10684581197726784517", "cited_by": 14.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:g5m5HwL7SMYC", "title": "Novel code optimization techniques for DSPs", "published_by": "2nd European DSP Education and Research Conference, Paris, France, 1998", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3755901110666940691", "cited_by": 14.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:PQEM9vzQD9gC", "title": "CLARINET: A RISC-V based framework for posit arithmetic empiricism", "published_by": "arXiv e-prints, arXiv: 2006.00364, 2020", "authors": ["R Jain", "N Sharma", "F Merchant", "S Patkar", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6103702292887735374", "cited_by": 13.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:ZfRJV9d4-WMC", "title": "Improving performance and productivity for software development on TI Multicore DSP platforms", "published_by": "2014 6th European Embedded Design in Education and Research Conference\u00a0\u2026, 2014", "authors": ["M Aguilar", "R Jimenez", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14899998205656435243", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:eMMeJKvmdy0C", "title": "Efficient VLSI architectures for matrix inversion in soft-input soft-output MMSE MIMO detectors", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1018-1021, 2014", "authors": ["D Auras", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12147462174388170852", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:1sJd4Hv_s6UC", "title": "Backend for virtual platforms with hardware scheduler in the MAPS framework", "published_by": "2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), 1-4, 2011", "authors": ["J Castrillon", "A Shah", "LG Murillo", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1786854823776314446", "cited_by": 13.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:kRWSkSYxWN8C", "title": "Retargetable code optimization for predicated execution", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 1492\u00a0\u2026, 2008", "authors": ["M Hohenauer", "F Engel", "R Leupers", "G Ascheid", "H Meyr", "G Bette", "B Singh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13407572028171143380", "cited_by": 13.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:KxtntwgDAa4C", "title": "ASIP architecture exploration for efficient IPSec encryption: A case study", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 6 (2), 12-es, 2007", "authors": ["H Scharwaechter", "D Kammler", "A Wieferink", "M Hohenauer", "K Karuri", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12036454929190899740", "cited_by": 13.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:tOudhMTPpwUC", "title": "SoftSIMD-Exploiting Subword Parallelism Using Source Code Transformations", "published_by": "2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007", "authors": ["S Kraemer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8825143731201865264", "cited_by": 13.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:abG-DnoFyZgC", "title": "Memory access micro-profiling for asip design", "published_by": "Third IEEE International Workshop on Electronic Design, Test and\u00a0\u2026, 2006", "authors": ["K Karuri", "C Huben", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8132519120084883057", "cited_by": 13.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:4OULZ7Gr8RgC", "title": "Register-constrained address computation in DSP programs", "published_by": "Proceedings Design, Automation and Test in Europe, 929-930, 1998", "authors": ["A Basu", "R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16992159682972127442", "cited_by": 13.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:LGlY6t8CeOMC", "title": "Qflow: Quantitative information flow for security-aware hardware design in verilog", "published_by": "2021 IEEE 39th International Conference on Computer Design (ICCD), 603-607, 2021", "authors": ["LM Reimann", "L Hanel", "D Sisejkovic", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2139878992031573709", "cited_by": 12.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:WC9gN4BGCRcC", "title": "Frequency-aware ESL power estimation for ARM cortex-A9 using a black box processor model", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 16 (1), 1-26, 2016", "authors": ["S Sch\u00fcrmans", "G Onnebrink", "R Leupers", "G Ascheid", "X Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12175804816466813702", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:6bLC7aUMtPcC", "title": "Parallel SystemC simulation for ESL design", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 16 (1), 1-25, 2016", "authors": ["JH Weinstock", "LG Murillo", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15761890440257892106", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:bnK-pcrLprsC", "title": "EURETILE design flow: Dynamic and fault tolerant mapping of multiple applications onto many-tile systems", "published_by": "2014 IEEE International Symposium on Parallel and Distributed Processing\u00a0\u2026, 2014", "authors": ["L Schor", "I Bacivarov", "LG Murillo", "PS Paolucci", "F Rousseau", "A El Antably", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=651228019186757003", "cited_by": 12.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:CHSYGLWDkRkC", "title": "Cool mpsoc programming", "published_by": "2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010\u00a0\u2026, 2010", "authors": ["R Leupers", "X Nie", "M Weiss", "L Thiele", "B Kienhuis", "T Isshiki"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15671023413496713538", "cited_by": 12.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:738O_yMBCRsC", "title": "A checkpoint/restore framework for SystemC-based virtual platforms", "published_by": "2009 International Symposium on System-on-Chip, 161-167, 2009", "authors": ["S Kraemer", "R Leupers", "D Petras", "T Philipp"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13541467303438908930", "cited_by": 12.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:xtRiw3GOFMkC", "title": "Asip design and synthesis for non linear filtering in image processing", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 2, 1-6, 2006", "authors": ["L Fanucci", "M Cassiano", "S Saponara", "D Kammler", "EM Witte", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10482267614083577352", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:8AbLer7MMksC", "title": "Resistance extraction along the current flow", "published_by": "Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 17.5. 1\u00a0\u2026, 1993", "authors": ["L Ladage", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7919100038298837740", "cited_by": 12.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:A8cqit5AE6sC", "title": "Scaling logic locking schemes to multi-module hardware designs", "published_by": "Architecture of Computing Systems\u2013ARCS 2020: 33rd International Conference\u00a0\u2026, 2020", "authors": ["D \u0160i\u0161ejkovi\u0107", "F Merchant", "LM Reimann", "R Leupers", "S Kegrei\u00df"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11977910905573775908", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:IsPWOBWtZBwC", "title": "A heuristic for multi objective software application mappings on heterogeneous MPSoCs", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["G Onnebrink", "A Hallawa", "R Leupers", "G Ascheid", "AUD Shaheen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14486883183879468405", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:raTqNPD5sRQC", "title": "DVFS-enabled power-performance trade-off in MPSoC SW application mapping", "published_by": "2017 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2017", "authors": ["G Onnebrink", "F Walbroel", "J Klimt", "R Leupers", "G Ascheid", "LG Murillo", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2465247723707294973", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:wKETBy42zhYC", "title": "An optimal allocation of memory buffers for complex multicore platforms", "published_by": "Journal of Systems Architecture 66, 69-83, 2016", "authors": ["A Goens", "J Castrillon", "M Odendahl", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15674737821861794494", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:eq2jaN3J8jMC", "title": "A flexible ASIP architecture for connected components labeling in embedded vision applications", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["JF Eusse", "R Leupers", "G Ascheid", "P Sudowe", "B Leibe", "T Sadasue"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9047615465145525347", "cited_by": 11.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:SP6oXDckpogC", "title": "Scalable and retargetable debugger architecture for heterogeneous MPSoCs", "published_by": "Proceedings of the 2012 System, Software, SoC and Silicon Debug Conference, 1-6, 2012", "authors": ["LG Murillo", "J Harnath", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2708117426695796029", "cited_by": 11.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:HE397vMXCloC", "title": "An FPGA-accelerated testbed for hardware component development in MIMO wireless communication systems", "published_by": "2012 International Conference on Embedded Computer Systems (SAMOS), 278-285, 2012", "authors": ["F Borlenghi", "D Auras", "EM Witte", "T Kempf", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6390976591119527953", "cited_by": 11.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:Tiz5es2fbqcC", "title": "Retargetable generation of TLM bus interfaces for MP-SoC platforms", "published_by": "Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware\u00a0\u2026, 2005", "authors": ["A Wieferink", "R Leupers", "G Ascheid", "H Meyr", "T Michiels", "A Nohl", "T Kogel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8245817983057891802", "cited_by": 11.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:zUl2_INMlC4C", "title": "NeuroHammer: Inducing bit-flips in memristive crossbar memories", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2022", "authors": ["F Staudigl", "H Al Indari", "D Sch\u00f6n", "D Sisejkovic", "F Merchant", "JM Joseph", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12751461345114475979", "cited_by": 10.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:4aZ_i-5WJEQC", "title": "Brightening the optical flow through posit arithmetic", "published_by": "2021 22nd International Symposium on Quality Electronic Design (ISQED), 463-468, 2021", "authors": ["V Saxena", "A Reddy", "J Neudorfer", "J Gustafson", "S Nambiar", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2167150033512551586", "cited_by": 10.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:DkZNVXde3BIC", "title": "Software compilation techniques for heterogeneous embedded multi-core systems", "published_by": "Handbook of Signal Processing Systems, 1021-1062, 2019", "authors": ["R Leupers", "MA Aguilar", "J Castrillon", "W Sheng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5312035458266533722", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:u-coK7KVo8oC", "title": "Parallelism extraction in embedded software for Android devices", "published_by": "2015 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2015", "authors": ["MA Aguilar", "JF Eusse", "P Ray", "R Leupers", "G Ascheid", "W Sheng", "P Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15285766861429832478", "cited_by": 10.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:4fKUyHm3Qg0C", "title": "Retargetable processor system integration into multi-processor system-on-chip platforms", "published_by": "Springer Science & Business Media, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1699665487406129250", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:08ZZubdj9fEC", "title": "Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips", "published_by": "International Journal of Embedded Systems 3 (3), 150-159, 2008", "authors": ["T Kogel", "M Doerper", "T Kempf", "A Wieferink", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18416166204429661258", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:UxriW0iASnsC", "title": "Extraction of efficient instruction schedulers from cycle-true processor models", "published_by": "Software and Compilers for Embedded Systems: 7th International Workshop\u00a0\u2026, 2003", "authors": ["O Wahlen", "M Hohenauer", "G Braun", "R Leupers", "G Ascheid", "H Meyr", "X Nie"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1425638401846920595", "cited_by": 10.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:H_jBuBxbQIAC", "title": "Convaix: An application-specific instruction-set processor for the efficient acceleration of cnns", "published_by": "IEEE Open Journal of Circuits and Systems 2, 3-15, 2020", "authors": ["A Bytyn", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6861919853492484033", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:Xz60mAmATU4C", "title": "An application-specific VLIW processor with vector instruction set for CNN acceleration", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["A Bytyn", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2840370523991617784", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:CYCckWUYoCcC", "title": "Automatic energy-minimized HW/SW partitioning for FPGA-accelerated MPSoCs", "published_by": "IEEE Embedded Systems Letters 11 (3), 93-96, 2019", "authors": ["G F\u00fchr", "SH Hamurcu", "D Pala", "T Grass", "R Leupers", "G Ascheid", "JF Eusse"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14418722686711786539", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:wvYxNZNCP7wC", "title": "Fully Virtual Rapid ADAS Prototyping via a Joined Multi-domain Co-simulation Ecosystem.", "published_by": "VEHITS, 59-69, 2018", "authors": ["RL B\u00fccs", "P Lakshman", "JH Weinstock", "F Walbroel", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3877701835456025147", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:uVUOdF_882EC", "title": "Density-based statistical clustering: enabling sidefire ultrasonic traffic sensing in smart cities", "published_by": "Journal of Advanced Transportation 2018, 1-15, 2018", "authors": ["V L\u00fccken", "N Voss", "J Schreier", "T Baag", "M Gehring", "M Raschen", "C Lanius", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6594444100821441189", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:BUYA1_V_uYcC", "title": "legaSCi: Legacy SystemC model integration into parallel simulators", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 13 (5s), 1-24, 2014", "authors": ["C Schumacher", "JH Weinstock", "R Leupers", "G Ascheid", "L Tosoratto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2076937412750236141", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:FPJr55Dyh1AC", "title": "VLSI design of a parallel MCMC-based MIMO detector with multiplier-free gibbs samplers", "published_by": "2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC\u00a0\u2026, 2014", "authors": ["D Auras", "U Deidersen", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6935322397275888966", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:yMeIxYmEMEAC", "title": "Scheduling of instructions", "published_by": "US Patent 8,689,202, 2014", "authors": ["G Braun", "A Hoffmann", "V Grieve", "M Hohenauer", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13715096122718431694", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:BrmTIyaxlBUC", "title": "Fast graph\u2010based instruction selection for multi\u2010output instructions", "published_by": "Software: Practice and Experience 41 (6), 717-736, 2011", "authors": ["JM Youn", "J Lee", "Y Paek", "J Lee", "H Scharwaechter", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8477908942785510654", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:fQNAKQ3IYiAC", "title": "Modeling instruction semantics in ADL processor descriptions for C compiler retargeting", "published_by": "Journal of VLSI signal processing systems for signal, image and video\u00a0\u2026, 2006", "authors": ["J Ceng", "W Sheng", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr", "G Braun"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14659788057334820442", "cited_by": 9.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=100&pagesize=100&citation_for_view=f57N-_oAAAAJ:z8nqeaKD1nsC", "title": "Microcode generation for flexible parallel architectures", "published_by": "Working Conference on Parallel Architectures and Compiler Technology, 1994", "authors": ["R Leupers", "W Schenk", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12735616430566692467", "cited_by": 9.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:JTqpx9DYBaYC", "title": "Multi-scale multi-domain co-simulation for rapid ADAS prototyping", "published_by": "2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 532-535, 2018", "authors": ["RL Bucs", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6079406313938900726", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:PaBasH6fAo0C", "title": "Black box power estimation for digital signal processors using virtual platforms", "published_by": "Proceedings of the 2016 Workshop on Rapid Simulation and Performance\u00a0\u2026, 2016", "authors": ["G Onnebrink", "S Sch\u00fcrmans", "F Walbroel", "R Leupers", "G Ascheid", "X Chen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=123292549019106244", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:ubry08Y2EpUC", "title": "Exploiting scalable CGRA mapping of LU for energy efficiency using the Layers architecture", "published_by": "2015 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2015", "authors": ["ZE R\u00e1kossy", "D Stengele", "G Ascheid", "R Leupers", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2448675160851958740", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:nrtMV_XWKgEC", "title": "Parallel SystemC simulation for ESL design using flexible time decoupling", "published_by": "2015 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2015", "authors": ["JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1522310254921528808", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Br1UauaknNIC", "title": "A methodology for efficient multiprocessor system-on-chip software development", "published_by": "Aachen, Techn. Hochsch., Diss., 2011, 2011", "authors": ["J Ceng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3875719864526343465", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:eJXPG6dFmWUC", "title": "Power-efficient instruction encoding optimization for embedded processors", "published_by": "20th International Conference on VLSI Design held jointly with 6th\u00a0\u2026, 2007", "authors": ["H Meyr", "G Ascheid", "R Leupers", "EM Witte", "D Kammler", "D Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14644555937027210798", "cited_by": 8.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:L1USKYWJimsC", "title": "Algorithms for Address Assignment in DSP Code Generation, Int", "published_by": "Conference on Computer-Aided Design (ICCAD), 1996", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2162052446633130145", "cited_by": 8.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:JP7YXuLIOvAC", "title": "An investigation on inherent robustness of posit data representation", "published_by": "2021 34th International Conference on VLSI Design and 2021 20th\u00a0\u2026, 2021", "authors": ["I Alouani", "AB Khalifa", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3625730910964442621", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:D_tqNUsBuKoC", "title": "CLARINET: a RISC-V based framework for posit arithmetic empiricism", "published_by": "arXiv preprint arXiv:2006.00364, 2020", "authors": ["N Sharma", "R Jain", "M Mohan", "S Patkar", "R Leupers", "N Rishiyur", "F Merchant"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18340556257910009754", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:v6i8RKmR8ToC", "title": "Fast SystemC processor models with unicorn", "published_by": "Proceedings of the Rapid Simulation and Performance Evaluation: Methods and\u00a0\u2026, 2019", "authors": ["L J\u00fcnger", "JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16056713135967889484", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:HtEfBTGE9r8C", "title": "Efficiency enablers of lightweight SDR for MIMO baseband processing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (2), 567-577, 2015", "authors": ["D Guenther", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1022148525748814611", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:2tRrZ1ZAMYUC", "title": "Direct FPGA-based power profiling for a RISC processor", "published_by": "2015 IEEE International Instrumentation and Measurement Technology\u00a0\u2026, 2015", "authors": ["C Cernazanu-Glavan", "M Marcu", "A Amaricai", "S Fedeac", "M Ghenea", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5421676695460495899", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:5icHVeHT4IsC", "title": "SWAT: Assertion-based debugging of concurrency issues at system level", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 600-605, 2015", "authors": ["LG Murillo", "RL B\u00fccs", "D Hincapie", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16348628940649580747", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Dip1O2bNi0gC", "title": "Improving esl power models using switching activity information from timed functional models", "published_by": "Proceedings of the 17th International Workshop on Software and Compilers for\u00a0\u2026, 2014", "authors": ["S Sch\u00fcrmans", "D Zhang", "R Leupers", "G Ascheid", "X Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6328612487491767426", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:FsLZdJ3BAzkC", "title": "Programming heterogeneous mpsocs: Tool flows to close the software productivity gap", "published_by": "(No Title), 2013", "authors": ["J Castrillon Mazo", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16501717000314852497", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:eflP2zaiRacC", "title": "A workbench for analytical and simulation based design space exploration of software defined radios", "published_by": "2009 22nd International Conference on VLSI Design, 281-286, 2009", "authors": ["T Kempf", "S Wallentowitz", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8069562201312839506", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Y5dfb0dijaUC", "title": "Automatic generation of JTAG interface and debug mechanism for ASIPs", "published_by": "GSPx, 2004. Proceedings, 2004", "authors": ["O Schliebusch", "D Kammler", "A Chattopadhyay", "R Leupers", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13310873444045251298", "cited_by": 7.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:5ugPr518TE4C", "title": "High-level control flow transformations for performance improvement of address-dominated multimedia applications", "published_by": "Proceedings of the 11th Workshop on Synthesis and System Integration of\u00a0\u2026, 2003", "authors": ["H Falk", "C Ghez", "M Miranda", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11943989929266177183", "cited_by": 7.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:sSrBHYA8nusC", "title": "Retargetable compilers for embedded DSPs", "published_by": "7th European Multimedia, Microprocessor Systems and Electronic Commerce\u00a0\u2026, 1997", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5938951646450776686", "cited_by": 7.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:YTuZlYwrTOUC", "title": "Neurovp: A system-level virtual platform for integration of neuromorphic accelerators", "published_by": "2021 IEEE 34th International System-on-Chip Conference (SOCC), 236-241, 2021", "authors": ["M Galicia", "A BanaGozar", "K Sturm", "F Staudigl", "S Stuijk", "H Corporaal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2473835185746412820", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:unp9ATQDT5gC", "title": "Amaix: a generic analytical model for deep learning accelerators", "published_by": "International Conference on Embedded Computer Systems, 36-51, 2020", "authors": ["L J\u00fcnger", "N Zurstra\u00dfen", "T Kogel", "H Keding", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=614687122260519385", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:AXkvAH5U_nMC", "title": "Towards parallelism extraction for heterogeneous multicore android devices", "published_by": "International Journal of Parallel Programming 45, 1592-1624, 2017", "authors": ["MA Aguilar", "JF Eusse", "P Ray", "R Leupers", "G Ascheid", "W Sheng", "P Sharma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7355871553871721599", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:nRpfm8aw39MC", "title": "Design and synthesis of reconfigurable control-flow structures for CGRA", "published_by": "2015 International Conference on ReConFigurable Computing and FPGAs\u00a0\u2026, 2015", "authors": ["ZE Rakossy", "A Acosta-Aponte", "TG Noll", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15385046118244671722", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:FiytvqdAVhgC", "title": "Unified identification of multiple forms of parallelism in embedded applications", "published_by": "2015 International Conference on Parallel Architecture and Compilation (PACT\u00a0\u2026, 2015", "authors": ["MA Aguilar", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8575912011789575760", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:4vMrXwiscB8C", "title": "Optimized buffer allocation in multicore platforms", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["M Odendahl", "A Goens", "R Leupers", "G Ascheid", "B Ries", "B Vocking", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12661488072563245109", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:SdhP9T11ey4C", "title": "Software migration for parallel execution on a multicore tablet: A case study", "published_by": "2013 IEEE 7th International Symposium on Embedded Multicore Socs, 1-6, 2013", "authors": ["W Sheng", "P Szymanski", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6520850193096079520", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:5awf1xo2G04C", "title": "Optimized communication architecture of MPSoCs with a hardware scheduler: A system-level analysis", "published_by": "Adoption and Optimization of Embedded and Real-Time Communication Systems\u00a0\u2026, 2013", "authors": ["D Zhang", "H Zhang", "J Castrillon", "T Kempf", "B Vanthournout", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10374276896154740349", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:AXPGKjj_ei8C", "title": "Cause and effect of nondeterministic behavior in sequential and parallel SystemC simulators", "published_by": "2012 IEEE International High Level Design Validation and Test Workshop\u00a0\u2026, 2012", "authors": ["C Schumacher", "JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10126666654203968723", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:olpn-zPbct0C", "title": "A next generation digital signal processor for European space missions", "published_by": "2012 IEEE First AESS European Conference on Satellite Telecommunications\u00a0\u2026, 2012", "authors": ["M Odendahl", "S Yakoushkin", "R Leupers", "W Errico", "M Donati", "L Fanucci"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1530204586091401170", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:q3oQSFYPqjQC", "title": "Automated code generation of streaming applications for C6000 multicore DSPs", "published_by": "2012 5th European DSP Education and Research Conference (EDERC), 221-224, 2012", "authors": ["M Odendahl", "W Sheng", "M Aguilar", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11661696237818101120", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:_B80troHkn4C", "title": "Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 7 (4), 1-31, 2008", "authors": ["A Chattopadhyay", "H Ishebabi", "X Chen", "Z Rakosi", "K Karuri", "D Kammler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17606253864970461583", "cited_by": 6.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:LPZeul_q3PIC", "title": "Fine grained application profiling for guiding application specific instruction set processors (asips) design", "published_by": "Master Thesis, 2004, Aachen University, 2004", "authors": ["MA Al Faruque", "K Karuri", "S Kowalewski", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10323270653742756032", "cited_by": 6.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:wbdj-CoPYUoC", "title": "A fast simulator and debugger for a network processor", "published_by": "Proc. of Embedded Intelligence Conference, 2002", "authors": ["J Wagner", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5779261368139188842", "cited_by": 6.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:5Ul4iDaHHb8C", "title": "Methods for retargetable DSP code generation", "published_by": "Proceedings of 1994 IEEE Workshop on VLSI Signal Processing, 127-136, 1994", "authors": ["R Leupers", "R Niemann", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8391857386961549898", "cited_by": 6.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:-6RzNnnwWf8C", "title": "ARM-on-ARM: leveraging virtualization extensions for fast virtual platforms", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2020", "authors": ["L J\u00fcnger", "JLM B\u00f6lke", "S Tobies", "R Leupers", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14247924797740087673", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:-DxkuPiZhfEC", "title": "A critical evaluation of the paradigm shift in the design of logic encryption algorithms", "published_by": "2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 1-4, 2019", "authors": ["D \u0160i\u0161ejkovi\u0107", "F Merchant", "R Leupers", "G Ascheid", "V Kiefer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13700266983470115200", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:rbm3iO8VlycC", "title": "Efficient sporadic task handling in parallel autosar applications using runnable migration", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["M Copic", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11855862493181834938", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:2v_ZtQDX9iAC", "title": "Applying modified householder transform to kalman filter", "published_by": "2019 32nd International Conference on VLSI Design and 2019 18th\u00a0\u2026, 2019", "authors": ["F Merchant", "T Vatwani", "A Chattopadhyay", "S Raha", "SK Nandy", "R Narayan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3709622078420723368", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:ziOE8S1-AIUC", "title": "ESL black box power estimation: automatic calibration for IEEE UPF 3.0 power models", "published_by": "Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance\u00a0\u2026, 2018", "authors": ["G Onnebrink", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2614709914940142998", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:uWiczbcajpAC", "title": "Deferred execution in a multi-thread safe system level modeling simulation", "published_by": "US Patent 9,075,666, 2015", "authors": ["JMJ Janssen", "TH Gr\u00f6tker", "C Schumacher", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1727047537602257963", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:epqYDVWIO7EC", "title": "A novel class of linear mimo detectors with boosted communications performance: Algorithm and vlsi architecture", "published_by": "2014 IEEE Computer Society Annual Symposium on VLSI, 41-47, 2014", "authors": ["D Auras", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1397314872769803392", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:GFxP56DSvIMC", "title": "Instruction-set architecture simulation techniques using just in time compilation", "published_by": "US Patent 8,554,535, 2013", "authors": ["A Nohl", "G Braun", "A Hoffmann", "O Schliebusch", "R Leupers", "H Myer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15288334898803287796", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:LjlpjdlvIbIC", "title": "Fifo exploration in mapping streaming applications onto the ti omap3530 platform: Case study and optimizations", "published_by": "2012 IEEE 6th International Symposium on Embedded Multicore SoCs, 51-58, 2012", "authors": ["W Sheng", "A Wiebe", "A Stulova", "R Leupers", "B Kienhuis", "J Walters", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13621872941459343614", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:WA5NYHcadZ8C", "title": "Programming MPSoC platforms: Road works ahead!", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1584-1589, 2009", "authors": ["R Leupers", "A Vajda", "M Bekooij", "S Ha", "R Domer", "A Nohl"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7348753445187915431", "cited_by": 5.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:VOx2b1Wkg3QC", "title": "An integrated performance estimation approach in a hybrid simulation framework", "published_by": "Proceedings of the 4th Annual Workshop on Modeling, Benchmarking and\u00a0\u2026, 2008", "authors": ["L Gao", "S Kraemer", "K Karuri", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1126521430876957888", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:1qzjygNMrQYC", "title": "Application specific processors for flexible receivers", "published_by": "Proc. of National Symposium of Radio Science (URSI), 2005", "authors": ["O Schliebusch", "G Ascheid", "A Wieferink", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1945766477686251847", "cited_by": 5.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:mvPsJ3kp5DgC", "title": "Toolumgebung f ur plattformbasierte DSPs der nachsten Generation", "published_by": "DSP Deutschland, 1999", "authors": ["MH Weiss", "GP Fettweis", "AG Systemonic", "A Waldschl\u00f6\u00dfchen", "M Lorenz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12482053069112662261", "cited_by": 5.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:tkaPQYYpVKoC", "title": "Instruction-Set Extraction", "published_by": "Retargetable Code Generation for Digital Signal Processors, 45-83, 1997", "authors": ["R Leupers", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15647143875447495960", "cited_by": 5.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:KS-xo-ZNxMsC", "title": "ZuSE Ki-Avf: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["GB Thieu", "S Gesper", "G Pay\u00e1-Vay\u00e1", "C Riggers", "O Renke", "T Fiedler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9873807499843181342", "cited_by": 4.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:lYAcb2jw7qUC", "title": "Designing ML-resilient locking at register-transfer level", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 769-774, 2022", "authors": ["D Sisejkovic", "L Collini", "B Tan", "C Pilato", "R Karri", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3403331136412184349", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Ic1VZgkJnDsC", "title": "X-fault: Impact of faults on binary neural networks in memristor-crossbar arrays with logic-in-memory computation", "published_by": "2022 IEEE 4th International Conference on Artificial Intelligence Circuits\u00a0\u2026, 2022", "authors": ["F Staudigl", "KJX Sturm", "M Bartel", "T Fetz", "D Sisejkovic", "JM Joseph", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9762191945821658282", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:7Frjd3zlGBUC", "title": "Designing trustworthy hardware with logic locking", "published_by": "Lehrstuhl f\u00fcr Software f\u00fcr Systeme auf Silizium, 2022", "authors": ["D Sisejkovic", "M Krsti\u0107", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8639535006512981978", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:ZqE1mSdD_DYC", "title": "Architecture, dataflow and physical design implications of 3D-ICs for DNN-accelerators", "published_by": "2021 22nd International Symposium on Quality Electronic Design (ISQED), 60-66, 2021", "authors": ["JM Joseph", "A Samajdar", "L Zhu", "R Leupers", "SK Lim", "T Pionteck", "T Krishna"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13595886162021651120", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:KWzIFqRkAKkC", "title": "Andromeda: An fpga based risc-v mpsoc exploration framework", "published_by": "2021 34th International Conference on VLSI Design and 2021 20th\u00a0\u2026, 2021", "authors": ["F Merchant", "D Sisejkovic", "LM Reimann", "K Yasotharan", "T Grass", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1074654176567336417", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:hGdtkIFZdKAC", "title": "Nano security: From nano-electronics to secure systems", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["I Polian", "F Altmann", "T Arul", "C Boit", "R Brederlow", "L Davi", "R Drechsler", "N Du", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10008180817418130393", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:z6xuaG2dYH0C", "title": "Dataflow aware mapping of convolutional neural networks onto many-core platforms with network-on-chip interconnect", "published_by": "arXiv preprint arXiv:2006.12274, 2020", "authors": ["A Bytyn", "R Ahlsdorf", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4083633238953753657", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:g5Ck-dwhA_QC", "title": "A systematic approach for acceleration of matrix-vector operations in CGRA through algorithm-architecture co-design", "published_by": "2019 32nd International Conference on VLSI Design and 2019 18th\u00a0\u2026, 2019", "authors": ["F Merchant", "T Vatwani", "A Chattopadhyay", "S Raha", "SK Nandy", "R Narayan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17680025902910775286", "cited_by": 4.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:pS0ncopqnHgC", "title": "Multi-scale code generation for simulation-driven rapid ADAS prototyping: the SMELT approach", "published_by": "2018 IEEE International Conference on Vehicular Electronics and Safety\u00a0\u2026, 2018", "authors": ["RL B\u00fccs", "M Heistermann", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16033899067276330533", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:SGW5VrABaM0C", "title": "VLSI implementation of channel estimation for millimeter wave beamforming training", "published_by": "2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2018", "authors": ["S Birke", "WJ Chen", "G Wang", "D Auras", "CA Shen", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13694263365881803380", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:6_hjMsCP8ZoC", "title": "A flexible mcmc detector asic", "published_by": "2016 International SoC Design Conference (ISOCC), 285-286, 2016", "authors": ["D Auras", "S Birke", "T Piwczyk", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5173731481706292809", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:v1_lew4L6wgC", "title": "Enhanced GPU resource utilization through fairness-aware task scheduling", "published_by": "2015 IEEE Trustcom/BigDataSE/ISPA 3, 45-52, 2015", "authors": ["A Tarakji", "A Gladis", "T Anwar", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13300610740303722507", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Bg7qf7VwUHIC", "title": "Deterministic event-based control of Virtual Platforms for MPSoC software debugging", "published_by": "2015 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2015", "authors": ["LG Murillo", "RL Buecs", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12291213803179986750", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:a3BOlSfXSfwC", "title": "Energy-efficiency of floating-point and fixed-point SIMD cores for MIMO processing systems", "published_by": "2014 International Symposium on System-on-Chip (SoC), 1-7, 2014", "authors": ["D G\u00fcnther", "A Bytyn", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14065279197981741311", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:dTyEYWd-f8wC", "title": "Mapping of MIMO receiver algorithms onto application-specific multi-core platforms", "published_by": "ISWCS 2013; The Tenth International Symposium on Wireless Communication\u00a0\u2026, 2013", "authors": ["D G\u00fcnther", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1877777800720889716", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:bz8QjSJIRt4C", "title": "A primer on ISA customization", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8706423200941097252", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:JQOojiI6XY0C", "title": "Software compilation techniques for MPSoCs", "published_by": "Handbook of Signal Processing Systems, 639-678, 2010", "authors": ["R Leupers", "W Sheng", "J Castrillon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15458443647789179628", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:SjuI4pbJlxcC", "title": "From Pr\u00eat-\u00e1 Porter to Tailor-Made", "published_by": "Customizable Embedded Processors, 3-9, 2007", "authors": ["P Ienne", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15072042113052187171", "cited_by": 4.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:WqliGbK-hY8C", "title": "Instruction set customization of application specific processors for network processing: a case study", "published_by": "2005 IEEE International Conference on Application-Specific Systems\u00a0\u2026, 2005", "authors": ["M Mostafizur", "R Mozumdar", "K Karuri", "A Chattopadhyay", "S Kraemer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13538484781699434308", "cited_by": 4.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:hNSvKAmkeYkC", "title": "Logic Locking: A Practical Approach to Secure Hardware", "published_by": "Springer Nature, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5012450212130835484", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:nqdriD65xNoC", "title": "phgen: A ph-based key generation mechanism using isfets", "published_by": "2022 IEEE International Symposium on Hardware Oriented Security and Trust\u00a0\u2026, 2022", "authors": ["E Moussavi", "D Sisejkovic", "F Brings", "D Kizatov", "A Singh", "XT Vu", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5276743468907801286", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:ghEM2AJqZyQC", "title": "Combined mpsoc task mapping and memory optimization for low-power", "published_by": "2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 121-124, 2019", "authors": ["M Strobel", "G F\u00fchr", "M Radetzki", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11436042808218942665", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:L_l9e5I586QC", "title": "Protecting the integrity of processor cores with logic encryption", "published_by": "2019 32nd IEEE International System-on-Chip Conference (SOCC), 424-425, 2019", "authors": ["D \u015ci\u015dejkovi\u0107", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2388484011549680302", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:HtS1dXgVpQUC", "title": "Guarded memory access in a multi-thread safe system level modeling simulation", "published_by": "US Patent 9,817,771, 2017", "authors": ["JMJ Janssen", "TH Gr\u00f6tker", "C Schumacher", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18024896870218377975", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:oi2SiIJ9l4AC", "title": "Multi-level vehicle dynamics modeling and export for ADAS prototyping in a 3D driving environment", "published_by": "2017 IEEE 20th International Conference on Intelligent Transportation\u00a0\u2026, 2017", "authors": ["RL B\u00fccs", "JSR Aristiz\u00e1bal", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10441082236904518692", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:ce2CqMG-AY4C", "title": "VLSI implementation of LS-SVM training and classification using entropy based subset-selection", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["A Bytyn", "J Springer", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5357885943566976399", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:NDuN12AVoxsC", "title": "Schedule-aware loop parallelization for embedded mpsocs by exploiting parallel slack", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["MA Aguilar", "R Leupers", "G Ascheid", "N Kavvadias", "L Fitzpatrick"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4121131650666632285", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:rHJHxKgnXwkC", "title": "Orvd-trellis based mimo detection", "published_by": "2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), 1-4, 2016", "authors": ["D Auras", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12796308327990701326", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:j7_hQOaDUrUC", "title": "Compiler retargeting based on instruction semantic models", "published_by": "US Patent 9,280,326, 2016", "authors": ["G Braun", "A Hoffmann", "V Greive", "R Leupers", "J Ceng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15224648514517606702", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:VaXvl8Fpj5cC", "title": "Low-cost hardware infrastructure for runtime thread level energy accounting", "published_by": "Architecture of Computing Systems\u2013ARCS 2016: 29th International Conference\u00a0\u2026, 2016", "authors": ["M Marcu", "O Boncalo", "M Ghenea", "A Amaricai", "J Weinstock", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10423020694338625491", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:U4n9YNQMCAIC", "title": "Extraction of kahn process networks from while loops in embedded software", "published_by": "2015 IEEE 17th International Conference on High Performance Computing and\u00a0\u2026, 2015", "authors": ["MA Aguilar", "JF Eusse", "R Leupers", "G Ascheid", "M Odendahl"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=187100775823265051", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:PVgj2kMGcgYC", "title": "A toolflow for parallelization of embedded software in multicore DSP platforms", "published_by": "Proceedings of the 18th International Workshop on Software and Compilers for\u00a0\u2026, 2015", "authors": ["MA Aguilar", "R Leupers", "G Ascheid", "N Kavvadias"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17385479481949917246", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:uc_IGeMz5qoC", "title": "Application-specific architecture exploration based on processor-agnostic performance estimation", "published_by": "Proceedings of the 18th International Workshop on Software and Compilers for\u00a0\u2026, 2015", "authors": ["JF Eusse", "LG Murillo", "C McGirr", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=774686682343883224", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:4xDN1ZYqzskC", "title": "VLSI implementation of linear MIMO detection with boosted communications performance", "published_by": "Proceedings of the 24th edition of the great lakes symposium on VLSI, 71-72, 2014", "authors": ["D Auras", "D Rieth", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17444291731296803273", "cited_by": 3.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:evX43VCCuoAC", "title": "Technology transfer towards Horizon 2020", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-1, 2014", "authors": ["R Leupers", "M Roodzant", "J Stahl", "L Fanucci", "A Cohen", "B Janson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16328982233971469069", "cited_by": 3.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:GtLg2Ama23sC", "title": "Efficient implementation of application-aware spinlock control in MPSoCs", "published_by": "International Journal of Embedded and Real-Time Communication Systems\u00a0\u2026, 2013", "authors": ["D Zhang", "L Lu", "J Castrillon", "T Kempf", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9049279731370005685", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:q-HalDI95KYC", "title": "DSPACE: a new space DSP development", "published_by": "DASIA 2012-DAta Systems In Aerospace 701, 53, 2012", "authors": ["W Errico", "A Colonna", "G Piscopiello", "P Tosi", "B Bacci", "V Pii", "L Fanucci", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3755669860073265042", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:W5xh706n7nkC", "title": "Hybrid simulation for extensible processor cores", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 288-291, 2012", "authors": ["J Jovic", "S Yakoushkin", "L Murillo", "J Eusse", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6848551280704294476", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:1yQoGdGgb4wC", "title": "A retargetable framework for compiler/architecture co-development", "published_by": "Design Automation for Embedded Systems 15, 311-342, 2011", "authors": ["H Scharwaechter", "D Kammler", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15200936235417741897", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:PR6Y55bgFSsC", "title": "Debugging concurrent mpsoc software with bug pattern descriptions", "published_by": "S4D, 4, 2011", "authors": ["L Murillo", "W Zhou", "J Eusse", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15480171327856760036", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:N5tVd3kTz84C", "title": "Pre-and post-fabrication architecture exploration for partially reconfigurable VLIW processors", "published_by": "18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP'07\u00a0\u2026, 2007", "authors": ["A Chattopadhyay", "Z Rakosi", "K Karuri", "D Kammler", "R Leupers", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14847206679240120642", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:t6usbXjVLHcC", "title": "Optimierende Compiler f ur DSPs: Was ist verf ugbar?", "published_by": "DSP Deutschland 97, 1998", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11956036310617721535", "cited_by": 3.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:SeFeTyx0c_EC", "title": "Microcode Generation for flexible parallel target architectures", "published_by": "IFIP PACT, 247-256, 1994", "authors": ["R Leupers", "W Schenk", "P Marwedel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13113758533363023232", "cited_by": 3.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:M0leSnx2MbUC", "title": "Quantitative Information Flow for Hardware: Advancing the Attack Landscape", "published_by": "2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS), 1-4, 2023", "authors": ["LM Reimann", "S Erd\u00f6nmez", "D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11016115033797374570", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:Vr2j17o0sqMC", "title": "Fault Injection in Native Logic-in-Memory Computation on Neuromorphic Hardware", "published_by": "arXiv preprint arXiv:2302.07655, 2023", "authors": ["F Staudigl", "T Fetz", "R Pelke", "D Sisejkovic", "JM Joseph", "LB P\u00f6hls", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4128110090892507853", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:pYKElYtJMmwC", "title": "CLARINET: A quire-enabled RISC-V-based framework for posit arithmetic empiricism", "published_by": "Journal of Systems Architecture 135, 102801, 2023", "authors": ["NN Sharma", "R Jain", "MM Pokkuluri", "SB Patkar", "R Leupers", "RS Nikhil", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13836300663121305347", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:m92CDrhVnKEC", "title": "Pa-puf: A novel priority arbiter puf", "published_by": "2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration\u00a0\u2026, 2022", "authors": ["S Singh", "S Bodapati", "S Patkar", "R Leupers", "A Chattopadhyay", "F Merchant"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=418762001899895168", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:9DLIHnF0jcYC", "title": "Working Principle and Attack Scenarios", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 27-34, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5382424032460041769", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:LK8CI43ZvvMC", "title": "A parallel systemc virtual platform for neuromorphic architectures", "published_by": "2022 23rd International Symposium on Quality Electronic Design (ISQED), 1-6, 2022", "authors": ["M Galicia", "F Merchant", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16524147103925146971", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:oPLKW5k6eA4C", "title": "NEWROMAP: mapping CNNs to NoC-interconnected self-contained data-flow accelerators for edge-AI", "published_by": "Proceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip\u00a0\u2026, 2021", "authors": ["JM Joseph", "MS Baloglu", "Y Pan", "R Leupers", "L Bamberg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6267376733216968816", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=200&pagesize=100&citation_for_view=f57N-_oAAAAJ:nPT8s1NX_-sC", "title": "Trustworthy hardware design with logic locking", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8077700610411116087", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:hQUaER0FWQ4C", "title": "Runnable configuration in mixed classic/adaptive autosar systems by leveraging nondeterminism", "published_by": "2021 24th Euromicro Conference on Digital System Design (DSD), 418-425, 2021", "authors": ["M Copic", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16665580517167566701", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:Zh0EY9V9P6UC", "title": "Optimizing Temporal Decoupling using Event Relevance", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["L J\u00fcnger", "C Bianco", "K Niederholtmeyer", "D Petras", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2016247367142122606", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:CNPyR2KL9-0C", "title": "Modelling machine learning components for mapping and scheduling of Autosar runnables", "published_by": "2020 IEEE 31st International Symposium on Software Reliability Engineering\u00a0\u2026, 2020", "authors": ["M Copic", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3310041241600599961", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:wE-fMHVdjMkC", "title": "Multi-objective optimisation of software application mappings on heterogeneous MPSoCs: TONPET versus R2-EMOA", "published_by": "Integration 69, 50-61, 2019", "authors": ["G F\u00fchr", "A Hallawa", "R Leupers", "G Ascheid", "JF Eusse"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14985358798751234609", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:kw52XkFRtyQC", "title": "Processor modeling and design tools", "published_by": "EDA for IC System Design, Verification, and Testing, 8-1-8-21, 2018", "authors": ["P Mishra", "N Dutt"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13248359392743358290", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:eO3_k5sD8BwC", "title": "AMVP-a high performance virtual platform using parallel SystemC for multicore ARM architectures: work-in-progress", "published_by": "Proceedings of the International Conference on Hardware/Software Codesign\u00a0\u2026, 2018", "authors": ["JH Weinstock", "RL B\u00fccs", "F Walbroel", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14388716431738013795", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:BrOSOlqYqPUC", "title": "Reducing the computational complexity of orvd-trellis search based mimo detection", "published_by": "2018 International Conference on Computing, Networking and Communications\u00a0\u2026, 2018", "authors": ["D Auras", "S Birke", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12836804943678010271", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:O0nohqN1r9EC", "title": "Multi-grained performance estimation for MPSoC compilers: work-in-progress", "published_by": "Proceedings of the 2017 International Conference on Compilers, Architectures\u00a0\u2026, 2017", "authors": ["MA Aguilar", "A Aggarwal", "A Shaheen", "R Leupers", "G Ascheid", "J Castrillon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16742710286752354617", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:WAzi4Gm8nLoC", "title": "Extraction of recursion level parallelism for embedded multicore systems", "published_by": "2017 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2017", "authors": ["MA Aguilar", "R Leupers", "G Ascheid", "JF Eusse"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15192885864644327728", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:QyXJ3EUuO1IC", "title": "Accelerating MPSoC Simulation Using Parallel SystemC and Processor Sleep Models", "published_by": "Proceedings of the 9th Workshop on Rapid Simulation and Performance\u00a0\u2026, 2017", "authors": ["JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6383683247106435864", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:CdxZDUztZiMC", "title": "MPSoC software debugging on virtual platforms via execution control with event graphs", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 16 (1), 1-25, 2016", "authors": ["LG Murillo", "RL B\u00fccs", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15054105801200569656", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:Dem6FJhTUoYC", "title": "Concurrent memory subsystem and application optimization for ASIP design", "published_by": "2016 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2016", "authors": ["JF Eusse", "F Fernandez", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6165493756057659295", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ODE9OILHJdcC", "title": "Direct memory interface access in a multi-thread safe system level modeling simulation", "published_by": "US Patent 9,201,708, 2015", "authors": ["JMJ Janssen", "TH Gr\u00f6tker", "C Schumacher", "D Petras", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13432654227187262586", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:1lhNe0rCu4AC", "title": "A parallel MCMC-Based MIMO detector: VLSI design and algorithm", "published_by": "VLSI-SoC: Internet of Things Foundations: 22nd IFIP WG 10.5/IEEE\u00a0\u2026, 2015", "authors": ["D Auras", "U Deidersen", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10677623619868800435", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:bKqednn6t2AC", "title": "System-Level Analysis of MPSoCs with a Hardware Scheduler", "published_by": "Advancing Embedded Systems and Real-Time Communications with Emerging\u00a0\u2026, 2014", "authors": ["D Zhang", "J Castrillon", "S Sch\u00fcrmans", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5623813711799872202", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:mKu_rENv82IC", "title": "DSPACE hardware architecture for on-board real-time image/video processing in European space missions", "published_by": "Real-Time Image and Video Processing 2013 8656, 100-107, 2013", "authors": ["S Saponara", "M Donati", "L Fanucci", "M Odendahl", "R Leupers", "W Errico"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5695684656591815996", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:oNZyr7d5Mn4C", "title": "Just-in-Time Verification in ADL-based processor design", "published_by": "2012 International Conference on Embedded Computer Systems (SAMOS), 1-6, 2012", "authors": ["D Auras", "A Minwegen", "U Deidersen", "S Schurmans", "G Ascheid", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5486678902656565703", "cited_by": 2.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:OR75R8vi5nAC", "title": "Checkpointing SystemC-based virtual platforms", "published_by": "International Journal of Embedded and Real-Time Communication Systems\u00a0\u2026, 2011", "authors": ["S Kraemer", "R Leupers", "D Petras", "T Philipp", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14132477326851216539", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:Fu2w8maKXqMC", "title": "Principles of design space exploration", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 23-47, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6934020408048453426", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:tKAzc9rXhukC", "title": "Power-efficient Instruction Encoding Optimization for Various Architecture Classes.", "published_by": "J. Comput. 3 (3), 25-38, 2008", "authors": ["D Zhang", "A Chattopadhyay", "D Kammler", "EM Witte", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10610535202459261036", "cited_by": 2.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ZuybSZzF8UAC", "title": "From ASIP to MPSoC", "published_by": "International Conference on Computer as a Tool, 2007, 2007", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15078671793234217927", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:JoZmwDi-zQgC", "title": "An interprocedural code optimization technique for network processors using hardware multi-threading support", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["H Scharwaechter", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=417979844935211954", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:kzcrU_BdoSEC", "title": "SCHNELLER CODE STATT SCHNELLE COMPILER: NEUARTIGE CODE-OPTIMIERUNGEN FUR DIGITALE SIGNALPROZESSOREN", "published_by": "Elektronik 48 (22), 1999", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7701421786429396832", "cited_by": 2.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:n3vGvpFsckwC", "title": "Attacks and Schemes", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 35-51, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=403054065548659397", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:1r-w4gtu6w8C", "title": "Processor Integrity Protection", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 87-113, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10228154665932953135", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:R-LXmdHK_14C", "title": "Security Metrics: One Problem, Many Dimensions", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 53-70, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16312434968805707834", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:qmtmRrLr0tkC", "title": "Hardware Trojans", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 13-24, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6561474965702098309", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:hvmnpdAuIbkC", "title": "Software Compilation and Optimization Techniques for Heterogeneous Multicore Platforms", "published_by": "Multi-Processor System-on-Chip 2: Applications, 203, 2021", "authors": ["W Sheng", "J Castrillon", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3797616091714051872", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:-uzm3Y7AvW0C", "title": "Bridging the Frequency Gap in Heterogeneous 3D SoCs through Technology-Specific NoC Router Architectures", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["JM Joseph", "L Bamberg", "G Jeong", "RT Chien", "R Leupers", "A Gar\u00eda-Ortiz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9309809916729641240", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:__bU50VfleQC", "title": "3D optimisation of software application mappings on heterogeneous MPSoCs", "published_by": "International Conference on Architecture of Computing Systems, 56-68, 2020", "authors": ["G F\u00fchr", "A Hallawa", "R Leupers", "G Ascheid", "JF Eusse"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9935736270328448095", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:kJDgFkosVoMC", "title": "Reducing idle time in event-triggered software execution via runnable migration and DPM-Aware scheduling", "published_by": "Integration 70, 10-20, 2020", "authors": ["M Copic", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12361910943485507159", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:8dzOF9BpDQoC", "title": "Multi-scale multi-domain co-simulation for rapid prototyping of advanced driver assistance systems", "published_by": "Dissertation, Rheinisch-Westf\u00e4lische Technische Hochschule Aachen, 2019, 2019", "authors": ["RL B\u00fccs"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9362744865887825728", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:rTD5ala9j4wC", "title": "Work-in-Progress: AMVP-A High Performance Virtual Platform using Parallel SystemC for Multicore ARM Architectures", "published_by": "2018 International Conference on Hardware/Software Codesign and System\u00a0\u2026, 2018", "authors": ["JH Weinstock", "RL B\u00fccs", "F Walbroel", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18110037596691788610", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:G1UMdFYMoxkC", "title": "Parallel SystemC simulation for electronic system level design", "published_by": "Dissertation, RWTH Aachen University, 2018, 2018", "authors": ["JH Weinstock"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15706661687757681985", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:kF1pexMAQbMC", "title": "Ohex: Os-aware hybridization techniques for accelerating mpsoc full-system simulation", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 281-284, 2018", "authors": ["RL B\u00fccs", "M Fricke", "R Leupers", "G Ascheid", "S Tobies", "A Hoffmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18124402659028103352", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:X9ykpCP0fEIC", "title": "A Multi-domain Co-simulation Ecosystem for Fully Virtual Rapid ADAS Prototyping.", "published_by": "SMARTGREENS/VEHITS (Selected Papers), 181-201, 2018", "authors": ["RL B\u00fccs", "P Lakshman", "JH Weinstock", "F Walbroel", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4192184227408143019,17779677778969785274", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:An6A6Jpfc1oC", "title": "Work-in-progress: multi-grained performance estimation for MPSoC compilers", "published_by": "2017 International Conference on Compilers, Architectures and Synthesis For\u00a0\u2026, 2017", "authors": ["MA Aguilar", "A Aggarwal", "A Shaheen", "R Leupers", "G Ascheid", "J Castrillon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2746706422380631577", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:HJSXoJQnj-YC", "title": "Towards Effective Parallelization and Accelerator Offloading for Heterogeneous Multicore Embedded Systems", "published_by": "Proceedings of the 2016 International Summer School on Advanced Computer\u00a0\u2026, 2016", "authors": ["MA Aguilar", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18004842709172289530", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:WHdLCjDvYFkC", "title": "Mantissa-masking for energy-efficient floating-point LTE uplink MIMO baseband processing", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["D G\u00fcnther", "T Henriksson", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17923112286906187470", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:nZcligLrVowC", "title": "Modeling exclusive memory access for a time-decoupled parallel SystemC simulator", "published_by": "Proceedings of the 18th International Workshop on Software and Compilers for\u00a0\u2026, 2015", "authors": ["JH Weinstock", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14820584557140866866", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ALROH1vI_8AC", "title": "Buffer allocation based on-chip memory optimization for many-core platforms", "published_by": "2015 IEEE International Parallel and Distributed Processing Symposium\u00a0\u2026, 2015", "authors": ["M Odendahl", "A Goens", "R Leupers", "G Ascheid", "T Henriksson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10588510659069749736", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:L7CI7m0gUJcC", "title": "A comparative investigation of device-specific mechanisms for exploiting HPC accelerators", "published_by": "Proceedings of the 8th Workshop on General Purpose Processing using GPUs, 1-12, 2015", "authors": ["A Tarakji", "L B\u00f6rger", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3455602445948980676", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:b1wdh0AR-JQC", "title": "A heuristic for logical data buffer allocation in multicore platforms", "published_by": "2014 IEEE 33rd International Performance Computing and Communications\u00a0\u2026, 2014", "authors": ["B Ries", "W Unger", "M Odendahl", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4482394571512938931", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:SpbeaW3--B0C", "title": "A New Space Digital Signal Processor Design", "published_by": "Applications in Electronics Pervading Industry, Environment and Society, 51-60, 2014", "authors": ["M Donati", "S Saponara", "L Fanucci", "W Errico", "A Colonna", "G Piscopiello", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6012627798228625639", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:vbGhcppDl1QC", "title": "SCandal: SystemC Analysis for Nondeterminism Anomalies", "published_by": "Models, Methods, and Tools for Complex Chip Design: Selected Contributions\u00a0\u2026, 2014", "authors": ["JH Weinstock", "C Schumacher", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3109828173369640991", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:0KyAp5RtaNEC", "title": "Embedded Real-Time Application Prototyping Using a Hybrid Multiprocessing Platform", "published_by": "2013 IEEE 10th International Conference on High Performance Computing and\u00a0\u2026, 2013", "authors": ["W Sheng", "V Volevach", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=626474197492602860", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:2KloaMYe4IUC", "title": "Application-aware spinlock control using a hardware scheduler in MPSoC platforms", "published_by": "2012 International Symposium on System on Chip (SoC), 1-6, 2012", "authors": ["D Zhang", "L Lu", "J Castrillon", "T Kempf", "G Ascheid", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16118380525521885787", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:r_AWSJRzSzQC", "title": "Programming Heterogeneous MPSoCs using MAPS", "published_by": "First International Software Technology Exchange Workshop 2011, 2011", "authors": ["W Sheng", "J Castrillon", "A Stulova", "M Odendahl", "R Leupers", "G Ascheid"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1877781635298723933", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:_Re3VWB3Y0AC", "title": "System level MPSoC design: a bright future for compiler technology?", "published_by": "Proceedings of the 13th International Workshop on Software & Compilers for\u00a0\u2026, 2010", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15011312969385166404", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:hkOj_22Ku90C", "title": "Analytical and simulation-based design space exploration of software defined radios", "published_by": "International journal of parallel programming 38, 303-321, 2010", "authors": ["T Kempf", "S Wallentowitz", "G Ascheid", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1072752083563061320", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:uLbwQdceFCQC", "title": "Towards network centric development of embedded systems", "published_by": "2010 IEEE International Conference on Communications, 1-6, 2010", "authors": ["S Sch\u00fcrmans", "E Weing\u00e4rtner", "T Kempf", "G Ascheid", "K Wehrle", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4864211096219503252", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:-_dYPAW6P2MC", "title": "Automatic generation of memory interfaces", "published_by": "2009 International Symposium on System-on-Chip, 077-082, 2009", "authors": ["D Kammler", "B Bauwens", "EM Witte", "G Ascheid", "R Leupers", "H Meyr", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17016216853062536967", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:U_HPUtbDl20C", "title": "Retargetable code generation based on an architecture description language.", "published_by": "RWTH Aachen University, 2009", "authors": ["M Hohenauer", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1303774612208804123", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:4fGpz3EwCPoC", "title": "SOC Design Methodologies", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8910150220651505373", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:NJ774b8OgUMC", "title": "SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends", "published_by": "International Journal of Embedded Systems 3 (3), 109-118, 2008", "authors": ["A Wieferink", "T Kogel", "O Zerres", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7833136322545925898", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ILKRHgRFtOwC", "title": "Classification of platform elements", "published_by": "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3580130774446472832", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:9vf0nzSNQJEC", "title": "System level design principles", "published_by": "Integrated System-Level Modeling of Network-on-Chip Enabled Multi-processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4214519137332207276", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:tzM49s52ZIMC", "title": "Graph-Based code selection techniques for embedded systems", "published_by": "March, 2004", "authors": ["R Leupers", "S Bashford"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15801284315720992890", "cited_by": 1.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:_Ybze24A_UAC", "title": "SAMOS III--Architectures and Implementation-Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs", "published_by": "Lecture Notes in Computer Science 3133, 138-148, 2004", "authors": ["T Kogel", "M Doerper", "T Kempf", "A Wieferink", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5288928271028970727", "cited_by": 1.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:jSAVyFp_754C", "title": "Ausnutzung von Conditional Instructions in VLIW DSP-Compilern", "published_by": "Proceedings DSP Deutschland, 1998", "authors": ["R Leupers"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=988606569857514415", "cited_by": 1.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:Y0-TYkg6YM4C", "title": "Mapping of CNNs on multi-core RRAM-based CIM architectures", "published_by": "arXiv preprint arXiv:2309.03805, 2023", "authors": ["R Pelke", "N Bosbach", "J Cubero", "F Staudigl", "R Leupers", "JM Joseph"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:tz746QTLzJkC", "title": "parti-gem5: gem5's Timing Mode Parallelised", "published_by": "arXiv preprint arXiv:2308.09445, 2023", "authors": ["J Cubero-Cascante", "N Zurstra\u00dfen", "J N\u00f6ller", "R Leupers", "JM Joseph"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:7H_jS4BsgvYC", "title": "SoftFlow: Automated HW-SW Confidentiality Verification for Embedded Processors", "published_by": "arXiv preprint arXiv:2308.02694, 2023", "authors": ["LM Reimann", "J Wiesner", "D Sisejkovic", "F Merchant", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:L24QuVWYgZ0C", "title": "Work-in-Progress: A Universal Instrumentation Platform for Non-Volatile Memories", "published_by": "arXiv preprint arXiv:2308.02400, 2023", "authors": ["F Staudigl", "M Hossein", "T Ziegler", "HA Indari", "R Pelke", "S Siegel", "DJ Wouters", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:In6cVmBjs0IC", "title": "\" S3cure\": Scramble, Shuffle and Shambles-Secure Deployment of Weight Matrices in Memristor Crossbar Arrays", "published_by": "Proceedings of the 2023 International Conference on Neuromorphic Systems, 1-8, 2023", "authors": ["ME Galicia", "IJ Osman", "C Owusu-Afriyie", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:9NZAP19TdFAC", "title": "Frequency and noise characterization for baseband signal processing on neuromorphic circuits", "published_by": "2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023", "authors": ["M Galicia", "L Happek", "M Balzer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:W2uZP3ddy8sC", "title": "2023ECOSYSTEM FOR TRUSTWORTHY IT", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:oTdOBqtIf_kC", "title": "Compilation et optimisation pour plates-formes multic\u0153urs h\u00e9t\u00e9rog\u00e8nes", "published_by": "Syst\u00e8mes multiprocesseurs sur puce 2: Applications, 251, 2023", "authors": ["W SHENG", "J CASTRILLON", "R LEUPERS"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:xm0LlTxljI0C", "title": "par-gem5: Parallelizing gem5's Atomic Mode", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["N Zurstra\u00dfen", "J Cubero-Cascante", "JM Joseph", "L Yichao", "X Xinghua", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:_tF6a-HnqWAC", "title": "Gate Camouflaging Using Reconfigurable ISFET-Based Threshold Voltage Defined Logic", "published_by": "arXiv preprint arXiv:2304.05686, 2023", "authors": ["E Moussavi", "A Singh", "D Sisejkovic", "AP Kumar", "D Kizatov", "S Ingebrandt", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:orDZ08hpP44C", "title": "Automated Information Flow Analysis for Integrated Computing-in-Memory Modules", "published_by": "arXiv preprint arXiv:2304.05682, 2023", "authors": ["LM Reimann", "F Staudigl", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:Azgs6IHzeyYC", "title": "A Holistic Fault Injection Platform for Neuromorphic Hardware", "published_by": "2023 IEEE 24th Latin American Test Symposium (LATS), 1-6, 2023", "authors": ["F Staudigl", "T Fetz", "R Pelke", "D Sisejkovic", "JM Joseph", "LB P\u00f6hls", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ndLnGcHYRF0C", "title": "Entropy-Based Analysis of Benchmarks for Instruction Set Simulators", "published_by": "Proceedings of the DroneSE and RAPIDO: System Engineering for constrained\u00a0\u2026, 2023", "authors": ["N Bosbach", "L J\u00fcnger", "R Pelke", "N Zurstra\u00dfen", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:4e5Qn2KL_jwC", "title": "Design and Exploration of an ARC-Coprocessor for LSTM Based Audio Applications", "published_by": "2022 IEEE Nordic Circuits and Systems Conference (NorCAS), 1-7, 2022", "authors": ["S Birke", "B Hartmann", "D Auras", "M Wloka", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:wUn16MOA3RoC", "title": "NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool", "published_by": "2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration\u00a0\u2026, 2022", "authors": ["N Bosbach", "JM Joseph", "R Leupers", "L J\u00fcnger"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:nPTYJWkExTIC", "title": "Security Evaluation with Machine Learning", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 117-132, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:jlhcAiayVhoC", "title": "Software Framework", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 73-86, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:4Yq6kJLCcecC", "title": "Designing Deceptive Logic Locking", "published_by": "Logic Locking: A Practical Approach to Secure Hardware, 133-155, 2022", "authors": ["D Sisejkovic", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:iyewoVqAXLQC", "title": "Virtual Platform Acceleration through Userspace Host Execution", "published_by": "2022 IEEE 35th International System-on-Chip Conference (SOCC), 1-6, 2022", "authors": ["L J\u00fcnger", "A Salios", "P Bl\u00f6cher", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ji7lAbPyDbYC", "title": "A Temperature Independent Readout Circuit for ISFET-Based Sensor Applications", "published_by": "2022 IEEE 23rd Latin American Test Symposium (LATS), 1-4, 2022", "authors": ["E Moussavi", "D Sisejkovic", "A Singh", "D Kizatov", "R Leupers", "S Ingebrandt", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:ymY9cBF3mdcC", "title": "X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 142-148, 2022", "authors": ["L J\u00fcnger", "S Winther", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:OzeSX8-yOCQC", "title": "EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs", "published_by": "2022 32nd International Conference on Field-Programmable Logic and\u00a0\u2026, 2022", "authors": ["YY Tan", "F Staudigl", "L J\u00fcnger", "A Drewes", "R Leupers", "JM Joseph"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:37UQlXuwjP4C", "title": "AMAIX In-Depth: A Generic Analytical Model for Deep Learning Accelerators", "published_by": "International Journal of Parallel Programming 50 (2), 295-318, 2022", "authors": ["N Zurstra\u00dfen", "L J\u00fcnger", "T Kogel", "H Keding", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:c59VksA5Vz4C", "title": "NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 957-962, 2022", "authors": ["M Galicia", "S Menzel", "F Merchant", "M M\u00fcller", "HY Chen", "QT Zhao", "F C\u00fcppers", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:c_xDhezhKKUC", "title": "Software-defined Temporal Decoupling in Virtual Platforms", "published_by": "2021 IEEE 34th International System-on-Chip Conference (SOCC), 40-45, 2021", "authors": ["L J\u00fcnger", "A Belke", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:6VlyvFCUEfcC", "title": "AMAIX: A Generic Analytical Model for Deep Learning Accelerators", "published_by": "Embedded Computer Systems: Architectures, Modeling, and Simulation: 20th\u00a0\u2026, 2020", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:NxmKEeNBbOMC", "title": "ASIP algorithmic/architectural co-exploration based on high level performance estimation", "published_by": "Dissertation, Rheinisch-Westf\u00e4lische Technische Hochschule Aachen, 2019, 2020", "authors": ["JF Eusse Giraldo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:EsEWqaRxkBgC", "title": "A compiler infrastructure for embedded multicore SoCs", "published_by": "Lehrstuhl f\u00fcr Software f\u00fcr Systeme auf Silizium, 2020", "authors": ["S Weihua", "R Leupers", "T Isshiki"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:YlPif8NxrbYC", "title": "A Multi-domain Co-simulation Ecosystem for Fully Virtual Rapid ADAS Prototyping", "published_by": "Smart Cities, Green Technologies and Intelligent Transport Systems: 7th\u00a0\u2026, 2019", "authors": ["F Walbroel", "R Leupers", "G Ascheid"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:w1MjKQ0l0TYC", "title": "Guarded memory access in a multi-thread safe system level modeling simulation", "published_by": "US Patent 10,248,581, 2019", "authors": ["JMJ Janssen", "TH Gr\u00f6tker", "C Schumacher", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:8Xgff_V0N9gC", "title": "VLSI Architectures for ORVD Trellis based MIMO Detection", "published_by": "2019 International Conference on Computing, Networking and Communications\u00a0\u2026, 2019", "authors": ["S Birke", "D Auras", "T Piwczyk", "R Mahlke", "N Alberti", "R Leupers", "G Ascheid"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:DrR-2ekChdkC", "title": "Network on Chip Experiments", "published_by": "Power Estimation on Electronic System Level using Linear Power Models, 97-140, 2019", "authors": ["S Schuermans", "R Leupers", "S Schuermans", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:TlpoogIpr_IC", "title": "ARM Cortex-A9 Case Study", "published_by": "Power Estimation on Electronic System Level using Linear Power Models, 141-205, 2019", "authors": ["S Schuermans", "R Leupers", "S Schuermans", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:69ZgNCALVd0C", "title": "Implementation of ESL Power Estimation", "published_by": "Power Estimation on Electronic System Level using Linear Power Models, 71-95, 2019", "authors": ["S Schuermans", "R Leupers", "S Schuermans", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:mWEH9CqjF64C", "title": "ESL Power Estimation Methodology", "published_by": "Power Estimation on Electronic System Level using Linear Power Models, 49-70, 2019", "authors": ["S Schuermans", "R Leupers", "S Schuermans", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:X0DADzN9RKwC", "title": "Research Article Density-Based Statistical Clustering: Enabling Sidefire Ultrasonic Traffic Sensing in Smart Cities", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:RuPIJ_LgqDgC", "title": "Signal Processing for Radio Astronomy", "published_by": "Handbook of Signal Processing Systems, 3-50, 2018", "authors": ["SS Bhattacharyya", "EF Deprettere", "R Leupers", "J Takala", "AJ van der Veen", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:NMlhSUseqAsC", "title": "Design and investigation of scheduling mechanisms on accelerator-based heterogeneous computing systems", "published_by": "Dissertation, Rheinisch-Westf\u00e4lische Technische Hochschule Aachen, 2018, 2018", "authors": ["A Tarakji"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:lg2tdxc6qMwC", "title": "Processor Modeling and Design Tools", "published_by": "Electronic Design Automation for IC System Design, Verification, and Testing\u00a0\u2026, 2017", "authors": ["A Chattopadhyay", "N Dutt", "R Leupers", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=300&pagesize=100&citation_for_view=f57N-_oAAAAJ:-jrNzM816MMC", "title": "Using PEGs for Automatic Extraction of Memory Access Descriptions to Support Data-Parallel Pattern Recognition", "published_by": "Proceedings of the 8th Workshop and 6th Workshop on Parallel Programming and\u00a0\u2026, 2017", "authors": ["MH Auras-Rodr\u00edguez", "A Zimmermann", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:MAUkC_7iAq8C", "title": "Automatic recognition of computational kernels for platform-dependent code optimizations", "published_by": "2016 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2016", "authors": ["MHR Blanco", "G Reinke", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:7wO8s98CvbsC", "title": "Technology Transfer in computing systems: The TETRACOM approach", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 834-837, 2016", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:foquWX3nUaYC", "title": "Parallel Density-Based Stream Clustering Using a Multi-user GPU Scheduler", "published_by": "Beyond Databases, Architectures and Structures: 11th International\u00a0\u2026, 2015", "authors": ["A Tarakji", "M Hassani", "L Georgiev", "T Seidl", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:XvxMoLDsR5gC", "title": "Sequential Code Flow", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:LI9QrySNdTsC", "title": "Background and Problem Definition", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:KUbvn5osdkgC", "title": "Multi-Application Flow", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:hMsQuOkrut0C", "title": "Extensions for Software Defined Radio", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:4MWp96NkSFoC", "title": "MPSoC Runtime Management", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:zLWjf1WUPmwC", "title": "Parallel Code Flow", "published_by": "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software\u00a0\u2026, 2014", "authors": ["J Castrill\u00f3n Mazo", "R Leupers", "J Castrill\u00f3n Mazo", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:2ywjKiB__4kC", "title": "EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment", "published_by": "arXiv e-prints, arXiv: 1305.1459, 2013", "authors": ["P Stanislao Paolucci", "I Bacivarov", "G Goossens", "R Leupers", "F Rousseau", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:pAkWuXOU-OoC", "title": "Next-generation digital signal processor for European space applications", "published_by": "SPIE NEWSROOM, 1-3, 2013", "authors": ["S Saponara", "L Fanucci", "M Donati", "M Odendahl", "R Leupers", "W Errico"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:z_wVstp3MssC", "title": "Keynotes", "published_by": "2012 IEEE 23rd International Conference on Application-Specific Systems\u00a0\u2026, 2012", "authors": ["R Leupers", "R Tripiccione", "H Corporaal"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:cBPnxVikjH8C", "title": "Digital Signal Processor (DSP) for Space Applications (DSPACE)", "published_by": "Let's embrace space vol. 2 2, 2012", "authors": ["A Colonna", "G Piscopiello", "G Tuccio", "W Errico", "F Bigongiari", "P Tosi", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:rCNdntzdTkkC", "title": "DSPACE: a new space DSP development", "published_by": "Proceedings of DAta Systems In Aerospace (DASIA) 2012 701, 2012", "authors": ["A Colonna", "G Piscopiello", "W Errico", "P Tosi", "E Cordiviola", "B Bacci", "V Pii", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:KbBQZpvPDL4C", "title": "Novel architecture and programming support for high-speed, low power, and flexible next generation communication ICs", "published_by": "2011 Semiconductor Conference Dresden, 1-4, 2011", "authors": ["M Weiss", "J Castrillon", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:PyEswDtIyv0C", "title": "The Nucleus Approach: Efficient Development of Portable Wireless Communication Transceivers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:EaFouW7jFu4C", "title": "DSPACE\u2013DSP for Space Applications", "published_by": "Let's embrace space-FP7 Space Conference 2011, 2011", "authors": ["A Colonna", "W Errico", "E Cordiviola", "S Saponara", "L Fanucci", "F Reiter", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:Hck25ST_3aIC", "title": "Optimized Communication Architecture of MPSoCs with a Hardware Scheduler", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:BJbdYPG6LGMC", "title": "Abstract Simulation Implementation Model", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 89-130, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:_OXeSy2IsFwC", "title": "\u03bc-Profiler: Design and Implementation", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:8xutWZnSdmoC", "title": "Increasing Data Bandwidth to ISEs Through Register Clustering", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:OTTXONDVkokC", "title": "Advanced Features of the Analysis Framework", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 157-162, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:6ZxmRoH8BuwC", "title": "ISA Customization Design Flow", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:rmuvC79q63oC", "title": "Task Modeling and Virtual Processing Unit", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 165-171, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:XoXfffV-tXoC", "title": "Systems for Wireless Communication", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 7-22, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:ruyezt5ZtCIC", "title": "Advanced VPU Features", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 163-164, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:HbR8gkJAVGIC", "title": "Design Automation Tools for ASIP Design", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:lmc2jWPfTJgC", "title": "ISE Generation Algorithms", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:kuK5TVdYjLIC", "title": "Summary: Taking Stock of Application Analysis", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:gsN89kCJA0AC", "title": "Analytical Implementation Model", "published_by": "Multiprocessor Systems on Chip: Design Space Exploration, 67-88, 2011", "authors": ["T Kempf", "G Ascheid", "R Leupers", "T Kempf", "G Ascheid", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:VLnqNzywnoUC", "title": "Profiling for ASIP Design", "published_by": "Application Analysis Tools for ASIP Design: Application Profiling and\u00a0\u2026, 2011", "authors": ["K Karuri", "R Leupers", "K Karuri", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:PVjk1bu6vJQC", "title": "Optimized communication architecture of MPSoCs with a hardware scheduler: A system view", "published_by": "2010 International Symposium on System on Chip, 163-168, 2010", "authors": ["D Zhang", "H Zhang", "J Castrillon", "T Kempf", "G Ascheid", "R Leupers", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:3htObqc8RwsC", "title": "Automatic Generation of Memory Interfaces for ASIPs", "published_by": "International Journal of Embedded and Real-Time Communication Systems\u00a0\u2026, 2010", "authors": ["D Kammler", "EM Witte", "A Chattopadhyay", "B Bauwens", "G Ascheid", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:86PQX7AUzd4C", "title": "Exploring parallelism during processor design space exploration", "published_by": "Proceedings of 2010 International Symposium on VLSI Design, Automation and\u00a0\u2026, 2010", "authors": ["A Chattopadhyay", "Y Jia", "D Kammler", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:gKiMpY-AVTkC", "title": "SIMD Optimization", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 95-126, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:0izLItjtcgwC", "title": "Results for Semantics based Compiler Generation", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 85-93, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:YohjEiUPhakC", "title": "ASIP Design Methodology", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 7-13, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:_axFR9aDTf0C", "title": "A Short Introduction to Compilers", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 15-31, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:hCrLmN-GePgC", "title": "Scalable Simulation for MPSoC Software and Architectures", "published_by": "Processor and System-on-Chip Simulation, 127-144, 2010", "authors": ["R Leupers", "S Kraemer", "L Gao", "C Schumacher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:kz9GbA2Ns4gC", "title": "Predicated Execution", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 127-150, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:p__nRnzSRKYC", "title": "Code Selector Description Generation", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 57-83, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:Z5m8FVwuT1cC", "title": "Processor Designer", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 45-55, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:j8SEvjWlNXcC", "title": "Assembler Optimizer", "published_by": "C Compilers for ASIPs: Automatic Compiler Generation with LISA, 151-159, 2010", "authors": ["M Hohenauer", "R Leupers", "M Hohenauer", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:5qfkUJPXOUwC", "title": "A Co-simulation Framework for MPSoC Run-Time Behavior Analysis in Early System Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:LO7wyVUgiFcC", "title": "TOPIC CHAIRS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:DyXnQzXoVgIC", "title": "rASIP Design Space", "published_by": "Language-driven Exploration and Implementation of Partially Re-configurable\u00a0\u2026, 2009", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid", "A Chattopadhyay", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:2l5NCbZemmgC", "title": "Pre-Fabrication Design Space Exploration", "published_by": "Language-driven Exploration and Implementation of Partially Re-configurable\u00a0\u2026, 2009", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid", "A Chattopadhyay", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:EPG8bYD4jVwC", "title": "Pre-Fabrication Design Implementation", "published_by": "Language-driven Exploration and Implementation of Partially Re-configurable\u00a0\u2026, 2009", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid", "A Chattopadhyay", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:tH6gc1N1XXoC", "title": "Post-fabrication Design Space Exploration and Implementation", "published_by": "Language-driven Exploration and Implementation of Partially Re-configurable\u00a0\u2026, 2009", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid", "A Chattopadhyay", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:XiVPGOgt02cC", "title": "Past, Present and Future", "published_by": "Language-driven Exploration and Implementation of Partially Re-configurable\u00a0\u2026, 2009", "authors": ["A Chattopadhyay", "R Leupers", "H Meyr", "G Ascheid", "A Chattopadhyay", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:-FonjvnnhkoC", "title": "System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures", "published_by": "2008 Design, Automation and Test in Europe, xlii-xliii, 2008", "authors": ["R Leupers", "G Ascheid", "W Verachtert", "T Ashby", "A Vandecappelle"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:OcBU2YAGkTUC", "title": "Automatic Retargetability", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:PoWvk5oyLR8C", "title": "Communication Modeling", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:MLfJN-KU85MC", "title": "Successive Top-Down Refinement Flow", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:g3aElNc5_aQC", "title": "Processor Modeling", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:URolC5Kub84C", "title": "Processor System Integration", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:uJ-U7cs_P_0C", "title": "Debugging and Profiling", "published_by": "Retargetable Processor System Integration into Multi-Processor System-on\u00a0\u2026, 2008", "authors": ["A Wieferink", "H Meyr", "R Leupers", "A Wieferink", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:LPtt_HFRSbwC", "title": "Application Code Profiling and ISA Synthesis on MIPS 32", "published_by": "Customizable Embedded Processors, 381-423, 2007", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:1yWc8FF-_SYC", "title": "C Compiler Retargeting", "published_by": "Customizable Embedded Processors, 77-115, 2007", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:uDGL6kOW6j0C", "title": "A NEW ENTRY POINT FOR ASIP IMPLEMENTATION", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 29-39, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:fbc8zXXH2BUC", "title": "CONFIGURABLE PROCESSOR FEATURES", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 101-115, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:P7Ujq4OLJYoC", "title": "ASIP DESIGN BASED ON LISA", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 23-28, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:HeT0ZceujKMC", "title": "ASIP DESIGN METHODOLOGIES", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 11-21, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:HIFyuExEbWQC", "title": "CASE STUDIES: LEGACY CODE REUSE", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 135-148, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:2VqYfGB8ITEC", "title": "OPTIMIZATIONS BASED ON EXPLICIT ARCHITECTURAL INFORMATION", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 77-99, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:sNmaIFBj_lkC", "title": "CASE STUDY: AN ASIP FOR TURBO DECODING", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 117-134, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:0N-VGjzr574C", "title": "INTERMEDIATE REPRESENTATION", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 67-75, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:fEOibwPWpKIC", "title": "LISA FRONTEND", "published_by": "Optimized ASIP Synthesis from Architecture Description Language Models, 41-65, 2007", "authors": ["O Schliebusch", "H Meyr", "R Leupers", "O Schliebusch", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:6yz0xqPARnAC", "title": "Embedded SOC applications", "published_by": "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:Ak0FvsSvgGUC", "title": "Session 4: processor and communication centric SOC design", "published_by": "Annual ACM IEEE Design Automation Conference: Proceedings of the 43 rd\u00a0\u2026, 2006", "authors": ["J Stahl", "B Bailey", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:gVv57TyPmFsC", "title": "Methodology overview", "published_by": "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:kh2fBNsKQNwC", "title": "Unified timing model", "published_by": "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:TIZ-Mc8IlK0C", "title": "MP-SOC simulation framework", "published_by": "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor\u00a0\u2026, 2006", "authors": ["T Kogel", "R Leupers", "H Meyr"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:QD3KBmkZPeQC", "title": "Digital Signal Processors", "published_by": "Handbook of networked and embedded control systems, 279-293, 2005", "authors": ["R Leupers", "G Ascheid"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:LhH-TYMQEocC", "title": "Performance, energy, and fault-tolerance considerations for MPSoC designs", "published_by": "Annual ACM IEEE Design Automation Conference: Proceedings of the 42 nd\u00a0\u2026, 2005", "authors": ["G Ascheid", "R Marculescu", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:S16KYo8Pm5AC", "title": "Embedded software", "published_by": "Annual ACM IEEE Design Automation Conference: Proceedings of the 42 nd\u00a0\u2026, 2005", "authors": ["R Leupers", "L Thiele"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:x21FZCSn4ZoC", "title": "SAMOS IV--System Modeling, and Simulation-Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting", "published_by": "Lecture Notes in Computer Science 3133, 463-473, 2004", "authors": ["J Ceng", "W Sheng", "M Hohenauer", "R Leupers", "G Ascheid", "H Meyr", "G Braun"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:_5tno0g5mFcC", "title": "Performance evaluation and run time support", "published_by": "Annual ACM IEEE Design Automation Conference: Proceedings of the 41 st\u00a0\u2026, 2004", "authors": ["R Marculescu", "R Leupers", "J Henkel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:4hFrxpcac9AC", "title": "Compiler Backend", "published_by": "Network Processor Design: Issues and Practices 1, 2003", "authors": ["J Wagner", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:9Nmd_mFXekcC", "title": "Genetic Algorithm Based DSP Code Optimization", "published_by": "Evolutionary Algorithms for Embedded System Design, 35-62, 2003", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:i2xiXl-TujoC", "title": "Compiler Backend Optimizations for Network Processors with Bit Packet Addressing", "published_by": "Network Processor Design: Issues and Practices, 91, 2002", "authors": ["R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:buQ7SEKw-1sC", "title": "LISA Processor Design Platform", "published_by": "Architecture Exploration for Embedded Processors with LISA, 45-53, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:artPoR2Yc-kC", "title": "Software Tools for Application Design", "published_by": "Architecture Exploration for Embedded Processors with LISA, 101-127, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:ZzlSgRqYykMC", "title": "System Integration and Verification", "published_by": "Architecture Exploration for Embedded Processors with LISA, 129-141, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:DJbcl8HfkQkC", "title": "Architecture Implementation", "published_by": "Architecture Exploration for Embedded Processors with LISA, 79-100, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:8d8msizDQcsC", "title": "Processor Models for ASIP Design", "published_by": "Architecture Exploration for Embedded Processors with LISA, 29-43, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:Ug5p-4gJ2f0C", "title": "Architecture Exploration", "published_by": "Architecture Exploration for Embedded Processors with LISA, 55-77, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:M7yex6snE4oC", "title": "Traditional ASIP Design Methodology", "published_by": "Architecture Exploration for Embedded Processors with LISA, 11-27, 2002", "authors": ["A Hoffmann", "H Meyr", "R Leupers", "A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:48xauSegjOkC", "title": "Retargetable Compiler Case Studies", "published_by": "Retargetable Compiler Technology for Embedded Systems: Tools and\u00a0\u2026, 2001", "authors": ["R Leupers", "P Marwedel", "R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:NXb4pA-qfm4C", "title": "Historical Overview", "published_by": "Retargetable Compiler Technology for Embedded Systems: Tools and\u00a0\u2026, 2001", "authors": ["R Leupers", "P Marwedel", "R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:ClCfbGk0d_YC", "title": "Some Compiler Technology Background", "published_by": "Retargetable Compiler Technology for Embedded Systems: Tools and\u00a0\u2026, 2001", "authors": ["R Leupers", "P Marwedel", "R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:vDijr-p_gm4C", "title": "Compilers in Embedded System Design", "published_by": "Retargetable Compiler Technology for Embedded Systems: Tools and\u00a0\u2026, 2001", "authors": ["R Leupers", "P Marwedel", "R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:QoJ_w57xiyAC", "title": "Daniel Kotte 21. April 2000", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:4X0JR2_MtJMC", "title": "Function Inlining under Code Size Constraints", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:F9fV5C73w3QC", "title": "Frontend Issues\u2014The LANCE System", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:DUooU5lO8OsC", "title": "Memory Address Computation for DSPs", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:a9-T7VOCCH8C", "title": "Register Allocation for DSP Data Paths", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:k8Z6L05lTy4C", "title": "Instruction Scheduling for Clustered VLIW Processors", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:tYavs44e6CUC", "title": "Code Selection for Multimedia Processors", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=400&pagesize=100&citation_for_view=f57N-_oAAAAJ:yB1At4FlUx8C", "title": "Performance Optimization with Conditional Instructions", "published_by": "Code Optimization Techniques for Embedded Processors: Methods, Algorithms\u00a0\u2026, 2000", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:WZBGuue-350C", "title": "Rechnergestutzter Entwurf/Produktion (Mikroelektronik)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:EYYDruWGBe4C", "title": "Formale Methoden in der Codeerzeugung f\u00fcr digitale Signalprozessoren", "published_by": "Universit\u00e4t Dortmund, 1998", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:ML0RJ9NH7IQC", "title": "Optimized Array Index Computation in DSP Programs", "published_by": "Universit\u00e4t Dortmund, 1998", "authors": ["A Basu", "R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:AvfA0Oy_GE0C", "title": "University of Dortmund, Department of Computer Science 12, 44221 Dortmund, Germany", "published_by": "Design Automation for Embedded Systems 3 (1), 1-36, 1998", "authors": ["R LEUPERS", "P MARWEDEL"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:CaZNVDsoPx4C", "title": "Instruction-Level Parallelism", "published_by": "Retargetable Code Generation for Digital Signal Processors, 127-178, 1997", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:fFSKOagxvKUC", "title": "Processor Modelling", "published_by": "Retargetable Code Generation for Digital Signal Processors, 29-43, 1997", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:QYdC8u9Cj1oC", "title": "The Record Compiler", "published_by": "Retargetable Code Generation for Digital Signal Processors, 179-189, 1997", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:9c2xU6iGI7YC", "title": "Code Generation", "published_by": "Retargetable Code Generation for Digital Signal Processors, 85-126, 1997", "authors": ["R Leupers", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:dAp6zn-oMfAC", "title": "Algorithms for Address Assignment", "published_by": "Digest of Technical Papers, 109, 1996", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:edDO8Oi4QzsC", "title": "Using compilers for heterogeneous system design.", "published_by": "PACT, 273-276, 1995", "authors": ["R Leupers", "P Marwedel"], "cited_by_link": NaN, "cited_by": NaN, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:QsKbpXNoaWkC", "title": "Fast, Parallel RISC-V Simulation for Rapid Software Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:DXE8ND7PrJAC", "title": "Architecture Exploration for Embedded Processors with LISA [electronic resource]", "published_by": "Boston, MA: Springer US: Imprint: Springer,, 0", "authors": ["A Hoffmann", "H Meyr", "R Leupers"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:WwIwg2wKZ0QC", "title": "Automatic Low Power OptIimizations during ADL-driven ASIP Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:ijdKiLOsEJMC", "title": "ISQED\u201922 Best Papers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:QVtou7C4vgoC", "title": "SytHIL: A System Level Hardware-in-the-Loop Framework for FPGA, SystemC and QEMU-based Virtual Platforms", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:TaaCk18tZOkC", "title": "Session details: Session 4: processor and communication centric SOC design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:_AeoHAGD03cC", "title": "Session details: Performance evaluation and run time support", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:RtRctb2lSbAC", "title": "Session details: Performance, energy, and fault-tolerance considerations for MPSoC designs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:mel-f30kHHgC", "title": "Session details: Embedded software", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:c1e4I3QdEKYC", "title": "Array Index Allocation under Register Constraints in DSP Programs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:hSRAE-fF4OAC", "title": "MAPS: An Integrated Framework for MPSoC Application Parallelization", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:UmS_249rOGwC", "title": "University of Dortmund Department of Computer Science XII 44221 Dortmund, Germany", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:sA9dB-pw3HoC", "title": "SSIRI 2009 Student Doctoral Program A fast and flexible Platform for Fault Injection and Evaluation in Verilog-based Simulations", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:Xl6nMSl579sC", "title": "\u0436 \u0434 \u0437 \u0433 \u042b \u0430 \u0438 \u0433\u0432 \u042c \u0432 \u0435\u0439 \u0437 \u0433\u0436 \u0431 \u0428\u0436\u0433 \u0437\u0437\u0433\u0436\u0437", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:sszUF3NjhM4C", "title": "Formale Methoden in der Codeerzeugung f ur digitale Signalprozessoren", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:7Hz3ACDFbsoC", "title": "Graph-Based Code Selection Techniques for Embedded Processors Rainer Leupers and Steven Bashford", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:lgwcVrK6X84C", "title": "Retargierbare Codeerzeugung f ur digitale Signalprozessoren", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:otzGkya1bYkC", "title": "Nazarian, S., 172 Nilsson, B., 148 Noguera, J., 100 Noll, TG, 58 Oetjens, JH, 82", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:jL-93Qbq4QoC", "title": "2011 International Symposium on System on Chip (SoC)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:NyGDZy8z5eUC", "title": "Design of Application Specific Processor Architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:0CzhzZyukY4C", "title": "MCSoC 2013", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:lvd772isFD0C", "title": "C-Compiler fur Embedded Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:5MTHONV0fEkC", "title": "MPEG Reconfigurable Video Coding", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:cWzG1nlazyYC", "title": "General Chairman", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:mNrWkgRL2YcC", "title": "Program Committee Chairs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:dBIO0h50nwkC", "title": "Flexible Compiler-Techniken f ur anwendungsspezi sche DSPs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:IUKN3-7HHlwC", "title": "Best paper awards", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:WJVC3Jt7v1AC", "title": "SW Debugging for Multi-tile Systems: The EURETILE Methodology and Tools", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:umqufdRvDiIC", "title": "\u0421 \u042c\u042a \u0426\u042b \u042c\u0421\u0427\u0426\u042b \u0427\u0426 \u0418 \u042e\u0427\u0424\u041a \u041e\u041c\u0418 \u0426\u0427\u041a \u041d\u041d\u0418 \u0426\u0427\u042e \u041e\u041c\u041c\u041d\u0418 \u0421 \u041d", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:_FM0Bhl9EiAC", "title": "Why Yet-Another-Simulator?", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:Ri6SYOTghG4C", "title": "Session 3: Verification and Virtual Prototyping", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:q3CdL3IzO_QC", "title": "MAPS (MPSoC Application Programming Studio)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:tuHXwOkdijsC", "title": "A Tool Flow for Design Space Exploration of Partially Re-configurable Processors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:EkHepimYqZsC", "title": "SPECIAL SECTION ON APPLICATION SPECIFIC PROCESSORS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:ipzZ9siozwsC", "title": "Generation of Test Patterns Without Prohibited Pattern Set............ BK Sikdar, N. Ganguly, and PP Chaudhuri 1650 Timing Analysis Closed-Form Delay and Slew Metrics Made Easy\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=f57N-_oAAAAJ&cstart=500&pagesize=100&citation_for_view=f57N-_oAAAAJ:t7zJ5fGR-2UC", "title": "Retargetable Compilers and Code Optimization for Embedded Processors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["9238", "52", "189"], "Since 2018": ["1998", "18", "59"]}, "chart": {"1996": 23, "1997": 50, "1998": 72, "1999": 93, "2000": 103, "2001": 153, "2002": 196, "2003": 256, "2004": 318, "2005": 357, "2006": 387, "2007": 415, "2008": 470, "2009": 377, "2010": 550, "2011": 500, "2012": 440, "2013": 487, "2014": 474, "2015": 445, "2016": 430, "2017": 431, "2018": 302, "2019": 406, "2020": 264, "2021": 390, "2022": 344, "2023": 288}}, "co_authors": [], "interests": [], "link": "https://scholar.google.com/citations?hl=en&user=f57N-_oAAAAJ", "name": "Rainer Leupers", "affiliates": [{"name": "RWTH Aachen", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=2022388551903139277"}]}