<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog for Combinational Circuits 1</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	text-indent: -1.7em;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
}

.simple-table-header {
	background: rgb(247, 246, 243);
	color: black;
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgb(66, 66, 65);
}
.block-color-brown_background {
	background: rgb(187, 59, 59);
}
.block-color-orange_background {
	background: rgb(235, 125, 16);
}
.block-color-yellow_background {
	background: rgb(224, 181, 51);
}
.block-color-teal_background {
	background: rgb(60, 212, 33);
}
.block-color-blue_background {
	background: rgb(26, 160, 218);
}
.block-color-purple_background {
	background: rgba(44, 1, 77, 0.8);
}
.block-color-pink_background {
	background: rgba(214, 30, 113, 0.8);
}
.block-color-red_background {
	background: rgb(196, 28, 36);
}
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-opaquegray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgb(189, 59, 36); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}

body {
	color :rgb(247, 246, 243);
	background-color: black;
}
	
</style>

<link rel="stylesheet" href="dark-theme.css">

</head><body><article id="e3272000-01a7-456a-a8b0-e11762efbc97" class="page sans"><header><img class="page-cover-image" src="Verilog%20fo%20ac6ed/1.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="Verilog%20fo%20ac6ed/yang-tr-wb.png"/></div><h1 class="page-title">Verilog for Combinational Circuits 1</h1><table class="properties"><tbody><tr class="property-row property-row-multi_select"><th><span class="icon property-icon"><svg viewBox="0 0 14 14" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesMultipleSelect"><path d="M4,3 C4,2.447715 4.447715,2 5,2 L12,2 C12.5523,2 13,2.447716 13,3 C13,3.55228 12.5523,4 12,4 L5,4 C4.447715,4 4,3.55228 4,3 Z M4,7 C4,6.447715 4.447715,6 5,6 L12,6 C12.5523,6 13,6.447716 13,7 C13,7.55228 12.5523,8 12,8 L5,8 C4.447715,8 4,7.55228 4,7 Z M4,11 C4,10.447715 4.447715,10 5,10 L12,10 C12.5523,10 13,10.447716 13,11 C13,11.55228 12.5523,12 12,12 L5,12 C4.447715,12 4,11.55228 4,11 Z M2,4 C1.44771525,4 1,3.55228475 1,3 C1,2.44771525 1.44771525,2 2,2 C2.55228475,2 3,2.44771525 3,3 C3,3.55228475 2.55228475,4 2,4 Z M2,8 C1.44771525,8 1,7.55228475 1,7 C1,6.44771525 1.44771525,6 2,6 C2.55228475,6 3,6.44771525 3,7 C3,7.55228475 2.55228475,8 2,8 Z M2,12 C1.44771525,12 1,11.5522847 1,11 C1,10.4477153 1.44771525,10 2,10 C2.55228475,10 3,10.4477153 3,11 C3,11.5522847 2.55228475,12 2,12 Z"></path></svg></span>Notes</th><td><span class="selected-value select-value-color-red">incomplete</span></td></tr></tbody></table></header><div class="page-body"><h2 id="a49097aa-38d6-4b61-858a-3cafbb05f905" class="block-color-purple_background">參考資料 </h2><ul id="728a3e36-bb0f-4b26-80e6-e01dd877c60b" class="bulleted-list"><li style="list-style-type:disc">Fundamentals of Digital Logic With Verilog Design (2013/02/12), Brown, Stephen/ Vranesic, Zvonko<strong></strong></li></ul><ul id="d421dba0-70dd-449c-92d2-0d2a59a0fa05" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/2-bit-4-bit-comparator/">https://technobyte.org/2-bit-4-bit-comparator/</a></li></ul><ul id="f765125c-b2ff-43bb-83dd-f5a771df107c" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/gate-level-modeling-in-Verilog/">https://technobyte.org/gate-level-modeling-in-Verilog/</a></li></ul><ul id="3dda142a-4ec5-481c-a2cb-f001c1736c35" class="bulleted-list"><li style="list-style-type:disc"><a href="https://www.asic-world.com/verilog/gate.html">https://www.asic-world.com/verilog/gate.html</a></li></ul><ul id="e9fd7d7e-de85-49d8-96ef-22c0fd586780" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/dataflow-modeling-verilog/">https://technobyte.org/dataflow-modeling-verilog/</a></li></ul><ul id="46d46e89-1f7b-45a8-8b21-e0c62d3d8357" class="bulleted-list"><li style="list-style-type:disc"><a href="https://technobyte.org/behavioral-modeling-verilog/">https://technobyte.org/behavioral-modeling-verilog/</a></li></ul><h2 id="d0fbc09b-a1b0-4617-9acd-b3f0a0f4eb7b" class="block-color-purple_background">課程設計</h2><h3 id="ae9e7132-245e-4684-9ee8-3995afebdf49" class="block-color-gray_background">Verilog 硬體描述語言 (HDL)</h3><p id="82a6612c-c897-49f3-98be-e808a699c7ba" class="">
</p><figure id="ac6ed4a1-6b6c-4737-abe5-f21063791636" class="image"><a href="Verilog%20fo%20ac6ed/Untitled.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled.png"/></a><figcaption><a href="https://www.chipverify.com/verilog/verilog-modules">Verilog module (chipverify.com)</a></figcaption></figure><p id="0eef2edc-196d-4d08-935c-b4c2f5f4dfb8" class="">
</p><figure id="b70062e1-2cdb-47b3-b7d3-c245be3dfef3" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%201.png"><img style="width:576px" src="Verilog%20fo%20ac6ed/Untitled%201.png"/></a><figcaption><a href="https://www.chipverify.com/verilog/verilog-ports">Verilog Ports (chipverify.com)</a></figcaption></figure><h3 id="77721645-34c3-4aa7-8e0d-48248e5e01bc" class="block-color-orange"><strong>Gate Level Modeling</strong></h3><figure id="adb49aff-36ff-4711-ad2e-e2a615ca5f4e" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%202.png"><img style="width:576px" src="Verilog%20fo%20ac6ed/Untitled%202.png"/></a><figcaption><a href="https://www.asic-world.com/verilog/gate1.html">Gate Level Modeling Part-I (asic-world.com)</a></figcaption></figure><h3 id="96e1ff5f-368c-4159-a88e-68fcde17b6b9" class="block-color-yellow">Gate Level 2-to-1 MUX</h3><figure id="395e9e01-754c-43d7-9c7b-92b4ee340944" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%203.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%203.png"/></a><figcaption><a href="https://www.chipverify.com/verilog/verilog-gate-level-examples">Verilog Gate Level Examples (chipverify.com)</a></figcaption></figure><p id="60b038ba-017b-4293-a4b5-98fcdd1d596c" class="">
</p><h3 id="7c3481ab-295a-47fc-b118-52bb44477af0" class="block-color-orange">Dataflow <strong>Modeling - C</strong>ontinous Assignments</h3><pre id="fea3b33d-4c2f-4516-972d-e06486ec3061" class="code code-wrap"><code>// 常用的 continous assignments 範例

wire f, g, h, i, j;
wire [3:0] v;

assign f = a &amp; b; 
assign g = 1&#x27;b0;
assign h = f | c;
assign i = d + e;
assign v = {a,b,c,d};
assign m = (s)?x:y; </code></pre><div id="a831d677-b1ce-412c-9ad7-68c0ae8a816d" class="column-list"><div id="dd7d5144-3cf8-43c1-9915-ef28a7698535" style="width:50%" class="column"><figure id="00d52ff5-9b0e-4d13-b8f9-e2740b6dff0b" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%204.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%204.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.29</figcaption></figure><figure id="e013d403-9552-41e9-b7d2-c5cad958c4de" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%205.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%205.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.29</figcaption></figure></div><div id="40329921-49ee-4c17-b463-ee35aaf0aaa1" style="width:50%" class="column"><figure id="1fbbb894-b88e-4a34-9432-af9ad19c4a38" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%206.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%206.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.30 </figcaption></figure><figure id="e716739e-1372-4a5e-9776-b37e82e0347b" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%207.png"><img style="width:1668px" src="Verilog%20fo%20ac6ed/Untitled%207.png"/></a><figcaption>Sutherland HDL, Inc., Verilog 2001 Reference Guide,  p.30 </figcaption></figure></div></div><h3 id="fb746eb3-6bd1-412f-b751-9f7a97b5d583" class="block-color-yellow">4-bit 比較器 (comparator)</h3><blockquote id="683cb710-b1a5-4c13-bb56-e6c60c7d34d7" class=""><a href="https://technobyte.org/2-bit-4-bit-comparator/">https://technobyte.org/2-bit-4-bit-comparator/</a></blockquote><figure id="e50c449c-ba70-4b24-80cf-574a50962633" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%208.png"><img style="width:528px" src="Verilog%20fo%20ac6ed/Untitled%208.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.210</figcaption></figure><h3 id="54801d32-6d37-450c-bd45-5358a6be7691" class="block-color-yellow">三種不同的 Verilog 設計描述</h3><ol type="1" id="d6879c28-cd4c-4085-8b0b-a84e079e9492" class="numbered-list" start="1"><li>邏輯閘層級(Gate Level Modeling)描述<blockquote id="c68c3e1a-fcaa-4f1b-8c7d-05dd4085ef1e" class=""><a href="https://technobyte.org/gate-level-modeling-in-Verilog/">https://technobyte.org/gate-level-modeling-in-Verilog/</a></blockquote><blockquote id="68f7e0e0-6321-4433-98ca-f3b876cdbd27" class=""><a href="https://www.asic-world.com/verilog/gate.html">https://www.asic-world.com/verilog/gate.html</a></blockquote></li></ol><figure id="dde2bcb3-3299-41c1-b126-0f426f2ae0b1" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%209.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%209.png"/></a></figure><ol type="1" id="66fd650d-fb37-4712-a550-a534be8550ff" class="numbered-list" start="1"><li>資料流模型(Dataflow Modeling)描述<blockquote id="16a56fb8-e233-4fe1-bf64-ea35c724b579" class=""><a href="https://technobyte.org/dataflow-modeling-verilog/">https://technobyte.org/dataflow-modeling-verilog/</a></blockquote></li></ol><figure id="ea788c8f-8f52-435b-ba04-43c709a89964" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%2010.png"><img style="width:432px" src="Verilog%20fo%20ac6ed/Untitled%2010.png"/></a></figure><ol type="1" id="71289e7b-86cc-44f1-9b36-d980cb2c8fd7" class="numbered-list" start="1"><li>行為模型(Behavioral Modeling)描述<blockquote id="1b43af00-019a-4dd4-b6c5-748e2b7dfc0f" class=""><a href="https://technobyte.org/behavioral-modeling-verilog/">https://technobyte.org/behavioral-modeling-verilog/</a></blockquote><blockquote id="d8987983-33bc-4259-bf02-4532417bbae2" class=""><a href="https://www.asic-world.com/verilog/vbehave.html">https://www.asic-world.com/verilog/vbehave.html</a></blockquote></li></ol><figure id="575e2a49-a4d9-4470-b5e4-f2a3fd08692f" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%2011.png"><img style="width:288px" src="Verilog%20fo%20ac6ed/Untitled%2011.png"/></a></figure><p id="f1e5f165-75af-449f-826f-e2589e79c808" class="">
</p><h3 id="c13cc6fe-fd84-4e48-86c8-cce05d990021" class="block-color-yellow">4-bit Comparator Testbench</h3><figure id="d10eba9d-0dad-49cb-bd3c-2fbb7caf1797" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%2012.png"><img style="width:384px" src="Verilog%20fo%20ac6ed/Untitled%2012.png"/></a></figure><p id="b45c31e9-8362-43b1-8809-6e06fb5bcfad" class="">Behavioral Simulation Result</p><figure id="1353d19d-639f-440f-b1ad-2b6e04cb896c" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%2013.png"><img style="width:3030px" src="Verilog%20fo%20ac6ed/Untitled%2013.png"/></a></figure><figure id="ab01c6f7-fbf0-4f87-8c0e-4846da585e90" class="image"><a href="Verilog%20fo%20ac6ed/Untitled%2014.png"><img style="width:3141px" src="Verilog%20fo%20ac6ed/Untitled%2014.png"/></a></figure><p id="9b0776a8-e366-471c-8e85-05d787473b78" class="">
</p><p id="f08240a5-b42d-411a-a2ef-d699236a1f31" class="">
</p><p id="53ce60c9-c9cd-41f6-84bf-d038ec85fc9a" class="block-color-gray_background">
</p><figure id="4f0c834a-3cf9-46ce-ab40-3f56f2d96981" class="image"><a href="Verilog%20fo%20ac6ed/%E5%9C%96%E7%89%873.png"><img style="width:1322px" src="Verilog%20fo%20ac6ed/%E5%9C%96%E7%89%873.png"/></a></figure><p id="c95538f7-b0a7-49a4-93e1-0d0716718a0e" class="">
</p></div></article></body></html>