

================================================================
== Vitis HLS Report for 'extcodecopy'
================================================================
* Date:           Mon Aug 23 09:41:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 14 13 
13 --> 14 13 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 15 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 16 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 17 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 17 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 18 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 19 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 20 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 21 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 22 [2/2] (1.29ns)   --->   "%state_load_25 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 22 'load' 'state_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 23 [1/2] (1.29ns)   --->   "%state_load_25 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 23 'load' 'state_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln60_18 = trunc i256 %state_load_25" [./execution_state.hpp:60]   --->   Operation 24 'trunc' 'trunc_ln60_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln60_25 = trunc i256 %state_load_25" [./execution_state.hpp:60]   --->   Operation 25 'trunc' 'trunc_ln60_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.14ns)   --->   "%add_ln60_7 = add i32 %trunc_ln60_18, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 26 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %add_ln60_7" [./execution_state.hpp:60]   --->   Operation 27 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_3, i32 15" [./execution_state.hpp:60]   --->   Operation 28 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 29 [1/1] (1.05ns)   --->   "%add_ln60_11 = add i14 %trunc_ln60_25, i14 16383" [./execution_state.hpp:60]   --->   Operation 29 'add' 'add_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_11, i5 0" [./execution_state.hpp:60]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln60_8 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 31 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_8, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 32 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 33 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_27 = getelementptr i256 %state, i64 0, i64 %zext_ln60_6" [./execution_state.hpp:60]   --->   Operation 34 'getelementptr' 'state_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.29ns)   --->   "%state_load_26 = load i14 %state_addr_27" [./execution_state.hpp:60]   --->   Operation 35 'load' 'state_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 36 [1/2] (1.29ns)   --->   "%state_load_26 = load i14 %state_addr_27" [./execution_state.hpp:60]   --->   Operation 36 'load' 'state_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%dst = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 37 'trunc' 'dst' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln60_27 = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 38 'trunc' 'trunc_ln60_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 39 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 40 'partselect' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 41 'partselect' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.14ns)   --->   "%add_ln60_9 = add i32 %trunc_ln60_18, i32 4294967293" [./execution_state.hpp:60]   --->   Operation 42 'add' 'add_ln60_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %add_ln60_9" [./execution_state.hpp:60]   --->   Operation 43 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_4, i32 15" [./execution_state.hpp:60]   --->   Operation 44 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 3.48>
ST_7 : Operation 45 [1/1] (1.05ns)   --->   "%add_ln60_12 = add i14 %trunc_ln60_25, i14 16381" [./execution_state.hpp:60]   --->   Operation 45 'add' 'add_ln60_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_12, i5 0" [./execution_state.hpp:60]   --->   Operation 46 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (1.12ns)   --->   "%add_ln60_10 = add i19 %shl_ln60_2, i19 64" [./execution_state.hpp:60]   --->   Operation 47 'add' 'add_ln60_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln60_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_10, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 48 'partselect' 'lshr_ln60_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i14 %lshr_ln60_2" [./execution_state.hpp:60]   --->   Operation 49 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%state_addr_28 = getelementptr i256 %state, i64 0, i64 %zext_ln60_7" [./execution_state.hpp:60]   --->   Operation 50 'getelementptr' 'state_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (1.29ns)   --->   "%state_load_27 = load i14 %state_addr_28" [./execution_state.hpp:60]   --->   Operation 51 'load' 'state_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 52 [1/2] (1.29ns)   --->   "%state_load_27 = load i14 %state_addr_28" [./execution_state.hpp:60]   --->   Operation 52 'load' 'state_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_27" [./execution_state.hpp:60]   --->   Operation 53 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 54 'partselect' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 55 'partselect' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 56 'partselect' 'trunc_ln60_10' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 57 [2/2] (0.00ns)   --->   "%tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10" [./instructions.hpp:468]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.32>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 59 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/2] (2.86ns)   --->   "%tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10" [./instructions.hpp:468]   --->   Operation 60 'call' 'tmp' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 61 [1/1] (0.46ns)   --->   "%br_ln468 = br i1 %tmp, void %split58, void %memset.loop" [./instructions.hpp:468]   --->   Operation 61 'br' 'br_ln468' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%state_addr_29 = getelementptr i256 %state, i64 0, i64 0" [./instructions.hpp:476]   --->   Operation 62 'getelementptr' 'state_addr_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (1.29ns)   --->   "%state_load_28 = load i14 %state_addr_29" [./instructions.hpp:476]   --->   Operation 63 'load' 'state_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 12 <SV = 11> <Delay = 7.09>
ST_12 : Operation 64 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %s, i64 31" [./instructions.hpp:21]   --->   Operation 64 'add' 'add_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 65 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551585, i64 %s" [./instructions.hpp:21]   --->   Operation 66 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 67 'partselect' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_5" [./instructions.hpp:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.34ns)   --->   "%sub_ln21_3 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 69 'sub' 'sub_ln21_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 70 'partselect' 'trunc_ln21_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i59 %trunc_ln21_6" [./instructions.hpp:21]   --->   Operation 71 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.37ns)   --->   "%select_ln21 = select i1 %tmp_215, i60 %sub_ln21_3, i60 %zext_ln21_3" [./instructions.hpp:21]   --->   Operation 72 'select' 'select_ln21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln476 = sext i60 %select_ln21" [./instructions.hpp:476]   --->   Operation 73 'sext' 'sext_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/2] (1.29ns)   --->   "%state_load_28 = load i14 %state_addr_29" [./instructions.hpp:476]   --->   Operation 74 'load' 'state_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln476 = trunc i256 %state_load_28" [./instructions.hpp:476]   --->   Operation 75 'trunc' 'trunc_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0" [./instructions.hpp:476]   --->   Operation 76 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.35ns)   --->   "%sub_ln476 = sub i62 %sext_ln476, i62 %p_shl" [./instructions.hpp:476]   --->   Operation 77 'sub' 'sub_ln476' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln476_1 = sext i62 %sub_ln476" [./instructions.hpp:476]   --->   Operation 78 'sext' 'sext_ln476_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.36ns)   --->   "%add_ln476 = add i64 %trunc_ln476, i64 %sext_ln476_1" [./instructions.hpp:476]   --->   Operation 79 'add' 'add_ln476' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i64 %add_ln476" [./instructions.hpp:476]   --->   Operation 80 'zext' 'zext_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln476 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_29, i256 %zext_ln476, i32 255" [./instructions.hpp:476]   --->   Operation 81 'store' 'store_ln476' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln476, i32 63" [./instructions.hpp:476]   --->   Operation 82 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.46ns)   --->   "%br_ln476 = br i1 %tmp_216, void, void %split58" [./instructions.hpp:476]   --->   Operation 83 'br' 'br_ln476' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 84 [1/1] (1.36ns)   --->   "%add_ln487 = add i64 %s, i64 18446744073709543424" [./instructions.hpp:487]   --->   Operation 84 'add' 'add_ln487' <Predicate = (!tmp_216)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (1.14ns)   --->   "%icmp_ln487 = icmp_eq  i64 %add_ln487, i64 0" [./instructions.hpp:487]   --->   Operation 85 'icmp' 'icmp_ln487' <Predicate = (!tmp_216)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.46ns)   --->   "%br_ln487 = br i1 %icmp_ln487, void %memset.loop59.preheader, void %split58" [./instructions.hpp:487]   --->   Operation 86 'br' 'br_ln487' <Predicate = (!tmp_216)> <Delay = 0.46>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 87 'trunc' 'empty' <Predicate = (!tmp_216 & !icmp_ln487)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!tmp_216 & !icmp_ln487)> <Delay = 0.46>

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty_236 = phi i64 %empty_237, void %memset.loop59.split, i64 0, void %memset.loop59.preheader"   --->   Operation 89 'phi' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (1.36ns)   --->   "%empty_237 = add i64 %empty_236, i64 1"   --->   Operation 90 'add' 'empty_237' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (1.14ns)   --->   "%exitcond2 = icmp_eq  i64 %empty_236, i64 %add_ln487" [./instructions.hpp:487]   --->   Operation 92 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %exitcond2, void %memset.loop59.split, void %split58.loopexit" [./instructions.hpp:487]   --->   Operation 93 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_238 = trunc i64 %empty_236"   --->   Operation 94 'trunc' 'empty_238' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_239 = trunc i64 %empty_236"   --->   Operation 95 'trunc' 'empty_239' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i19 %empty_238, i19 270400"   --->   Operation 96 'add' 'tmp9' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 97 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_240 = add i19 %tmp9, i19 %trunc_ln60_27" [./execution_state.hpp:60]   --->   Operation 97 'add' 'empty_240' <Predicate = (!exitcond2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 98 [1/1] (0.82ns)   --->   "%empty_241 = add i5 %empty, i5 %empty_239" [./execution_state.hpp:60]   --->   Operation 98 'add' 'empty_241' <Predicate = (!exitcond2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_241" [./execution_state.hpp:60]   --->   Operation 99 'zext' 'p_cast8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.70ns)   --->   "%empty_242 = shl i32 1, i32 %p_cast8" [./execution_state.hpp:60]   --->   Operation 100 'shl' 'empty_242' <Predicate = (!exitcond2)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_240, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 101 'partselect' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%p_cast5_cast = zext i14 %tmp_s" [./execution_state.hpp:60]   --->   Operation 102 'zext' 'p_cast5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%state_addr_30 = getelementptr i256 %state, i64 0, i64 %p_cast5_cast" [./execution_state.hpp:60]   --->   Operation 103 'getelementptr' 'state_addr_30' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_30, i256 0, i32 %empty_242" [./execution_state.hpp:60]   --->   Operation 104 'store' 'store_ln60' <Predicate = (!exitcond2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.46>
ST_14 : Operation 106 [1/1] (0.46ns)   --->   "%br_ln0 = br void %split58"   --->   Operation 106 'br' 'br_ln0' <Predicate = (tmp & !tmp_216 & !icmp_ln487)> <Delay = 0.46>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader, i1 1, void %memset.loop, i1 0, void, i1 0, void %split58.loopexit"   --->   Operation 107 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln491 = ret i1 %retval_0" [./instructions.hpp:491]   --->   Operation 108 'ret' 'ret_ln491' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', ./execution_state.hpp:60) [4]  (0 ns)
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load', ./execution_state.hpp:60) on array 'state' [5]  (1.3 ns)
	'add' operation ('add_ln60', ./execution_state.hpp:60) [7]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [9]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_25', ./execution_state.hpp:60) on array 'state' [10]  (1.3 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_25', ./execution_state.hpp:60) on array 'state' [10]  (1.3 ns)
	'add' operation ('add_ln60_7', ./execution_state.hpp:60) [13]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [15]  (1.3 ns)

 <State 5>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_11', ./execution_state.hpp:60) [16]  (1.06 ns)
	'add' operation ('add_ln60_8', ./execution_state.hpp:60) [18]  (1.12 ns)
	'getelementptr' operation ('state_addr_27', ./execution_state.hpp:60) [21]  (0 ns)
	'load' operation ('state_load_26', ./execution_state.hpp:60) on array 'state' [22]  (1.3 ns)

 <State 6>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln60_9', ./execution_state.hpp:60) [28]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [30]  (1.3 ns)

 <State 7>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_12', ./execution_state.hpp:60) [31]  (1.06 ns)
	'add' operation ('add_ln60_10', ./execution_state.hpp:60) [33]  (1.12 ns)
	'getelementptr' operation ('state_addr_28', ./execution_state.hpp:60) [36]  (0 ns)
	'load' operation ('state_load_27', ./execution_state.hpp:60) on array 'state' [37]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_27', ./execution_state.hpp:60) on array 'state' [37]  (1.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp', ./instructions.hpp:468) to 'check_memory' [42]  (2.87 ns)
	multiplexor before 'phi' operation ('retval_0') [95]  (0.46 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_29', ./instructions.hpp:476) [55]  (0 ns)
	'load' operation ('state_load_28', ./instructions.hpp:476) on array 'state' [56]  (1.3 ns)

 <State 12>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln21', ./instructions.hpp:21) [47]  (1.36 ns)
	'sub' operation ('sub_ln21_3', ./instructions.hpp:21) [50]  (1.34 ns)
	'select' operation ('select_ln21', ./instructions.hpp:21) [53]  (0.38 ns)
	'sub' operation ('sub_ln476', ./instructions.hpp:476) [59]  (1.35 ns)
	'add' operation ('add_ln476', ./instructions.hpp:476) [61]  (1.36 ns)
	'store' operation ('store_ln476', ./instructions.hpp:476) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [63]  (1.3 ns)

 <State 13>: 2.82ns
The critical path consists of the following:
	'phi' operation ('empty_236') with incoming values : ('empty_237') [74]  (0 ns)
	'add' operation ('empty_241', ./execution_state.hpp:60) [84]  (0.825 ns)
	'shl' operation ('empty_242', ./execution_state.hpp:60) [86]  (0.703 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [90]  (1.3 ns)

 <State 14>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0') [95]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
