
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.0.240.2

// ldbanno -n Verilog -o Oscillator_Oscillator_mapvo.vo -w -neg -gui -msgset C:/Users/mucar/OneDrive/Documentos/UFRGS/TCC/Oscilador Lattice/promote.xml Oscillator_Oscillator_map.ncd 
// Netlist created on Thu Aug 17 14:50:42 2023
// Netlist written on Thu Aug 17 14:50:47 2023
// Design is for device LCMXO3LF-6900C
// Design is for package CABGA256
// Design is for performance grade 5

`timescale 1 ns / 1 ps

module RingOscillatorGenerate ( en, run, out3, out5, out7, out101, out1000, 
                                out1001_M, out1001, out4999 );
  input  en;
  output run, out3, out5, out7, out101, out1000, out1001_M, out1001, out4999;
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6137 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n82 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n81 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6138 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6136 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n84 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n83 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg_wen 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 
         , fpga_clock_keep_keep_2, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n85 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n80 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n79 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6139 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6143 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n70 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[13] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 
         , jtaghub16_jrstn, jtaghub16_jtck, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6142 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n72 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n71 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/cnt_contig_reg_wen 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6141 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n74 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n73 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_then_wen 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6140 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n76 
         , \num_then_reg[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n75 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n78 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n77 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6150 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_pre_trig_frm[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6149 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6148 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_4999 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[6] 
         , \RingOscillatorGenerate_reveal_coretop_instance/n7236 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34_adj_5010 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35_adj_5009 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6146 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36_adj_5008 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37_adj_5007 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6145 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38_adj_5006 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39_adj_5005 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6144 
         , \RingOscillatorGenerate_reveal_coretop_instance/n3521 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n14 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_5004 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_d1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6130 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6131 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6571 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7282 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6129 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n41 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_post_trig_frm[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[5] 
         , \xo2chub/er1_shift_reg[8] , \xo2chub/er1_shift_reg[7] , 
         jtaghub16_jupdate, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6135 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n30 
         , \xo2chub/ip_enable[3] , \xo2chub/ip_enable[4] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[3] 
         , \xo2chub/er1_shift_reg[6] , \xo2chub/er1_shift_reg[5] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6134 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n32 
         , \xo2chub/ip_enable[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n31 
         , \xo2chub/ip_enable[2] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[1] 
         , \xo2chub/er1_shift_reg[18] , \xo2chub/er1_shift_reg[17] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6133 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n34 
         , \xo2chub/ip_enable[13] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n33 
         , \xo2chub/ip_enable[14] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_43 
         , \RingOscillatorGenerate_reveal_coretop_instance/addr_15 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n35 
         , \xo2chub/bit_count[0] , \xo2chub/bit_count15 , \xo2chub/bit_count , 
         \xo2chub/bit_count_s[0] , \xo2chub/bit_count_cry[0] , 
         \xo2chub/id_enable , \xo2chub/rom_dout , \xo2chub/er1_shift_reg[20] , 
         \xo2chub/er1_shift_reg[19] , \xo2chub/er1_shift_reg8 , 
         \xo2chub/jtdo2_int_prm_2_0 , \xo2chub/jtdo2_int , 
         jtaghub16_ip_enable0, 
         \RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0] , 
         jtaghub16_jtdi, \xo2chub/er1_shift_reg[2] , 
         \xo2chub/jtdo2_int_prm_4_0 , \xo2chub/er1_shift_reg[1] , 
         \xo2chub/er1_shift_reg[4] , \xo2chub/er1_shift_reg[3] , 
         \xo2chub/jtdo2_int_prm_6_0 , \xo2chub/ip_enable[5] , 
         \xo2chub/jtdo2_int_prm_8_0 , \xo2chub/ip_enable[6] , 
         \xo2chub/ip_enable[7] , \xo2chub/jtdo2_int_prm_10_0 , 
         \xo2chub/ip_enable[8] , \xo2chub/ip_enable[9] , 
         \xo2chub/er1_shift_reg[12] , \xo2chub/er1_shift_reg[11] , 
         \xo2chub/jtdo2_int_prm_12_0 , \xo2chub/er1_shift_reg[10] , 
         \xo2chub/ip_enable[10] , \xo2chub/ip_enable[11] , 
         \xo2chub/er1_shift_reg[14] , \xo2chub/er1_shift_reg[13] , 
         \xo2chub/jtdo2_int_prm_14_0 , \xo2chub/ip_enable[12] , 
         \xo2chub/er1_shift_reg[16] , \xo2chub/er1_shift_reg[15] , 
         \xo2chub/jtdo2_int_prm_16_0 , \xo2chub/rom_rd_addr[7] , 
         jtaghub16_jshift, \xo2chub/rom_rd_addr_s[7] , 
         \xo2chub/rom_rd_addr_cry[6] , \xo2chub/rom_rd_addr[6] , 
         \xo2chub/rom_rd_addr[5] , \xo2chub/rom_rd_addr_s[6] , 
         \xo2chub/rom_rd_addr_s[5] , \xo2chub/rom_rd_addr_cry[4] , 
         \xo2chub/rom_rd_addr[4] , \xo2chub/rom_rd_addr[3] , 
         \xo2chub/rom_rd_addr_s[4] , \xo2chub/rom_rd_addr_s[3] , 
         \xo2chub/rom_rd_addr_cry[2] , \xo2chub/rom_rd_addr[2] , 
         \xo2chub/rom_rd_addr[1] , \xo2chub/rom_rd_addr_s[2] , 
         \xo2chub/rom_rd_addr_s[1] , \xo2chub/rom_rd_addr_cry[0] , 
         \xo2chub/rom_rd_addr[0] , \xo2chub/rom_rd_addr_s[0] , 
         \xo2chub/bit_count[4] , \xo2chub/bit_count[3] , 
         \xo2chub/bit_count_s[4] , \xo2chub/bit_count_s[3] , 
         \xo2chub/bit_count_cry[2] , \xo2chub/bit_count[2] , 
         \xo2chub/bit_count[1] , \xo2chub/bit_count_s[2] , 
         \xo2chub/bit_count_s[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clear_N_4969 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 
         , jtaghub16_jce2, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n42 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n43 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n40 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n41 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n38 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n39 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d3 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d4 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d5 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_3__N_4070 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6701 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend_N_4334 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d3 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d5 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d6 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d4 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_3__N_4064 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/even_parity 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_N_4286 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker_N_4281 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_28 
         , \RingOscillatorGenerate_reveal_coretop_instance/n7227 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w 
         , n7258, n7246, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[35] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[35] 
         , n6793, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[15] 
         , \RingOscillatorGenerate_reveal_coretop_instance/trace_dout[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n7262 , 
         \RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n7238 , 
         \RingOscillatorGenerate_reveal_coretop_instance/trace_dout[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n142 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/te_prog_din[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7270 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7269 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block_N_4323 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n1526 
         , \RingOscillatorGenerate_reveal_coretop_instance/n2383 , \tm_crc[3] , 
         \RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 , 
         \tm_crc[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[13] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[13] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 
         , \tt_crc[3] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en 
         , \tt_crc[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[4] 
         , \tt_crc[6] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[11] 
         , \tt_crc[10] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[14] 
         , \tt_crc[13] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7234 
         , n7520, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2256 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr_N_4309 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_106 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en_N_4297 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_90 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_N_4226 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d3 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n811 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6683 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6606 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n808 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7188 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7276 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7224 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n807 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7264 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7242 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n3862 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7091 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_3__N_4653[3] 
         , run_N, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/state_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6330 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_5 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_N_4951 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7230 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1_N_4961 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture_N_4974 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_24 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_23 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2648 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_87 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[-1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2924 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_N_4940 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_88 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg_N_4946 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_27 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n72 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr_0__N_4742 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_90 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n8 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2281 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2263 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2279 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2271 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2277 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg_15__N_4754 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_89 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6604 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[6] 
         , n7525, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6290 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6634 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n48 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n49 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46_adj_5001 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n47 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44_adj_5003 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45_adj_5002 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43_adj_5000 
         , \ring4999/notGate[1800] , \ring1001/notGate[786] , 
         out4999_N_keep_keep_10, out1001_N_keep_keep_12, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr_0__N_4730 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7281 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr_0__N_4748 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_86 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trigger_reg 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_N_4980 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_2__N_4452[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_63 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt_2__N_4452[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2657 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4682 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4686 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_read 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7292 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n340 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7497 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n18 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n19 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n102 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n103 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n100 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n101 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n98 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n99 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n96 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n97 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n94 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n95 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n92 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n93 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[13] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n90 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n91 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[15] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n88 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n89 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2378 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7273 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active_N_4607 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_start_d1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_wr_bit_cntr_0__N_4420 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_0__N_4441 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n25 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6221 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_out[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7109 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n1621 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7523 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7283 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/c 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_out[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n1108 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_crc[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6417 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[1] 
         , n274, \addr_15__N_4138[0] , n6799, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n8 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n17 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] 
         , \addr_15__N_4138[1] , n6787, n17, n6, n5, \addr_15__N_4138[2] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[3] 
         , n7225, \addr_15__N_4138[4] , \rd_dout_tm[6] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[8] 
         , \rd_dout_tm[13] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[9] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[10] 
         , \rd_dout_tm[10] , \addr_15__N_4138[9] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[12] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[13] 
         , \addr_15__N_4138[12] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n293 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[13] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[14] 
         , \RingOscillatorGenerate_reveal_coretop_instance/trace_dout[3] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n140 , 
         \RingOscillatorGenerate_reveal_coretop_instance/trace_dout[2] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n141 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[2] , 
         \RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] , 
         \RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n7250 , 
         \RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout_3__N_4118[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[3] , 
         \RingOscillatorGenerate_reveal_coretop_instance/n23 , 
         \RingOscillatorGenerate_reveal_coretop_instance/n7261 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt_2__N_4212[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_7 , 
         \RingOscillatorGenerate_reveal_coretop_instance/tm_shift_en , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6707 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7295 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2349 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_ptr_out[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm_15__N_4824[3] 
         , \rd_dout_tm[3] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n788 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[8] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[10] 
         , \tm_crc[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6_adj_4985 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7226 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n5 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[13] 
         , \ring7/notGate[4] , \xo2chub/jce1 , \xo2chub/jtdo1_1_0 , 
         \xo2chub/jce1_d1 , out7_c, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7050 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7268 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig_15__N_4342[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6758 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7186 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7130 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7289 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7133 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7244 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7057 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7298 
         , n3762, \rd_dout_te[0][0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6779 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4217 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[3] 
         , \xo2chub/genblk1.jtaghub_rom_0_0_0_f5a , 
         \xo2chub/genblk1.jtaghub_rom_0_0_1_f5b , \xo2chub/id_enable_0_sqmuxa , 
         \xo2chub/genblk1.jtaghub_rom_0_0_f5a , 
         \xo2chub/genblk1.jtaghub_rom_0_1_f5b , 
         \xo2chub/genblk1.jtaghub_rom_0_1_0_f5a , GND_net, 
         \xo2chub/genblk1.jtaghub_rom_0_f5a , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[2] 
         , \xo2chub/genblk1.jtaghub_rom_1_f5b , 
         \xo2chub/genblk1.jtaghub_rom_1_0_0_f5a , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n9 
         , \xo2chub/genblk1.jtaghub_rom_1_0_f5a , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n12 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_62 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n28 
         , \ring7/notGate[0] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_91 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0] 
         , \ring1001/notGate[334] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 
         , \ring4999/notGate[776] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_92 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n158 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n4 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[32] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6575 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6894 
         , n7252, \addr[8] , \addr[9] , n7251, n4, 
         \RingOscillatorGenerate_reveal_coretop_instance/n74 , 
         \xo2chub/er1_shift_reg[9] , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_first_rd_d2 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtck_N_4047_enable_32 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n4 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n7284 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7271 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[2] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6699 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[5] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6653 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7233 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n22 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n30 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n18 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n26 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n17 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[3] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_3__N_4668 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg2[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_64 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7263 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_15 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6577 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7183 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7054 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[11] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[10] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6635 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7240 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_out[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[33] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2416 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7255 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7279 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_19 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7245 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[7] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[6] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n10 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6771 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_16 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7253 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4514 
         , \xo2chub/jtdo1_1_1 , \xo2chub/jtdo1 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_27 
         , \xo2chub/jtdo2 , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d2[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[1] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[0] 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_41 
         , VCCI;


    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_0
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_0 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[3] )
    , 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6137 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n82 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n81 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6138 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_1
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_1 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[1] )
    , 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6136 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n84 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n83 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6137 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_2
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_2 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg_wen )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n85 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6136 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_3
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_3 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[5] )
    , 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6138 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n80 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n79 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6139 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_4
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_4 
    ( 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[15] )
    , 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6143 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n70 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_5
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_5 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[14] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[13] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6142 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n72 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n71 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6143 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_6
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_6 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[11] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/cnt_contig_reg_wen )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6141 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n74 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n73 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6142 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_7
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_7 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[10] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[9] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_then_wen )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6140 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n76 )
    , .Q0(\num_then_reg[0] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n75 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6141 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_8
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_8 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[8] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[7] )
    , 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6139 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n78 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n77 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6140 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_9
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_9 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6150 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_pre_trig_frm[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_10
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_10 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6149 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[1] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6150 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_11
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_11 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6148 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6149 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_12
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_12 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_4999 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[5] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6148 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_13
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_13 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[6] )
    , .C1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[5] )
    , .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34_adj_5010 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35_adj_5009 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6146 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35_adj_5009 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[5] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34_adj_5010 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[6] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_14
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_14 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[4] )
    , .C1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[3] )
    , .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36_adj_5008 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37_adj_5007 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6145 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37_adj_5007 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[3] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36_adj_5008 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[4] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6146 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_15
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_15 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[2] )
    , .C1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[1] )
    , .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38_adj_5006 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39_adj_5005 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6144 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39_adj_5005 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[1] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38_adj_5006 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[2] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6145 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_16
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_16 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/n3521 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n14 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_5004 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_d1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_5004 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[0] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6144 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_17
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_17 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[3] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6130 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[1] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6131 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_18
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_18 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6571 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7282 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[5] )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6129 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_19
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_19 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6129 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6130 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_20
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_20 
    ( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[5] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6131 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n41 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_post_trig_frm[3] )
    );
  SLICE_21 SLICE_21( 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[5] )
    , .M1(\xo2chub/er1_shift_reg[8] ), .M0(\xo2chub/er1_shift_reg[7] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6135 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n30 )
    , .Q0(\xo2chub/ip_enable[3] ), .Q1(\xo2chub/ip_enable[4] ));
  SLICE_22 SLICE_22( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[3] )
    , .M1(\xo2chub/er1_shift_reg[6] ), .M0(\xo2chub/er1_shift_reg[5] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6134 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n32 )
    , .Q0(\xo2chub/ip_enable[1] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n31 )
    , .Q1(\xo2chub/ip_enable[2] ), 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6135 )
    );
  SLICE_23 SLICE_23( 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[1] )
    , .M1(\xo2chub/er1_shift_reg[18] ), .M0(\xo2chub/er1_shift_reg[17] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6133 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n34 )
    , .Q0(\xo2chub/ip_enable[13] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n33 )
    , .Q1(\xo2chub/ip_enable[14] ), 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6134 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_24
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_24 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_43 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n35 )
    , 
    .FCO(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6133 )
    );
  xo2chub_SLICE_25 \xo2chub/SLICE_25 ( .C1(\xo2chub/bit_count[0] ), 
    .B1(\xo2chub/bit_count15 ), .A1(\xo2chub/bit_count ), 
    .B0(\xo2chub/bit_count ), .DI1(\xo2chub/bit_count_s[0] ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .F1(\xo2chub/bit_count_s[0] ), 
    .Q1(\xo2chub/bit_count[0] ), .FCO(\xo2chub/bit_count_cry[0] ));
  xo2chub_SLICE_26 \xo2chub/SLICE_26 ( .B0(\xo2chub/id_enable ), 
    .A0(\xo2chub/rom_dout ), .M1(\xo2chub/er1_shift_reg[20] ), 
    .M0(\xo2chub/er1_shift_reg[19] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_2_0 ), .Q0(\xo2chub/er1_shift_reg[18] ), 
    .F1(\xo2chub/jtdo2_int ), .Q1(\xo2chub/er1_shift_reg[19] ));
  xo2chub_SLICE_27 \xo2chub/SLICE_27 ( .B1(jtaghub16_ip_enable0), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0] ), 
    .B0(\xo2chub/ip_enable[1] ), .M1(jtaghub16_jtdi), 
    .M0(\xo2chub/er1_shift_reg[2] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_4_0 ), .Q0(\xo2chub/er1_shift_reg[1] ), 
    .Q1(\xo2chub/er1_shift_reg[20] ), .FCO(\xo2chub/jtdo2_int_prm_2_0 ));
  xo2chub_SLICE_28 \xo2chub/SLICE_28 ( .B1(\xo2chub/ip_enable[2] ), 
    .B0(\xo2chub/ip_enable[3] ), .M1(\xo2chub/er1_shift_reg[4] ), 
    .M0(\xo2chub/er1_shift_reg[3] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_6_0 ), .Q0(\xo2chub/er1_shift_reg[2] ), 
    .Q1(\xo2chub/er1_shift_reg[3] ), .FCO(\xo2chub/jtdo2_int_prm_4_0 ));
  xo2chub_SLICE_29 \xo2chub/SLICE_29 ( .B1(\xo2chub/ip_enable[4] ), 
    .B0(\xo2chub/ip_enable[5] ), .M1(\xo2chub/er1_shift_reg[6] ), 
    .M0(\xo2chub/er1_shift_reg[5] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_8_0 ), .Q0(\xo2chub/er1_shift_reg[4] ), 
    .Q1(\xo2chub/er1_shift_reg[5] ), .FCO(\xo2chub/jtdo2_int_prm_6_0 ));
  xo2chub_SLICE_30 \xo2chub/SLICE_30 ( .B1(\xo2chub/ip_enable[6] ), 
    .B0(\xo2chub/ip_enable[7] ), .M1(\xo2chub/er1_shift_reg[8] ), 
    .M0(\xo2chub/er1_shift_reg[7] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_10_0 ), .Q0(\xo2chub/er1_shift_reg[6] ), 
    .Q1(\xo2chub/er1_shift_reg[7] ), .FCO(\xo2chub/jtdo2_int_prm_8_0 ));
  xo2chub_SLICE_31 \xo2chub/SLICE_31 ( .B1(\xo2chub/ip_enable[8] ), 
    .B0(\xo2chub/ip_enable[9] ), .M1(\xo2chub/er1_shift_reg[12] ), 
    .M0(\xo2chub/er1_shift_reg[11] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_12_0 ), .Q0(\xo2chub/er1_shift_reg[10] ), 
    .Q1(\xo2chub/er1_shift_reg[11] ), .FCO(\xo2chub/jtdo2_int_prm_10_0 ));
  xo2chub_SLICE_32 \xo2chub/SLICE_32 ( .B1(\xo2chub/ip_enable[10] ), 
    .B0(\xo2chub/ip_enable[11] ), .M1(\xo2chub/er1_shift_reg[14] ), 
    .M0(\xo2chub/er1_shift_reg[13] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_14_0 ), .Q0(\xo2chub/er1_shift_reg[12] ), 
    .Q1(\xo2chub/er1_shift_reg[13] ), .FCO(\xo2chub/jtdo2_int_prm_12_0 ));
  xo2chub_SLICE_33 \xo2chub/SLICE_33 ( .B1(\xo2chub/ip_enable[12] ), 
    .B0(\xo2chub/ip_enable[13] ), .M1(\xo2chub/er1_shift_reg[16] ), 
    .M0(\xo2chub/er1_shift_reg[15] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/jtdo2_int_prm_16_0 ), .Q0(\xo2chub/er1_shift_reg[14] ), 
    .Q1(\xo2chub/er1_shift_reg[15] ), .FCO(\xo2chub/jtdo2_int_prm_14_0 ));
  xo2chub_SLICE_34 \xo2chub/SLICE_34 ( .B1(\xo2chub/ip_enable[14] ), 
    .M1(\xo2chub/er1_shift_reg[18] ), .M0(\xo2chub/er1_shift_reg[17] ), 
    .CE(\xo2chub/er1_shift_reg8 ), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .Q0(\xo2chub/er1_shift_reg[16] ), .Q1(\xo2chub/er1_shift_reg[17] ), 
    .FCO(\xo2chub/jtdo2_int_prm_16_0 ));
  xo2chub_SLICE_35 \xo2chub/SLICE_35 ( .B0(\xo2chub/rom_rd_addr[7] ), 
    .A0(jtaghub16_jshift), .DI0(\xo2chub/rom_rd_addr_s[7] ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .FCI(\xo2chub/rom_rd_addr_cry[6] ), .F0(\xo2chub/rom_rd_addr_s[7] ), 
    .Q0(\xo2chub/rom_rd_addr[7] ));
  xo2chub_SLICE_36 \xo2chub/SLICE_36 ( .B1(\xo2chub/rom_rd_addr[6] ), 
    .A1(jtaghub16_jshift), .B0(\xo2chub/rom_rd_addr[5] ), 
    .A0(jtaghub16_jshift), .DI1(\xo2chub/rom_rd_addr_s[6] ), 
    .DI0(\xo2chub/rom_rd_addr_s[5] ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .FCI(\xo2chub/rom_rd_addr_cry[4] ), 
    .F0(\xo2chub/rom_rd_addr_s[5] ), .Q0(\xo2chub/rom_rd_addr[5] ), 
    .F1(\xo2chub/rom_rd_addr_s[6] ), .Q1(\xo2chub/rom_rd_addr[6] ), 
    .FCO(\xo2chub/rom_rd_addr_cry[6] ));
  xo2chub_SLICE_37 \xo2chub/SLICE_37 ( .B1(\xo2chub/rom_rd_addr[4] ), 
    .A1(jtaghub16_jshift), .B0(\xo2chub/rom_rd_addr[3] ), 
    .A0(jtaghub16_jshift), .DI1(\xo2chub/rom_rd_addr_s[4] ), 
    .DI0(\xo2chub/rom_rd_addr_s[3] ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .FCI(\xo2chub/rom_rd_addr_cry[2] ), 
    .F0(\xo2chub/rom_rd_addr_s[3] ), .Q0(\xo2chub/rom_rd_addr[3] ), 
    .F1(\xo2chub/rom_rd_addr_s[4] ), .Q1(\xo2chub/rom_rd_addr[4] ), 
    .FCO(\xo2chub/rom_rd_addr_cry[4] ));
  xo2chub_SLICE_38 \xo2chub/SLICE_38 ( .B1(\xo2chub/rom_rd_addr[2] ), 
    .A1(jtaghub16_jshift), .B0(\xo2chub/rom_rd_addr[1] ), 
    .A0(jtaghub16_jshift), .DI1(\xo2chub/rom_rd_addr_s[2] ), 
    .DI0(\xo2chub/rom_rd_addr_s[1] ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .FCI(\xo2chub/rom_rd_addr_cry[0] ), 
    .F0(\xo2chub/rom_rd_addr_s[1] ), .Q0(\xo2chub/rom_rd_addr[1] ), 
    .F1(\xo2chub/rom_rd_addr_s[2] ), .Q1(\xo2chub/rom_rd_addr[2] ), 
    .FCO(\xo2chub/rom_rd_addr_cry[2] ));
  xo2chub_SLICE_39 \xo2chub/SLICE_39 ( .B1(\xo2chub/rom_rd_addr[0] ), 
    .A1(jtaghub16_jshift), .B0(jtaghub16_jshift), 
    .DI1(\xo2chub/rom_rd_addr_s[0] ), .M0(jtaghub16_jshift), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .Q0(\xo2chub/bit_count ), 
    .F1(\xo2chub/rom_rd_addr_s[0] ), .Q1(\xo2chub/rom_rd_addr[0] ), 
    .FCO(\xo2chub/rom_rd_addr_cry[0] ));
  xo2chub_SLICE_40 \xo2chub/SLICE_40 ( .B1(\xo2chub/bit_count[4] ), 
    .A1(\xo2chub/bit_count ), .B0(\xo2chub/bit_count[3] ), 
    .A0(\xo2chub/bit_count ), .DI1(\xo2chub/bit_count_s[4] ), 
    .DI0(\xo2chub/bit_count_s[3] ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .FCI(\xo2chub/bit_count_cry[2] ), 
    .F0(\xo2chub/bit_count_s[3] ), .Q0(\xo2chub/bit_count[3] ), 
    .F1(\xo2chub/bit_count_s[4] ), .Q1(\xo2chub/bit_count[4] ));
  xo2chub_SLICE_41 \xo2chub/SLICE_41 ( .B1(\xo2chub/bit_count[2] ), 
    .A1(\xo2chub/bit_count ), .B0(\xo2chub/bit_count[1] ), 
    .A0(\xo2chub/bit_count ), .DI1(\xo2chub/bit_count_s[2] ), 
    .DI0(\xo2chub/bit_count_s[1] ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .FCI(\xo2chub/bit_count_cry[0] ), 
    .F0(\xo2chub/bit_count_s[1] ), .Q0(\xo2chub/bit_count[1] ), 
    .F1(\xo2chub/bit_count_s[2] ), .Q1(\xo2chub/bit_count[2] ), 
    .FCO(\xo2chub/bit_count_cry[2] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_51
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_51 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clear_N_4969 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clear_N_4969 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_55
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_55 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n34 )
    , .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n35 )
    , .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n42 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n43 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n43 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n42 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_56
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_56 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n32 )
    , .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n33 )
    , .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n40 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n41 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n41 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n40 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_57
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_57 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n30 )
    , .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n31 )
    , .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n38 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n39 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n39 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n38 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_58
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_58 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .C1(jtaghub16_ip_enable0), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d1 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d2 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_61
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_61 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d3 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d4 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d5 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d2 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_3__N_4070 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[0] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_3__N_4070 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[0] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_62
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_62 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_43 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6701 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend_N_4334 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend_N_4334 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6701 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_66
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_66 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .C1(jtaghub16_ip_enable0), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d1 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_43 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d2 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_69
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_69 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d3 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d5 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d2 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d6 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d4 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_3__N_4064 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[0] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_3__N_4064 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_71
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/even_parity )
    , .B1(jtaghub16_ip_enable0), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215 )
    , .C0(jtaghub16_ip_enable0), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_N_4286 )
    , .M0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_N_4286 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_72
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_72 
    ( .D1(jtaghub16_jshift), .C1(jtaghub16_jce2), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker )
    , .C0(jtaghub16_jtdi), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker_N_4281 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_28 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker_N_4281 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker )
    , .F1(\RingOscillatorGenerate_reveal_coretop_instance/n7227 ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_77
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_77 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .B1(n7258), .A1(n7246), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , .C0(jtaghub16_jtdi), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[35] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[35] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[35] )
    , .F1(n6793), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[15] )
    );
  RingOscillatorGenerate_reveal_coretop_instance_SLICE_78 
    \RingOscillatorGenerate_reveal_coretop_instance/SLICE_78 ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[0] ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[1] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[1] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/n142 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[0] )
    , .M1(jtaghub16_jtdi), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[0] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0] )
    , .F1(\RingOscillatorGenerate_reveal_coretop_instance/n142 ), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/te_prog_din[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_79
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_79 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7270 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7269 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block_N_4323 )
    , .B0(jtaghub16_ip_enable0), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n1526 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n1526 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block_N_4323 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_80
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_80 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\tm_crc[3] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\tm_crc[1] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[4] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[4] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[4] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_81
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_81 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[5] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[4] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[6] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[5] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[5] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[5] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[6] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[6] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_82
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_82 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[7] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[6] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[8] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[7] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[7] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[7] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[8] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[8] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_83
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_83 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[9] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[8] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[10] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[9] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[9] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[9] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[10] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[10] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_84
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_84 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[11] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[10] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[12] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[11] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[11] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[11] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[12] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[12] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_85
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_85 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[13] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[12] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[14] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[13] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[13] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[13] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[14] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[14] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_86
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_86 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[14] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[15] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[15] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[15] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_87
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_87 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .C1(\tt_crc[3] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .C0(\tt_crc[0] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[4] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[1] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[1] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[1] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[4] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[4] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_88
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_88 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .C1(\tt_crc[6] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[4] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[7] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[5] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[5] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[5] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[7] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[7] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_89
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_89 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[8] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[7] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[9] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[8] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[8] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[8] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[9] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[9] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_90
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_90 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[11] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .C0(\tt_crc[10] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[12] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[11] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[11] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[11] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[12] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[12] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_91
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_91 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[14] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .C0(\tt_crc[13] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[15] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[14] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[14] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[14] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[15] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[15] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_92
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_92 
    ( .D1(n7258), .C1(n7246), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7234 )
    , .A1(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2256 )
    , .B0(jtaghub16_jshift), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr_N_4309 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_106 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr_N_4309 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2256 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_93
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_93 
    ( .B1(jtaghub16_jshift), .A1(jtaghub16_jce2), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en_N_4297 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_90 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en_N_4297 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_98
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_98 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/even_parity )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_N_4226 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_N_4226 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d3 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_99
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_99 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n811 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6683 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6606 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[0] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[0] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[1] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_100
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_100 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n808 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[4] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7188 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[2] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[4] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[4] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[4] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_101
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_101 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7276 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7224 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n807 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[5] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[7] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[5] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[5] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[5] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[7] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[7] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_102
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_102 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7276 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7224 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7264 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7242 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[12] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[9] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[9] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[9] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[12] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[12] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_104
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_104 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n3862 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n3862 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7091 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_3__N_4653[3] )
    , .M1(run_N), 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_3__N_4653[3] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[3] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7091 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_105
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_105 
    ( 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , .B0(\num_then_reg[0] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/state_cntr[0] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6330 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_5 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6330 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/state_cntr[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_108
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_108 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_N_4951 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_N_4951 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_109
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_109 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7230 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7230 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1_N_4961 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1_N_4961 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_110
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_110 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture_N_4974 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_24 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture_N_4974 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_111
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_111 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_23 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2648 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_87 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2648 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_87 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_112
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_112 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[-1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2924 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_N_4940 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_88 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_N_4940 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2924 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_113
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_113 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg_N_4946 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_27 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg_N_4946 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_27 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_116
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_116 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n72 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr_0__N_4742 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_90 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr_0__N_4742 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n72 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_123
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_123 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n8 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[1] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[0] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[1] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_124
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_124 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2281 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_post_trig_frm[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2263 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[3] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[3] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_125
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_125 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2279 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[5] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2271 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[5] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[4] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[5] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_126
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_126 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2277 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_60 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_6__N_4884[6] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2899 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_127
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_127 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[2] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[4] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[5] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7282 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6571 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg_15__N_4754 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_89 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg_15__N_4754 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6571 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_128
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_128 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[0] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[1] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_129
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_129 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_pre_trig_frm[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6604 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[3] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[3] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_130
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_130 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[5] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n41 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[5] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[4] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[5] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_131
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_131 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7223 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_6__N_4877[6] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7229 )
    );
  SLICE_132 SLICE_132( .DI0(n7525), 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(n7525), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_136
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_136 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6290 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6634 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6634 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6290 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_137
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_137 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n39 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n40_adj_4999 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n48 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n49 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n49 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n48 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_138
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_138 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n37 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n38 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46_adj_5001 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n47 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n47 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n46_adj_5001 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_139
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_139 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n35 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n36 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44_adj_5003 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45_adj_5002 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n45_adj_5002 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44_adj_5003 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_140
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_140 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n34 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43_adj_5000 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n43_adj_5000 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7243 )
    );
  SLICE_142 SLICE_142( .B1(run_N), .A1(\ring4999/notGate[1800] ), .B0(run_N), 
    .A0(\ring1001/notGate[786] ), .DI1(out4999_N_keep_keep_10), 
    .DI0(out1001_N_keep_keep_12), 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(out1001_N_keep_keep_12), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[2] )
    , .F1(out4999_N_keep_keep_10), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_143
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_143 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7230 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr_0__N_4730 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_27 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr_0__N_4730 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7230 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_144
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_144 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7281 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr_0__N_4748 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_86 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr_0__N_4748 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_150
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_150 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg_15__N_4754 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trigger_reg )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_N_4980 )
    , .M1(run_N), 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_N_4980 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_89 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_152
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_152 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_2__N_4452[0] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_2__N_4452[0] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_63 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_153
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_153 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt_2__N_4452[2] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2657 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_63 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2657 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt_2__N_4452[2] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_158
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_158 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4682 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4686 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4682 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_read )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_161
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7292 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7292 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_162
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_162 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n340 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7497 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n340 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n2 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[1] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n18 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n19 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n19 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n18 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[2] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_166
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_166 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n84 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[1] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n85 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n102 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n103 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n103 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n102 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_167
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_167 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n82 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n83 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n100 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n101 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n101 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n100 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_168
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_168 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n80 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[5] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n81 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[4] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n98 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n99 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n99 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n98 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_169
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_169 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n78 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[7] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n79 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[6] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n96 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n97 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n97 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n96 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[7] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_170
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_170 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n76 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[9] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n77 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[8] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n94 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n95 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n95 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[8] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n94 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[9] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_171
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_171 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n74 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[11] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n75 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[10] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n92 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n93 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n93 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[10] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n92 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[11] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_172
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_172 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n72 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[13] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n73 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[12] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n90 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n91 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n91 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[12] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n90 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[13] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_173
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_173 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n70 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[15] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n71 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[14] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n88 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n89 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n89 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[14] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n88 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[15] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_182
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_182 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2378 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7273 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active_N_4607 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active_N_4607 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2378 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_184
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_184 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_start_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7273 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_wr_bit_cntr_0__N_4420 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2378 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_0__N_4441 )
    , .M1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_0__N_4441 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7273 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_start_d1 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_185
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_185 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/state_cntr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , .B0(\num_then_reg[0] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n25 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6221 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6221 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_out[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tu_0_SLICE_189
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7109 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n1621 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7523 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7283 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/c )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[2] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/c )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_out[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_190
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_190 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n1108 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n1108 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trigger_reg )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n340 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_191
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_191 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[1] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_crc[2] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_192
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6290 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block_N_4323 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6417 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n6417 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 )
    );
  SLICE_193 SLICE_193( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .C0(n7246), 
    .B0(\tm_crc[1] ), .A0(n274), .DI0(\addr_15__N_4138[0] ), .M0(n6799), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .OFX0(\addr_15__N_4138[0] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    );
  SLICE_194 SLICE_194( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n8 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n17 )
    , .B1(n7246), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7234 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , .DI0(\addr_15__N_4138[1] ), .M0(n6787), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .OFX0(\addr_15__N_4138[1] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    );
  SLICE_195 SLICE_195( .D1(n17), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n6), 
    .C0(n7520), .B0(n5), .A0(\tt_crc[3] ), .DI0(\addr_15__N_4138[2] ), 
    .M0(n6793), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .OFX0(\addr_15__N_4138[2] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_196
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[4] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[4] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[4] )
    , .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[3] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[3] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    );
  SLICE_197 SLICE_197( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[5] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[5] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[5] )
    , .A0(n7258), .DI0(\addr_15__N_4138[4] ), .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .OFX0(\addr_15__N_4138[4] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_198
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[6] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .D0(\tt_crc[6] ), .C0(\rd_dout_tm[6] ), .B0(n7258), .A0(n7520), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[5] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[5] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_199
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[7] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[7] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[7] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[7] )
    , .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[6] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[6] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_200
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[8] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[8] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[8] )
    , .B0(\rd_dout_tm[13] ), .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[7] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[7] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[7] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_201
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[9] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[9] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[9] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[9] )
    , .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[8] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[8] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[8] )
    );
  SLICE_202 SLICE_202( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[10] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[10] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .D0(\rd_dout_tm[10] ), .C0(n7258), .B0(\tt_crc[10] ), .A0(n7520), 
    .DI0(\addr_15__N_4138[9] ), .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), .OFX0(\addr_15__N_4138[9] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[9] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_203
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[11] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[11] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[11] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[9] )
    , .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[10] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[10] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[10] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_204
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[12] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[12] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[12] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[12] )
    , .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[11] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[11] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[11] )
    );
  SLICE_205 SLICE_205( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[13] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[13] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .D0(\rd_dout_tm[13] ), .C0(n7258), .B0(\tt_crc[13] ), .A0(n7520), 
    .DI0(\addr_15__N_4138[12] ), .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\addr_15__N_4138[12] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[12] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_206
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_206 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4 )
    , .C1(n7246), .B1(n7258), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[14] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[14] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n293 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[13] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[13] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[13] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n293 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_207
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[15] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[15] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), .D0(n7520), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[15] )
    , .B0(\rd_dout_tm[13] ), .A0(n7258), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[14] )
    , .M0(n7225), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15__N_4138[14] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[14] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_209
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_209 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[3] ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/n140 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[2] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/n141 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[2] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[1] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[1] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[1] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_3__N_4118[2] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[2] ));
  RingOscillatorGenerate_reveal_coretop_instance_SLICE_210 
    \RingOscillatorGenerate_reveal_coretop_instance/SLICE_210 ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n7250 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[3] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout_3__N_4118[3] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout_3__N_4118[3] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[3] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/n7250 ));
  RingOscillatorGenerate_reveal_coretop_instance_SLICE_212 
    \RingOscillatorGenerate_reveal_coretop_instance/SLICE_212 ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , .C1(\RingOscillatorGenerate_reveal_coretop_instance/n23 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .D0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7250 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7227 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/n7261 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt_2__N_4212[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_7 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt_2__N_4212[0] )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[1] )
    , .Q1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] ));
  RingOscillatorGenerate_reveal_coretop_instance_SLICE_213 
    \RingOscillatorGenerate_reveal_coretop_instance/SLICE_213 ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/tm_shift_en ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7261 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/n7227 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_7 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_2__N_4212[2] )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/n7261 ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_219
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_219 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6707 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[6] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7295 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2349 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_ptr_out[3] )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[6] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm_15__N_4824[3] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm_15__N_4824[3] )
    , .Q0(\rd_dout_tm[3] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[6] )
    , .Q1(\rd_dout_tm[6] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_220
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_220 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7264 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7242 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n788 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[8] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[10] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[10] )
    , .Q0(\rd_dout_tm[10] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_15__N_4824[8] )
    , .Q1(\rd_dout_tm[13] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_221
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_221 
    ( .D1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C1(\tm_crc[0] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257 )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[1] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[0] )
    , .Q0(\tm_crc[0] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[1] )
    , .Q1(\tm_crc[1] ));
  RingOscillatorGenerate_reveal_coretop_instance_SLICE_222 
    \RingOscillatorGenerate_reveal_coretop_instance/SLICE_222 ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .B1(jtaghub16_ip_enable0), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[2] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[3] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_15__N_4122[3] )
    , .Q0(\tm_crc[3] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_54 ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_223
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_223 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_crc[2] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6_adj_4985 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7226 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n5 )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[3] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[0] )
    , .Q0(\tt_crc[0] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[3] )
    , .Q1(\tt_crc[3] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_224
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_224 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[9] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[5] )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[10] )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[6] )
    , .Q0(\tt_crc[6] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[10] )
    , .Q1(\tt_crc[10] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_225
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_225 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[12] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .DI0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[13] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_15__N_4174[13] )
    , .Q0(\tt_crc[13] ));
  SLICE_245 SLICE_245( .B1(run_N), .A1(\ring7/notGate[4] ), 
    .C0(\xo2chub/er1_shift_reg[1] ), .B0(\xo2chub/bit_count[1] ), 
    .A0(\xo2chub/bit_count[0] ), .M0(\xo2chub/jce1 ), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), .F0(\xo2chub/jtdo1_1_0 ), .Q0(\xo2chub/jce1_d1 ), 
    .F1(out7_c));
  RingOscillatorGenerate_reveal_coretop_instance_i2632_SLICE_246 
    \RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246 ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/tm_shift_en ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] ), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/n23 ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_i6443_SLICE_247
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7050 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7268 )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig_15__N_4342[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_mux_426_i6_SLICE_248
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[5] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[5] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6758 )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n807 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6499_SLICE_249
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7186 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6482_SLICE_250
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7130 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7289 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7133 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6479_SLICE_251
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7130 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6517_SLICE_252
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7289 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_mux_426_i5_SLICE_253
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[4] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[4] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[4] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6758 )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n808 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i21_SLICE_254
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7244 )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n8 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6445_SLICE_255
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7057 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6523_SLICE_256
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm[6] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[6] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[6] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7298 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i20_SLICE_257
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257 
    ( .C1(n7246), .B1(\tm_crc[0] ), .A1(n3762), .D0(\rd_dout_te[0][0] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6779 )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i6447_SLICE_258
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258 
    ( .C1(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[0] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060 )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4217 )
    , .M0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i6521_SLICE_259
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_post_trig_frm[3] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_pre_trig_frm[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .OFX0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7295 )
    );
  xo2chub_SLICE_260 \xo2chub/SLICE_260 ( .D1(\xo2chub/rom_rd_addr[3] ), 
    .C1(\xo2chub/rom_rd_addr[2] ), .B1(\xo2chub/rom_rd_addr[1] ), 
    .A1(\xo2chub/rom_rd_addr[0] ), .D0(\xo2chub/rom_rd_addr[3] ), 
    .C0(\xo2chub/rom_rd_addr[2] ), .B0(\xo2chub/rom_rd_addr[1] ), 
    .A0(\xo2chub/rom_rd_addr[0] ), .M0(\xo2chub/rom_rd_addr[4] ), 
    .OFX0(\xo2chub/genblk1.jtaghub_rom_0_0_0_f5a ));
  xo2chub_SLICE_261 \xo2chub/SLICE_261 ( .B1(jtaghub16_jupdate), 
    .A1(jtaghub16_jrstn), .M1(\xo2chub/rom_rd_addr[5] ), 
    .FXB(\xo2chub/genblk1.jtaghub_rom_0_0_1_f5b ), 
    .FXA(\xo2chub/genblk1.jtaghub_rom_0_0_0_f5a ), 
    .OFX0(\xo2chub/genblk1.jtaghub_rom_0_0_1_f5b ), 
    .F1(\xo2chub/id_enable_0_sqmuxa ), 
    .OFX1(\xo2chub/genblk1.jtaghub_rom_0_0_f5a ));
  SLICE_262 SLICE_262( .M1(\xo2chub/rom_rd_addr[6] ), 
    .FXB(\xo2chub/genblk1.jtaghub_rom_0_1_f5b ), 
    .FXA(\xo2chub/genblk1.jtaghub_rom_0_0_f5a ), 
    .OFX0(\xo2chub/genblk1.jtaghub_rom_0_1_0_f5a ), .F1(GND_net), 
    .OFX1(\xo2chub/genblk1.jtaghub_rom_0_f5a ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_263
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_263 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[11] )
    , .A1(jtaghub16_jtdi), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk[1] )
    , .FXA(\xo2chub/genblk1.jtaghub_rom_0_1_0_f5a ), 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n5 )
    , .OFX1(\xo2chub/genblk1.jtaghub_rom_0_1_f5b ));
  SLICE_264 SLICE_264( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[15] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[4] )
    , .M1(\xo2chub/rom_rd_addr[7] ), .FXB(\xo2chub/genblk1.jtaghub_rom_1_f5b ), 
    .FXA(\xo2chub/genblk1.jtaghub_rom_0_f5a ), 
    .OFX0(\xo2chub/genblk1.jtaghub_rom_1_0_0_f5a ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6_adj_4985 )
    , .OFX1(\xo2chub/rom_dout ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_265
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_265 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[4] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[3] )
    , .FXA(\xo2chub/genblk1.jtaghub_rom_1_0_0_f5a ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n9 )
    , .OFX1(\xo2chub/genblk1.jtaghub_rom_1_0_f5a ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_266
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_266 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[5] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , .FXA(\xo2chub/genblk1.jtaghub_rom_1_0_f5a ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n12 )
    , .OFX1(\xo2chub/genblk1.jtaghub_rom_1_f5b ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_267
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_267 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[15] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[14] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[9] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[11] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_62 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n28 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[1] )
    );
  SLICE_268 SLICE_268( .B1(run_N), .A1(\ring7/notGate[4] ), 
    .A0(\ring7/notGate[0] ), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_91 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\ring7/notGate[4] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0] )
    , .F1(\ring7/notGate[0] ));
  SLICE_269 SLICE_269( .A1(\ring1001/notGate[334] ), .B0(run_N), 
    .A0(\ring1001/notGate[786] ), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[9] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[8] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\ring1001/notGate[334] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[8] )
    , .F1(\ring1001/notGate[786] ), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[9] )
    );
  SLICE_270 SLICE_270( .B1(run_N), .A1(\ring4999/notGate[1800] ), 
    .A0(\ring4999/notGate[776] ), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_92 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\ring4999/notGate[1800] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] )
    , .F1(\ring4999/notGate[776] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_271
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_271 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n2 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_4678 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_272
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_272 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , .C0(jtaghub16_jshift), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n158 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 )
    , .F0(\RingOscillatorGenerate_reveal_coretop_instance/n2383 ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n158 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_273
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_273 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n4 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7254 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n4 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_24 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_274
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_274 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n72 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7244 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7521 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[32] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n393 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7244 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_275
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_275 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7259 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0_read_N_4686 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_276
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_276 
    ( .D1(n7246), .C1(n7520), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6575 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , .F0(n7246), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6894 )
    );
  SLICE_277 SLICE_277( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , .D0(n7252), .C0(\addr[8] ), .B0(\addr[9] ), .A0(n7251), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), .F0(n4), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[2] )
    , .F1(n7252), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[3] )
    );
  SLICE_278 SLICE_278( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , .C0(\num_then_reg[0] ), .B0(\tt_crc[0] ), .A0(n7520), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[7] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\rd_dout_te[0][0] ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[6] )
    , .F1(n7520), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[7] )
    );
  SLICE_279 SLICE_279( .D1(jtaghub16_jshift), .C1(jtaghub16_jce2), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .D0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n74 ), 
    .A0(jtaghub16_ip_enable0), .M1(\xo2chub/er1_shift_reg[10] ), 
    .M0(\xo2chub/er1_shift_reg[9] ), .CE(\xo2chub/er1_shift_reg8 ), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/jtck_N_4047_enable_7 ), 
    .Q0(\xo2chub/er1_shift_reg[8] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .Q1(\xo2chub/er1_shift_reg[9] ));
  SLICE_280 SLICE_280( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/n3521 ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_first_rd_d2 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , .D0(jtaghub16_jshift), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .M0(\xo2chub/er1_shift_reg[20] ), .CE(\xo2chub/id_enable_0_sqmuxa ), 
    .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/n3521 ), 
    .Q0(\xo2chub/id_enable ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtck_N_4047_enable_32 )
    );
  SLICE_281 SLICE_281( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[1] ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[0] ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[2] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[3] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .M1(\xo2chub/er1_shift_reg[14] ), .M0(\xo2chub/er1_shift_reg[4] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/n140 ), 
    .Q0(jtaghub16_ip_enable0), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .Q1(\xo2chub/ip_enable[10] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_282
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_282 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n4 )
    , .C0(n7520), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_crc[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[2] )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n4 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_283
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_283 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n7284 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[1] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7271 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtck_N_4047_enable_32 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig[1] )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[2] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7271 )
    , .Q1(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[3] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_284
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_284 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7237 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6699 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[5] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[11] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[10] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[10] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0] )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[11] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_285
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_285 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6653 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0] )
    , .F0(n3762), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6653 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_286
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_286 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7233 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_d1 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg_wen )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_first_rd_d2 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7233 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_287
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_287 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[12] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n22 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n28 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[10] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[7] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[2] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n22 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n30 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_288
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_288 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n18 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n26 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n30 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n17 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[4] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n18 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_289
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_289 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n2243 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_start_d1 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_prog_en_0 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_62 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jtck_N_4047_enable_105 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n7274 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_290
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_290 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_read )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_3__N_4668 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[3] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_3__N_4668 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n3862 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_291
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_291 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg2[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_out[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_64 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/n7497 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_det )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/even_parity )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_292
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_292 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , .D0(jtaghub16_jrstn), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7263 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231 )
    , .A0(jtaghub16_ip_enable0), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_15 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[-1] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_293
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_293 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7269 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6577 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/num_then_wen )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_294
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_294 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , .D0(jtaghub16_jce2), .C0(jtaghub16_ip_enable0), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7231 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7263 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[1] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_wr_bit_cntr_0__N_4420 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7263 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_295
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_295 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7183 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7186 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7188 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7183 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/last_addr_written[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_296
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_296 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl[-1] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7054 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7057 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n811 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7054 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_297
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_297 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6290 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[15] )
    , .B1(\RingOscillatorGenerate_reveal_coretop_instance/n3521 ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7248 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    , .C0(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_6__N_4806[0] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n14 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n42_adj_4997 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_298
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_298 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[6] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n12 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n44 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[11] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6604 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[10] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n13 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[11] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_299
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_299 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6635 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7240 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_23 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_300
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_300 
    ( .B1(\addr[9] ), .A1(\addr[8] ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[10] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[11] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2353 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_301
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_301 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[1] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_out[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_start_mask_cnt[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n25 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clear )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d5 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d4 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_5 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d5 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n25 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d6 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_302
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_302 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , .D0(\addr[8] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7133 )
    , .A0(n7258), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[33] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6606 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[32] )
    , .F1(n7258), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[33] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_303
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_303 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2416 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6635 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n54 )
    , .A0(n7258), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2416 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_48 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_304
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_304 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7281 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7281 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_86 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_305
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_305 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[5] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7255 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_43 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2279 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7255 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_306
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_306 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7240 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7264 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7224 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7264 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_307
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_307 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7279 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , .M0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_19 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2271 )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/tm_shift_en ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7279 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_308
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_308 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6653 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n1837 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7269 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d3 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d2 )
    , .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/cnt_contig_reg_wen )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d3 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7269 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d4 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_309
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_309 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[6] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[5] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7245 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[4] )
    , .M1(\addr[8] ), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[7] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2277 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7245 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[7] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_310
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_310 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trigger_reg )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[35] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7266 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_311
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_311 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7234 )
    , .C0(n7258), .B0(n7520), .A0(n7246), .F0(n6799), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7234 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_312
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_312 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n10 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n9 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[5] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt[2] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n10 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4217 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_313
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_313 
    ( .B1(jtaghub16_jshift), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr )
    , .D0(jtaghub16_ip_enable0), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    , .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7238 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_24 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7249 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_314
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_314 
    ( .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6894 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , .F0(n6787), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_315
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_315 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6771 )
    , .C0(n7246), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_trig_15__N_4342[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , .M0(jtaghub16_jce2), .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6771 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2 )
    );
  SLICE_316 SLICE_316( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , .M1(\xo2chub/er1_shift_reg[12] ), .M0(\xo2chub/er1_shift_reg[11] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6635 )
    , .Q0(\xo2chub/ip_enable[7] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , .Q1(\xo2chub/ip_enable[8] ));
  SLICE_317 SLICE_317( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7263 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , .M0(\xo2chub/er1_shift_reg[13] ), .CE(jtaghub16_jupdate), 
    .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_16 )
    , .Q0(\xo2chub/ip_enable[9] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_318
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_318 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6575 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6575 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6577 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_319
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_319 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , .D0(n7252), .C0(n7251), .B0(\addr[9] ), .A0(\addr[8] ), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7232 )
    , .F1(n7251));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_320
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_320 
    ( .B1(jtaghub16_ip_enable0), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtdo_N_4215 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[15] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[11] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[4] )
    , .A0(\RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0] ), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6257 )
    , .F1(\RingOscillatorGenerate_reveal_coretop_instance/er2_tdo[0] ));
  SLICE_321 SLICE_321( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , .C0(jtaghub16_ip_enable0), .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .M1(\xo2chub/er1_shift_reg[10] ), .M0(\xo2chub/er1_shift_reg[9] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_45 )
    , .Q0(\xo2chub/ip_enable[5] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , .Q1(\xo2chub/ip_enable[6] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_322
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_322 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg[34] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk[2] )
    , .D0(n4), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7253 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A0(n7258), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_30 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7253 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_323
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_323 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , .D0(n7246), .C0(n7520), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4514 )
    , .A0(n7258), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6779 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4514 )
    );
  SLICE_324 SLICE_324( .D1(\xo2chub/jtdo1_1_0 ), .C1(\xo2chub/bit_count[4] ), 
    .B1(\xo2chub/bit_count[3] ), .A1(\xo2chub/bit_count[2] ), 
    .D0(\xo2chub/jtdo1_1_1 ), .C0(jtaghub16_jshift), .B0(\xo2chub/jce1 ), 
    .A0(\xo2chub/er1_shift_reg[1] ), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\xo2chub/jtdo1 ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[2] )
    , .F1(\xo2chub/jtdo1_1_1 ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_325
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_325 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr[6] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[5] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_54 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_85 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_326
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_326 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2416 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n2416 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_15 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_36 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_327
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_327 
    ( .D1(\addr[9] ), .C1(\addr[8] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A1(n7258), .D0(\addr[9] ), .C0(\addr[8] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A0(n7258), .M1(run_N), 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[2] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7242 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/capture_reclk[3] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7241 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_328
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_328 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7523 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n1621 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_329
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_329 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[14] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n788 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n4 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_330
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_330 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n72 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2924 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[10] )
    , .M0(\addr[9] ), 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_89 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_88 )
    , .Q0(\addr[8] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_90 )
    , .Q1(\addr[9] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_331
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_331 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[2] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr[1] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .M0(jtaghub16_jshift), .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), 
    .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2263 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2281 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_332
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_332 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , .C1(jtaghub16_ip_enable0), .B1(jtaghub16_jce2), .A1(jtaghub16_jshift), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en_N_4297 )
    , .B0(jtaghub16_ip_enable0), .A0(jtaghub16_jshift), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_90 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_19 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_333
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_333 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7271 )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7272 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7275 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_N_4234 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7257 )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d2 )
    , .M0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .CE(jtaghub16_ip_enable0), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_64 )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/addr_15_d1 ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_62 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d3 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_334
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_334 
    ( .D1(\addr[8] ), .C1(\addr[9] ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A1(n7258), .D0(\addr[9] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7298 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A0(n7258), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n6 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7240 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_335
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_335 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , .C1(jtaghub16_ip_enable0), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7256 )
    , .C0(jtaghub16_ip_enable0), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_28 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_68 )
    );
  SLICE_336 SLICE_336( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/tm_shift_en ), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/addr_15 ), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[1] ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/shift_reg_tr_dout[2] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/n7262 ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/tr_dout_bit_cnt[2] ), 
    .M1(\xo2chub/er1_shift_reg[16] ), .M0(\xo2chub/er1_shift_reg[15] ), 
    .CE(jtaghub16_jupdate), .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/n141 ), 
    .Q0(\xo2chub/ip_enable[11] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/n74 ), 
    .Q1(\xo2chub/ip_enable[12] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_337
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_337 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/reg1[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/even_parity )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_23 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n8 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start )
    , .F1(n6));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_338
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_338 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[5] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wen_tu[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[15] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[14] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_92 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[14] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_91 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[15] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_339
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_339 
    ( .B1(jtaghub16_jrstn), .A1(jtaghub16_ip_enable0), .B0(jtaghub16_jrstn), 
    .A0(jtaghub16_ip_enable0), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[2] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_27 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_ptr_out[3] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_340
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_340 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , .C1(n7251), .B1(\addr[9] ), .A1(\addr[8] ), .B0(\addr[8] ), 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6707 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2349 )
    );
  SLICE_341 SLICE_341( .C1(\xo2chub/jtdo2_int ), .B1(jtaghub16_jshift), 
    .A1(jtaghub16_jce2), 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7522 )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en )
    , .B0(jtaghub16_jce2), .A0(jtaghub16_jshift), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d4 )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d3 )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_27 )
    , .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7226 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d4 )
    , .F1(\xo2chub/jtdo2 ), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d5 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_342
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_342 
    ( 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/reg0[3] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc[1] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/rd_dout_tm[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , .F0(n274), .F1(n5));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_343
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_343 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7268 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d2[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7270 )
    );
  SLICE_344 SLICE_344( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .C1(n7246), 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jshift_d1 )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7247 )
    , .C0(n7246), .B0(\tm_crc[3] ), .A0(\rd_dout_tm[3] ), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[5] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[4] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), .F0(n17), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[4] )
    , .F1(n7225), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[5] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_345
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_345 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[11] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[10] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[13] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[1] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[12] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[4] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtck_N_4047_enable_32 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n7284 )
    , .Q0(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[0] ), 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n6699 )
    , .Q1(\RingOscillatorGenerate_reveal_coretop_instance/trace_dout[1] ));

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_346
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_346 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d2[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/compare_reg[0][0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0] )
    , 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[13] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[12] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/clk[0]_N_keep_enable_79 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7283 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[12] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/n7109 )
    , 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val[13] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_347
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/SLICE_347 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1[0] )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg2[0] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[1] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clk[0]_N_keep_enable_42 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7050 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_out[6] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7276 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_348
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_348 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc[2] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[2] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , .A1(\RingOscillatorGenerate_reveal_coretop_instance/n7236 ), 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7059 )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/parity_err )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_41 )
    , .LSR(jtaghub16_jrstn), .CLK(jtaghub16_jtck), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7060 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n17 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_349
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_349 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n2256 )
    , .C1(jtaghub16_ip_enable0), .B1(jtaghub16_jshift), 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d1 )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d3 )
    , .A0(jtaghub16_ip_enable0), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_41 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jtck_N_4047_enable_106 )
    );
  SLICE_350 SLICE_350( .B1(jtaghub16_jshift), .A1(\xo2chub/bit_count ), 
    .B0(\xo2chub/jce1_d1 ), .A0(\xo2chub/bit_count ), 
    .M1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[1] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_2__N_4381 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), .F0(\xo2chub/er1_shift_reg8 ), 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[0] )
    , .F1(\xo2chub/bit_count15 ), 
    .Q1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/op_code[1] )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_351
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_351 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed )
    , 
    .C0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[6] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[0] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr[3] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7282 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_352
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/SLICE_352 
    ( 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[5] )
    , 
    .C1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[13] )
    , 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[3] )
    , 
    .A1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[8] )
    , 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[6] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt[0] )
    , 
    .M0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/wr_din[0] )
    , 
    .CE(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/clk[0]_N_keep_enable_16 )
    , 
    .LSR(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLK(fpga_clock_keep_keep_2), 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n17 )
    , 
    .Q0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg2[0] )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/n26 )
    );

    RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_353
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_353 
    ( 
    .B1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[14] )
    , .A1(\addr[9] ), 
    .B0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[2] )
    , 
    .A0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/addr[3] )
    , 
    .F0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6758 )
    , 
    .F1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n6683 )
    );
  en en_I( .PADDI(run_N), .en(en));
  out4999 out4999_I( .PADDO(out4999_N_keep_keep_10), .out4999(out4999));
  out1001 out1001_I( .PADDO(out1001_N_keep_keep_12), .out1001(out1001));
  out1001_M out1001_M_I( .PADDO(GND_net), .out1001_M(out1001_M));
  out101 out101_I( .PADDO(GND_net), .out101(out101));
  out7 out7_I( .PADDO(out7_c), .out7(out7));
  out1000 out1000_I( .PADDO(GND_net), .out1000(out1000));
  out5 out5_I( .PADDO(GND_net), .out5(out5));
  out3 out3_I( .PADDO(GND_net), .out3(out3));
  run run_I( .PADDO(run_N), .run(run));
  rc_oscillator rc_oscillator( .OSC(fpga_clock_keep_keep_2));

    lsblk0atorgenerate_la0_inst_0_trig_u_te_0_pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg112112_pmi_ram_dpXbnonesadr1121121164d71c_0_0_0
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg112112/pmi_ram_dpXbnonesadr1121121164d71c_0_0_0 
    ( 
    .DIA1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/te_prog_din[0] )
    , 
    .ADA0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0] )
    , 
    .WEA(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active )
    , .CLKA(fpga_clock_keep_keep_2), .CLKB(fpga_clock_keep_keep_2), 
    .DOB0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tt_out[0] )
    , 
    .ADB0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_out[0] )
    );

    lsblk1torgenerate_la0_inst_0_tm_u_pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128_pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0
     
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0 
    ( 
    .DIA3(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[3] )
    , 
    .DIA2(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[2] )
    , 
    .DIA1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[1] )
    , 
    .DIA0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d[0] )
    , 
    .ADA8(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[6] )
    , 
    .ADA7(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[5] )
    , 
    .ADA6(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[4] )
    , 
    .ADA5(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[3] )
    , 
    .ADA4(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[2] )
    , 
    .ADA3(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[1] )
    , 
    .ADA2(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr[0] )
    , 
    .WEA(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int_3__N_4780 )
    , 
    .RSTA(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , .CLKA(fpga_clock_keep_keep_2), .CLKB(jtaghub16_jtck), 
    .RSTB(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/n7235 )
    , 
    .DOB0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[0] )
    , 
    .DOB1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[1] )
    , 
    .DOB2(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[2] )
    , 
    .DOB3(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_int[3] )
    , 
    .ADB2(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[0] )
    , 
    .ADB3(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[1] )
    , 
    .ADB4(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[2] )
    , 
    .ADB5(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[3] )
    , 
    .ADB6(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[4] )
    , 
    .ADB7(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[5] )
    , 
    .ADB8(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr[6] )
    );
  xo2chub_genblk7_jtagf_u \xo2chub/genblk7.jtagf_u ( .JTDO1(\xo2chub/jtdo1 ), 
    .JTDO2(\xo2chub/jtdo2 ), .JCE2(jtaghub16_jce2), .JCE1(\xo2chub/jce1 ), 
    .JRSTN(jtaghub16_jrstn), .JUPDATE(jtaghub16_jupdate), 
    .JSHIFT(jtaghub16_jshift), .JTCK(jtaghub16_jtck), .JTDI(jtaghub16_jtdi));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_0
   ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_5 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0555;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_1
   ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_3 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_2
   ( input A1, M0, CE, LSR, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/next_then_reg[0]_183 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_3
   ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_7 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_4
   ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20002 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_17 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_5
   ( input A1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/jshift_d2_173 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_15 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_6
   ( input A1, A0, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]_182 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_13 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_7
   ( input A1, A0, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/num_then_reg[0]_174 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_11 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_8
   ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_add_4_9 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_9
   ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20003 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594_add_4_7 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_10
   ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20003 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594_add_4_5 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_11
   ( input A1, A0, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i6 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20003 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594_add_4_3 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_12
   ( input A1, M1, M0, CE, LSR, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i5 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i4 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20001 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_13
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i6 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  ccu20004 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593_add_4_7 
    ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf400;
  defparam inst1.INIT1 = 16'hf400;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_14
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i4 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  ccu20004 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593_add_4_5 
    ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_15
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i2 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  ccu20004 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593_add_4_3 
    ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_16
   ( input D1, C1, B1, A1, DI1, M0, LSR, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, M0_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593__i0 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_d1_260 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_rd_addr_cntr_593_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h559a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_17
   ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20006 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sub_13_add_2_5 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_18
   ( input C1, B1, A1, M1, M0, CE, LSR, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i5 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i4 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20007 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sub_13_add_2_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'he1e1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_19
   ( input A1, A0, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i6 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sub_13_add_2_3 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_20
   ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_post_trig_frm_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20006 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sub_13_add_2_7 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_21 ( input A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/ip_enable[4] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[3] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20002 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591_add_4_7 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/ip_enable[2] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[1] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591_add_4_5 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/ip_enable[14] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[13] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591_add_4_3 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_24
   ( input C1, B1, A1, M0, CE, LSR, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15_305 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20007 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_25 ( input C1, B1, A1, B0, DI1, LSR, CLK, output F1, Q1, 
    FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \xo2chub/bit_count[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20008 \xo2chub/bit_count_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hF0E4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_26 ( input B0, A0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[19] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[18] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \xo2chub/jtdo2_int_prm_1_0_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5003;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_27 ( input B1, A1, B0, M1, M0, CE, LSR, CLK, FCI, output 
    Q0, Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[20] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[1] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_3_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5003;
  defparam inst1.INIT1 = 16'h5003;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_28 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_5_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_29 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_7_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_30 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_9_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_31 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[11] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[10] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_11_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_32 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[13] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[12] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_13_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_33 ( input B1, B0, M1, M0, CE, LSR, CLK, FCI, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[15] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[14] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20010 \xo2chub/jtdo2_int_prm_15_0_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_34 ( input B1, M1, M0, CE, LSR, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  vmuxregsre \xo2chub/er1_shift_reg[17] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[16] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20011 \xo2chub/jtdo2_int_prm_16_0_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5003;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_35 ( input B0, A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \xo2chub/rom_rd_addr[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20012 \xo2chub/rom_rd_addr_s_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5008;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_36 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \xo2chub/rom_rd_addr[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/rom_rd_addr[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20013 \xo2chub/rom_rd_addr_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF008;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_37 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \xo2chub/rom_rd_addr[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/rom_rd_addr[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20013 \xo2chub/rom_rd_addr_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_38 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \xo2chub/rom_rd_addr[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/rom_rd_addr[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20013 \xo2chub/rom_rd_addr_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module xo2chub_SLICE_39 ( input B1, A1, B0, DI1, M0, LSR, CLK, output Q0, F1, 
    Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, M0_dly, LSR_dly;

  vmuxregsre \xo2chub/rom_rd_addr[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/jshift_d1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20014 \xo2chub/rom_rd_addr_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_40 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \xo2chub/bit_count[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/bit_count[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20015 \xo2chub/bit_count_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF008;
  defparam inst1.INIT1 = 16'h5008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module xo2chub_SLICE_41 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \xo2chub/bit_count[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/bit_count[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20013 \xo2chub/bit_count_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_51
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i296_2_lut_rep_97_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3998_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/clear_307 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_55
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40016 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3950_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3859_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_56
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40017 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3952_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3951_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_57
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40016 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3954_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3953_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i5 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/bit_cnt_591__i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_58
   ( input D1, C1, B1, A1, C0, B0, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, CE_dly, 
         LSR_dly;

  lut40018 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_I_0_365_2_lut_rep_110_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d2_318 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d1_317 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_61
   ( input D0, C0, B0, A0, DI0, M1, LSR, CLK, output F0, Q0, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_109 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_62
   ( input B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6186_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3973_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/cmd_block_extend_331 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_66
   ( input D1, C1, B1, A1, C0, B0, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, CE_dly, 
         LSR_dly;

  lut40023 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1417_2_lut_rep_113_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d1_N_4250_I_0_2_lut_rep_122_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d2_309 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d1_308 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_69
   ( input B1, A1, D0, C0, B0, A0, DI0, M1, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4_4_lut_adj_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_71
   ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_I_19/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71_K1_H1 )
    );
  lut40025 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_I_19/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_I_19/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_300 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_calc_I_19/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_71_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7887) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_72
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40026 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_101_3_lut_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3848_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_checker_299 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_77
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, CE_dly, 
         LSR_dly;

  lut40028 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6375_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3949_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i16 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i36 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RingOscillatorGenerate_reveal_coretop_instance_SLICE_78 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, CE_dly, 
         LSR_dly;

  lut40030 \RingOscillatorGenerate_reveal_coretop_instance/i3986_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_101_i1_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i718 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_79
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40032 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_97 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2135_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/te_block_330 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_80
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3915_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3917_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i4 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0035 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_81
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3913_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3914_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i6 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_82
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3910_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3911_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i8 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i7 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_83
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3905_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3906_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i10 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i9 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_84
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3902_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3903_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i12 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i11 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_85
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3895_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3896_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i14 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i13 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_86
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3822_2_lut_rep_111_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3894_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i15 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_87
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_adj_101 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_adj_104 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i4 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_88
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3904_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3907_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i7 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_89
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3899_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3900_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i9 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i8 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_90
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3897_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_adj_100 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i12 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i11 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_91
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3887_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3888_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i15 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i14 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_92
   ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6400_2_lut_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr_326 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0D0D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_93
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4_4_lut_adj_92 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_en_325 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_98
   ( input B1, A1, D0, C0, B0, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, CE_dly, 
         LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2_I_0_2_lut_rep_130 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_adj_112 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d3_316 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_301 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_99
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_81_i2_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i38_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_100
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_81_i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_81_i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i4 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_101
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40043 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_4_lut_adj_130 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_81_i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i7 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_102
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n2414_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i12 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i9 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h08A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_104
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40046 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din[3]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n7091_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_105
   ( input C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40047 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/state_cntr[0]_175 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_108
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1357_2_lut_rep_128_3_lut_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_293 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0702) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_109
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_146 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3855_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_p1_294 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_110
   ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40052 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/capture_295 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0900) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_111
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40053 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2146_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3861_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/force_trig_301 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_112
   ( input C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_adj_150 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_296 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5151) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_113
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut_adj_140 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut_adj_142 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg_297 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_116
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mem_full_cntr[0]_290 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0802) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_123
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40058 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut_adj_126 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i1_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_124
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i4_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_125
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i6_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i5_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i5 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_126
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40060 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_4_lut_adj_139 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_193_i7_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/post_trig_cntr_i0_i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_127
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3_4_lut_adj_124 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6404_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cap_reg_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_128
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i2_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i1_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_129
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i4_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_130
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i6_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i5_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i5 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_131
   ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_103_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_192_i7_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pre_trig_cntr_i0_i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F2F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_132 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40062 m1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/sample_en_d_305 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_136
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_108 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut_adj_111 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_259 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_137
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3967_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3909_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_138
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3969_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3968_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_139
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3971_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3970_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i5 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_140
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_117 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3972_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_wr_addr_cntr_594__i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_142 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40066 \ring4999/en_I_0_2_lut_rep_96 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \ring1001/en_I_0_2_lut_rep_95 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d_i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_143
   ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40068 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_104_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_cntr[0]_289 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_144
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_I_0_328_2_lut_rep_159 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_4_lut_adj_125 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_det_cntr[0]_291 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0104) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_150
   ( input C1, B1, A1, C0, B0, A0, DI0, M1, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40070 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6367_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3856_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_din_d_i0 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_stretch_303 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3232) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_152
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i2_3_lut_4_lut_adj_157 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_153
   ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40073 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_adj_131 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i2 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/trig_start_mask_cnt_i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4141) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_158
   ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_133 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_114 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_read_57 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_161
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, LSR, CLK, output OFX0, Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6519/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40075 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161_K1_H1 )
    );
  lut40076 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6519/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6519/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt_596__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6519/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/SLICE_161_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_162
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i5645_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i5637_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt_596__i2 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt_596__i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66C3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_166
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_167
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i4_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i3_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_168
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i6_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i5_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i5 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_169
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i8_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i7_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i7 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_170
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i10_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i9_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i9 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i8 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_171
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i12_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i11_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i11 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i10 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_172
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i14_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i13_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i13 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i12 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_173
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i16_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595_mux_6_i15_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i15 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_595__i14 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_182
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40079 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i4005_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_active_170 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h32FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_184
   ( input B1, A1, D0, C0, B0, A0, DI0, M1, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_en_I_0_198_2_lut_rep_147 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i4052_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_start_d1_172 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]_167 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A3A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_185
   ( input D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40057 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_4_lut_adj_135 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_out_reg_178 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tu_0_SLICE_189
   ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, LSR, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6282/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40082 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6282/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6282/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/tu_out_61 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6282/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/SLICE_189_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEA5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_190
   ( input B1, A1, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i246_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i3881_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trigger_reg_51 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_191
   ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3912_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_192
   ( input B1, A1, D0, C0, B0, A0, DI0, M0, LSR, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i19/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40084 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192_K1 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i19/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i19/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/tt_prog_en_169 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i19/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/SLICE_192_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_193 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_193/SLICE_193_K1_H1 , GNDI, \SLICE_193/i6/GATE_H0 , VCCI, 
         CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 SLICE_193_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_193/SLICE_193_K1_H1 ));
  lut40087 \i6/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\SLICE_193/i6/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_193_K0K1MUX( .D0(\SLICE_193/i6/GATE_H0 ), 
    .D1(\SLICE_193/SLICE_193_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_194/SLICE_194_K1_H1 , \SLICE_194/i14_adj_162/GATE_H0 , VCCI, 
         CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40088 SLICE_194_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_194/SLICE_194_K1_H1 ));
  lut40089 \i14_adj_162/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_194/i14_adj_162/GATE_H0 ));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_194_K0K1MUX( .D0(\SLICE_194/i14_adj_162/GATE_H0 ), 
    .D1(\SLICE_194/SLICE_194_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_195/SLICE_195_K1_H1 , \SLICE_195/i14/GATE_H0 , VCCI, CLK_NOTIN, 
         LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 SLICE_195_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_195/SLICE_195_K1_H1 ));
  lut40090 \i14/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_195/i14/GATE_H0 ));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_195_K0K1MUX( .D0(\SLICE_195/i14/GATE_H0 ), 
    .D1(\SLICE_195/SLICE_195_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_196
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i4/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i4/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i4/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i4 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i4/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_196_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_197/SLICE_197_K1_H1 , \SLICE_197/i27_adj_164/GATE_H0 , VCCI, 
         CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 SLICE_197_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_197/SLICE_197_K1_H1 ));
  lut40091 \i27_adj_164/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_197/i27_adj_164/GATE_H0 ));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_197_K0K1MUX( .D0(\SLICE_197/i27_adj_164/GATE_H0 ), 
    .D1(\SLICE_197/SLICE_197_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_198
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i27/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198_K1_H1 )
    );
  lut40092 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i27/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i27/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i27/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_198_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD1C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_199
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i7/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i7/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i7/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i7 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i7/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_199_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_200
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i8/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i8/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i8/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i8 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i8/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_200_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_201
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i9/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i9/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i9/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i9 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i9/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_201_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_202/SLICE_202_K1_H1 , \SLICE_202/i27_adj_163/GATE_H0 , VCCI, 
         CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 SLICE_202_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_202/SLICE_202_K1_H1 ));
  lut40093 \i27_adj_163/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_202/i27_adj_163/GATE_H0 ));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i10 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_202_K0K1MUX( .D0(\SLICE_202/i27_adj_163/GATE_H0 ), 
    .D1(\SLICE_202/SLICE_202_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_203
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i11/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i11/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i11/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i11 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i11/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_203_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_204
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i12/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i12/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i12/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i12 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i12/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_204_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_205/SLICE_205_K1_H1 , \SLICE_205/i27/GATE_H0 , VCCI, CLK_NOTIN, 
         LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 SLICE_205_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_205/SLICE_205_K1_H1 ));
  lut40093 \i27/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_205/i27/GATE_H0 ));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i13 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_205_K0K1MUX( .D0(\SLICE_205/i27/GATE_H0 ), 
    .D1(\SLICE_205/SLICE_205_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_206
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40094 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_573_i15_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i14_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i14 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_207
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, 
    Q0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i15/GATE_H0 
         , VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207_K1_H1 )
    );
  lut40091 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i15/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i15/GATE_H0 )
    );
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i15 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_175_i15/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_207_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_209
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40031 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_101_i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/mux_101_i2_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_i0_i2 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_i0_i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module RingOscillatorGenerate_reveal_coretop_instance_SLICE_210 ( input C1, B1, 
    A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/i2_2_lut_rep_124_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \RingOscillatorGenerate_reveal_coretop_instance/i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg_tr_dout_i0_i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RingOscillatorGenerate_reveal_coretop_instance_SLICE_212 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40097 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \RingOscillatorGenerate_reveal_coretop_instance/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_i0_i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF580) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RingOscillatorGenerate_reveal_coretop_instance_SLICE_213 ( input B1, A1, 
    D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40099 \RingOscillatorGenerate_reveal_coretop_instance/i86_2_lut_rep_135 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_i0_i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_219
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40101 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i28_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i6 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_220
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40102 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_4_lut_adj_138 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4014_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i13 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/rd_dout_tm_i0_i10 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2220) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_221
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3918_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3830_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module RingOscillatorGenerate_reveal_coretop_instance_SLICE_222 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40104 \RingOscillatorGenerate_reveal_coretop_instance/i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3916_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_crc_i0_i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_223
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_adj_102 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3847_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_224
   ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, 
         LSR_dly;

  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3898_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i10 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i6 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_225
   ( input D0, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3889_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_i0_i13 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_245 ( input B1, A1, C0, B0, A0, M0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  lut40066 \ring7/en_I_0_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \xo2chub/jtdo1_1_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \xo2chub/jce1_d1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1616) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RingOscillatorGenerate_reveal_coretop_instance_i2632_SLICE_246 ( input 
    D1, C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/GATE_H0 
         ;

  lut40107 \RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246_K1_H1 )
    );
  lut40108 \RingOscillatorGenerate_reveal_coretop_instance/i2632/GATE ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246_K0K1MUX ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246/RingOscillatorGenerate_reveal_coretop_instance/i2632/SLICE_246_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9901) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_i6443_SLICE_247
   ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/GATE_H0 
         ;

  lut40088 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247_K1_H1 )
    );
  lut40087 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i6443/SLICE_247_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_mux_426_i6_SLICE_248
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/GATE_H0 
         ;

  lut40109 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248_K1_H1 )
    );
  lut40110 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i6/SLICE_248_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2C20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6499_SLICE_249
   ( input C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/GATE_H0 
         ;

  lut40111 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/GATE 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6499/SLICE_249_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6482_SLICE_250
   ( input B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/GATE_H0 
         ;

  lut40113 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250_K1 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6482/SLICE_250_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6479_SLICE_251
   ( input B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/GATE_H0 
         ;

  lut40114 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251_K1 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6479/SLICE_251_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6517_SLICE_252
   ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/GATE_H0 
         ;

  lut40115 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6517/SLICE_252_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_mux_426_i5_SLICE_253
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/GATE_H0 
         ;

  lut40116 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253_K1_H1 )
    );
  lut40110 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i5/SLICE_253_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5540) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i21_SLICE_254
   ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/GATE_H0 
         ;

  lut40117 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254_K1_H1 )
    );
  lut40118 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i21/SLICE_254_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD00D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6445_SLICE_255
   ( input B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/GATE_H0 
         ;

  lut40067 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255_K1 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6445/SLICE_255_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_i6523_SLICE_256
   ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/GATE_H0 
         ;

  lut40120 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256_K1_H1 )
    );
  lut40118 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6523/SLICE_256_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3120) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i20_SLICE_257
   ( input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/GATE_H0 
         ;

  lut40087 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i20/SLICE_257_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i6447_SLICE_258
   ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258_K1_H1 
         , 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/GATE_H0 
         ;

  lut40082 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/GATE_H0 )
    );
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6447/SLICE_258_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_i6521_SLICE_259
   ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259_K1_H1 
         , GNDI, 
         \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/GATE_H0 
         ;

  lut40120 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259_K1_H1 )
    );
  lut40118 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/GATE 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259_K0K1MUX 
    ( 
    .D0(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/GATE_H0 )
    , 
    .D1(\RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259/RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6521/SLICE_259_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2chub_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \xo2chub/SLICE_260/xo2chub/SLICE_260_K1_H1 , 
         \xo2chub/SLICE_260/xo2chub/genblk1.jtaghub_rom_0_0_0_H0 ;

  lut40121 \xo2chub/SLICE_260_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\xo2chub/SLICE_260/xo2chub/SLICE_260_K1_H1 ));
  lut40122 \xo2chub/genblk1.jtaghub_rom_0_0_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\xo2chub/SLICE_260/xo2chub/genblk1.jtaghub_rom_0_0_0_H0 ));
  selmux2 \xo2chub/SLICE_260_K0K1MUX ( 
    .D0(\xo2chub/SLICE_260/xo2chub/genblk1.jtaghub_rom_0_0_0_H0 ), 
    .D1(\xo2chub/SLICE_260/xo2chub/SLICE_260_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0143) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module xo2chub_SLICE_261 ( input B1, A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \xo2chub/SLICE_261/xo2chub/genblk1.jtaghub_rom_0_0_1_H0 ;

  lut40040 \xo2chub/id_enable_0_sqmuxa ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \xo2chub/genblk1.jtaghub_rom_0_0_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\xo2chub/SLICE_261/xo2chub/genblk1.jtaghub_rom_0_0_1_H0 ));
  selmux20124 \xo2chub/SLICE_261_K0K1MUX ( 
    .D0(\xo2chub/SLICE_261/xo2chub/genblk1.jtaghub_rom_0_0_1_H0 ), .Z(OFX0));
  selmux2 \xo2chub/SLICE_261_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux20124 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module SLICE_262 ( input M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_262/xo2chub/genblk1.jtaghub_rom_0_1_0_H0 ;

  lut40123 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \xo2chub/genblk1.jtaghub_rom_0_1_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_262/xo2chub/genblk1.jtaghub_rom_0_1_0_H0 ));
  selmux20124 SLICE_262_K0K1MUX( 
    .D0(\SLICE_262/xo2chub/genblk1.jtaghub_rom_0_1_0_H0 ), .Z(OFX0));
  selmux2 SLICE_262_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_263
   ( input B1, A1, M0, FXA, LSR, CLK, output Q0, F1, OFX1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, LSR_dly;

  lut40048 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_adj_107 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux20124 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_263_FXMUX 
    ( .D0(FXA), .Z(OFX1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_264 ( input B1, A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_264/xo2chub/genblk1.jtaghub_rom_1_0_0_H0 ;

  lut40048 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_2_lut_adj_106 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \xo2chub/genblk1.jtaghub_rom_1_0_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_264/xo2chub/genblk1.jtaghub_rom_1_0_0_H0 ));
  selmux20124 SLICE_264_K0K1MUX( 
    .D0(\SLICE_264/xo2chub/genblk1.jtaghub_rom_1_0_0_H0 ), .Z(OFX0));
  selmux2 SLICE_264_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_265
   ( input B1, A1, FXA, output F1, OFX1 );
  wire   GNDI;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20124 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/SLICE_265_FXMUX 
    ( .D0(FXA), .Z(OFX1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_266
   ( input D1, C1, B1, A1, FXA, output F1, OFX1 );

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  selmux20124 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/SLICE_266_FXMUX 
    ( .D0(FXA), .Z(OFX1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_267
   ( input D1, C1, B1, A1, M1, M0, CE, LSR, CLK, output Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i12_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_268 ( input B1, A1, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40125 \ring7/and_1_I_0_1_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \ring7/notGate_3__keep_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/mask_reg[0][0]_64 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_269 ( input A1, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40126 \ring1001/notGate_785__keep_I_0_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \ring1001/notGate_333__keep_I_0_1_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i9 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i8 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_270 ( input B1, A1, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40084 \ring4999/notGate_775__keep_I_0_1_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \ring4999/notGate_1799__keep_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/compare_reg[0][0]_63 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_271
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40032 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_4_lut_adj_155 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_272
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i108_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_273
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40130 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6381_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut_adj_128 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i30 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i29 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h080B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_274
   ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40132 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i460_3_lut_rep_118 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut_adj_132 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i32 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i31 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_275
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/ren_I_0_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_276
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6395_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6393_4_lut_rep_120 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_277 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40136 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4034_2_lut_rep_126_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 i1_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC1C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_278 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40138 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_rep_158 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 i9_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i7 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i6 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_279 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40140 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_N_4248_I_0_2_lut_rep_112_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \RingOscillatorGenerate_reveal_coretop_instance/i1_4_lut_adj_158 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/er1_shift_reg[9] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/er1_shift_reg[8] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;

  lut40142 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \RingOscillatorGenerate_reveal_coretop_instance/i2_3_lut_4_lut_adj_159 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/id_enable ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_281 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40021 \RingOscillatorGenerate_reveal_coretop_instance/i1_2_lut_rep_136 ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \RingOscillatorGenerate_reveal_coretop_instance/i3978_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/ip_enable[10] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_282
   ( input B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40144 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_2_lut_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i21_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i6 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_283
   ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6384_2_lut_rep_145 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/n7271_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_284
   ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40036 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_98 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i2_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i11 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i10 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_285
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i3264_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_286
   ( input D1, C1, B1, A1, C0, B0, A0, M0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  lut40149 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_rep_107_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i2_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/tm_first_rd_d2_261 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_te_0_SLICE_287
   ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i14_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i6_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_288
   ( input D1, C1, B1, A1, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i15_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i2_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_d_300 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_289
   ( input C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40150 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_3_lut_rep_148 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg1_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_290
   ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40151 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/parity_err_I_0_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i5 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i4 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA2AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_tcnt_0_SLICE_291
   ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40132 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i11_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_i2 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3323) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_292
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40149 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_rep_105_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl_i0_i0 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_enbl_i0_i-1 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_293
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40149 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_4_lut_adj_115 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/decode_u/i2_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i5 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/num_pre_trig_frm_i0_i4 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_294
   ( input B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_137 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_reclk_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_295
   ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40155 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/full_reg_bdd_3_lut_6498 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/n7187_bdd_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC2C2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_296
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40157 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/armed_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/mux_426_i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/last_addr_written_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3120) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_297
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3031_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_298
   ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_adj_127 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i28 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i27 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_299
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4024_2_lut_rep_152 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3_4_lut_adj_129 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_300
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i73_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_301
   ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40149 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut_adj_134 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_adj_133 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d6_313 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d5_312 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_302
   ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_132 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_4_lut_adj_136 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i34 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i33 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_303
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_119 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i3_4_lut_adj_137 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_304
   ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40165 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_147 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_155 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i18 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i17 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_305
   ( input C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i741_2_lut_rep_129_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/r_w_304 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_306
   ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4026_2_lut_rep_138 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_98_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i20 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i19 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_307
   ( input B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i733_2_lut_rep_153 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut_adj_141 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tm_shift_en_329 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_308
   ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3825_2_lut_rep_143 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_4_lut_adj_143 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d4_311 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jupdate_d3_310 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_309
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i749_2_lut_rep_119_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_144 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i24 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i23 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_310
   ( input C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_3_lut_rep_140 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i35 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_311
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6421_2_lut_rep_108_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6369_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_312
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40171 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_313
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/tt_crc_clr_I_0_2_lut_rep_123 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4044_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_314
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_I_0_360_2_lut_rep_121 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6396_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_315
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40174 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n22_bdd_4_lut_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/n26_bdd_4_lut_6473 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d2_315 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jce2_d1_314 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_316 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_rep_131 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \xo2chub/ip_enable[8] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[7] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_317 ( input B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_146 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/ip_enable[9] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_318
   ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40176 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_adj_96 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_adj_95 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_319
   ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_125_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i5658_2_lut_rep_106_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_320
   ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3821_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3_4_lut_adj_105 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_321 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d1_I_0_2_lut_rep_160 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i173_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/ip_enable[6] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[5] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_322
   ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_127_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6413_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_323
   ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4028_2_lut_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6397_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \xo2chub/jtdo1_1_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \xo2chub/jtdo1 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_325
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40182 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_151 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i22 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i21 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_326
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut_adj_117 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_3_lut_4_lut_adj_145 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_327
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40173 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_rep_115_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_116_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_reclk_i3 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_328
   ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40184 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i1159_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i1374_3_lut_rep_161 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1414) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_329
   ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_4_lut_adj_116 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i4016_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_330
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40182 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_149 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_3_lut_4_lut_adj_148 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i26 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/shift_reg__i25 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_331
   ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40166 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_4_lut_adj_154 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_3_lut_adj_153 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d2_307 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/jshift_d1_306 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_332
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1238_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i4040_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_333
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40175 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut_adj_94 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut_adj_93 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d3_319 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/addr_15_d1_328 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_334
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_rep_114_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_113 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_335
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_4_lut_adj_118 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_3_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40192 
    \RingOscillatorGenerate_reveal_coretop_instance/i1_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \RingOscillatorGenerate_reveal_coretop_instance/i3982_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \xo2chub/ip_enable[12] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \xo2chub/ip_enable[11] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_337
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40193 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_2_lut_3_lut_4_lut_adj_152 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/i22_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/start_bit_299 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1110) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_338
   ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40195 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6379_2_lut_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i6377_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i15 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i14 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_339
   ( input B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1177_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/i6362_2_lut_rep_109_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i3 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i2 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_340
   ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6192_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_341 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40186 \xo2chub/jtdo2 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i169_2_lut_rep_100_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d5_332 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/capture_dr_d4_333 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_342
   ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_adj_121 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i3431_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB0B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_343
   ( input B1, A1, B0, A0, M0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, LSR_dly;

  lut40198 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6410_2_lut_rep_144 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i1_2_lut_rep_142 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d2[0]_60 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40173 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6365_2_lut_rep_99_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 i35_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i5 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i4 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_345
   ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly, 
         LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6184_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/mux_423_i2_else_2_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trace_dout_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_346
   ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40199 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/input_a_d2[0]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/i3901_2_lut_rep_157 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i13 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i12 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0204) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_SLICE_347
   ( input B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1543_2_lut_rep_150 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/rd_dout_tcnt_15__N_4663_bdd_3_lut_6442_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/trig_ptr_reg_i0_i6 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_348
   ( input D1, C1, B1, A1, C0, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40078 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i35_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6474 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/parity_err_lat_302 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_jtag_int_u_SLICE_349
   ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i6371_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/jtag_int_u/i2_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_350 ( input B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40144 \xo2chub/bit_count15 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \xo2chub/er1_shift_reg8 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i1 
    ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tu_0/op_code_i0_i0 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_351
   ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i1_2_lut_rep_139 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i2_3_lut_rep_156 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_trig_u_SLICE_352
   ( input D1, C1, B1, A1, B0, A0, M0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i10_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/i1_2_lut_adj_156 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0035 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/tcnt_0/reg2[0]_56 
    ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module 
  RingOscillatorGenerate_reveal_coretop_instance_ringoscillatorgenerate_la0_inst_0_tm_u_SLICE_353
   ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6168_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/i6406_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module en ( output PADDI, input en );

  xo2iobuf run_c_pad( .Z(PADDI), .PAD(en));

  specify
    (en => PADDI) = (0:0:0,0:0:0);
    $width (posedge en, 0:0:0);
    $width (negedge en, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPU INST1( .I(PAD), .O(Z));
endmodule

module out4999 ( input PADDO, output out4999 );
  wire   GNDI;

  xo2iobuf0202 out4999_pad( .I(PADDO), .T(GNDI), .PAD(out4999));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out4999) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0202 ( input I, T, output PAD );

  OBZPU INST5( .I(I), .T(T), .O(PAD));
endmodule

module out1001 ( input PADDO, output out1001 );
  wire   GNDI;

  xo2iobuf0203 out1001_pad( .I(PADDO), .T(GNDI), .PAD(out1001));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out1001) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0203 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module out1001_M ( input PADDO, output out1001_M );
  wire   GNDI;

  xo2iobuf0203 out1001_M_pad( .I(PADDO), .T(GNDI), .PAD(out1001_M));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out1001_M) = (0:0:0,0:0:0);
  endspecify

endmodule

module out101 ( input PADDO, output out101 );
  wire   GNDI;

  xo2iobuf0203 out101_pad( .I(PADDO), .T(GNDI), .PAD(out101));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out101) = (0:0:0,0:0:0);
  endspecify

endmodule

module out7 ( input PADDO, output out7 );
  wire   GNDI;

  xo2iobuf0203 out7_pad( .I(PADDO), .T(GNDI), .PAD(out7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out7) = (0:0:0,0:0:0);
  endspecify

endmodule

module out1000 ( input PADDO, output out1000 );
  wire   GNDI;

  xo2iobuf0203 out1000_pad( .I(PADDO), .T(GNDI), .PAD(out1000));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out1000) = (0:0:0,0:0:0);
  endspecify

endmodule

module out5 ( input PADDO, output out5 );
  wire   GNDI;

  xo2iobuf0203 out5_pad( .I(PADDO), .T(GNDI), .PAD(out5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out5) = (0:0:0,0:0:0);
  endspecify

endmodule

module out3 ( input PADDO, output out3 );
  wire   GNDI;

  xo2iobuf0203 out3_pad( .I(PADDO), .T(GNDI), .PAD(out3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => out3) = (0:0:0,0:0:0);
  endspecify

endmodule

module run ( input PADDO, output run );
  wire   GNDI;

  xo2iobuf0204 run_pad( .I(PADDO), .T(GNDI), .PAD(run));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => run) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0204 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module rc_oscillator ( output OSC );
  wire   GNDI;

  OSCH_B rc_oscillator_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .SEDSTDBY(SEDSTDBY), .OSC(OSC));
  defparam INST10.NOM_FREQ = "133.00";
endmodule

module 
  lsblk0atorgenerate_la0_inst_0_trig_u_te_0_pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg112112_pmi_ram_dpXbnonesadr1121121164d71c_0_0_0
   ( input DIA1, ADA0, WEA, CLKA, CLKB, output DOB0, input ADB0 );
  wire   VCCI, GNDI, DIA1_dly, CLKA_dly, ADA0_dly, WEA_dly, ADB0_dly, CLKB_dly;

  DP8KC_B 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/trig_u/te_0/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg112112/pmi_ram_dpXbnonesadr1121121164d71c_0_0_0_DP8KC 
    ( .CEA(VCCI), .OCEA(VCCI), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(GNDI), 
    .CSA1(GNDI), .CSA2(GNDI), .RSTA(GNDI), .CEB(VCCI), .OCEB(VCCI), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(GNDI), .DIA0(GNDI), .DIA1(DIA1_dly), .DIA2(GNDI), .DIA3(GNDI), 
    .DIA4(GNDI), .DIA5(GNDI), .DIA6(GNDI), .DIA7(GNDI), .DIA8(GNDI), 
    .ADA0(ADA0_dly), .ADA1(GNDI), .ADA2(GNDI), .ADA3(GNDI), .ADA4(GNDI), 
    .ADA5(GNDI), .ADA6(GNDI), .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), 
    .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), .DIB0(GNDI), .DIB1(GNDI), 
    .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), .DIB5(GNDI), .DIB6(GNDI), 
    .DIB7(GNDI), .DIB8(GNDI), .ADB0(ADB0_dly), .ADB1(GNDI), .ADB2(GNDI), 
    .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), .ADB6(GNDI), .ADB7(GNDI), 
    .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), 
    .DOA0(), .DOA1(), .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), 
    .DOA8(), .DOB0(DOB0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), 
    .DOB7(), .DOB8());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKB, ADB0, 0:0:0, 0:0:0,,,, CLKB_dly, ADB0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP8KC_B ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, OCEB, 
    CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, DIA5, 
    DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, 
    ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, 
    ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, 
    DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DIA8(DIA8), .DIA7(DIA7), .DIA6(DIA6), .DIA5(DIA5), 
    .DIA4(DIA4), .DIA3(DIA3), .DIA2(DIA2), .DIA1(DIA1), .DIA0(DIA0), 
    .ADA12(ADA12), .ADA11(ADA11), .ADA10(ADA10), .ADA9(ADA9), .ADA8(ADA8), 
    .ADA7(ADA7), .ADA6(ADA6), .ADA5(ADA5), .ADA4(ADA4), .ADA3(ADA3), 
    .ADA2(ADA2), .ADA1(ADA1), .ADA0(ADA0), .CEA(CEA), .OCEA(OCEA), .CLKA(CLKA), 
    .WEA(WEA), .CSA2(CSA2), .CSA1(CSA1), .CSA0(CSA0), .RSTA(RSTA), .DIB8(DIB8), 
    .DIB7(DIB7), .DIB6(DIB6), .DIB5(DIB5), .DIB4(DIB4), .DIB3(DIB3), 
    .DIB2(DIB2), .DIB1(DIB1), .DIB0(DIB0), .ADB12(ADB12), .ADB11(ADB11), 
    .ADB10(ADB10), .ADB9(ADB9), .ADB8(ADB8), .ADB7(ADB7), .ADB6(ADB6), 
    .ADB5(ADB5), .ADB4(ADB4), .ADB3(ADB3), .ADB2(ADB2), .ADB1(ADB1), 
    .ADB0(ADB0), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), .WEB(WEB), .CSB2(CSB2), 
    .CSB1(CSB1), .CSB0(CSB0), .RSTB(RSTB), .DOA8(DOA8), .DOA7(DOA7), 
    .DOA6(DOA6), .DOA5(DOA5), .DOA4(DOA4), .DOA3(DOA3), .DOA2(DOA2), 
    .DOA1(DOA1), .DOA0(DOA0), .DOB8(DOB8), .DOB7(DOB7), .DOB6(DOB6), 
    .DOB5(DOB5), .DOB4(DOB4), .DOB3(DOB3), .DOB2(DOB2), .DOB1(DOB1), 
    .DOB0(DOB0));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 1;
  defparam INST10.DATA_WIDTH_B = 1;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "OUTREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module 
  lsblk1torgenerate_la0_inst_0_tm_u_pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128_pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0
   ( input DIA3, DIA2, DIA1, DIA0, ADA8, ADA7, ADA6, ADA5, ADA4, ADA3, ADA2, 
    WEA, RSTA, CLKA, CLKB, RSTB, output DOB0, DOB1, DOB2, DOB3, input ADB2, 
    ADB3, ADB4, ADB5, ADB6, ADB7, ADB8 );
  wire   VCCI, GNDI, CLKB_NOTIN, DIA3_dly, CLKA_dly, DIA2_dly, DIA1_dly, 
         DIA0_dly, ADA8_dly, ADA7_dly, ADA6_dly, ADA5_dly, ADA4_dly, ADA3_dly, 
         ADA2_dly, WEA_dly, RSTA_dly, RSTB_dly, CLKB_dly, ADB2_dly, ADB3_dly, 
         ADB4_dly, ADB5_dly, ADB6_dly, ADB7_dly, ADB8_dly;

  DP8KC0205 
    \RingOscillatorGenerate_reveal_coretop_instance/ringoscillatorgenerate_la0_inst_0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg4712847128/pmi_ram_dpXbnonesadr471284712811ad3d8c_0_0_0_DP8KC 
    ( .CEA(VCCI), .OCEA(VCCI), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(GNDI), 
    .CSA1(GNDI), .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(VCCI), .OCEB(VCCI), 
    .CLKB(CLKB_NOTIN), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(DIA2_dly), 
    .DIA3(DIA3_dly), .DIA4(GNDI), .DIA5(GNDI), .DIA6(GNDI), .DIA7(GNDI), 
    .DIA8(GNDI), .ADA0(GNDI), .ADA1(GNDI), .ADA2(ADA2_dly), .ADA3(ADA3_dly), 
    .ADA4(ADA4_dly), .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), 
    .ADA8(ADA8_dly), .ADA9(GNDI), .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(ADB2_dly), .ADB3(ADB3_dly), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(ADB6_dly), .ADB7(ADB7_dly), .ADB8(ADB8_dly), 
    .ADB9(GNDI), .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .DOA0(), .DOA1(), 
    .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOB0(DOB0), 
    .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CLKB_INVERTERIN( .I(CLKB_dly), .Z(CLKB_NOTIN));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA2, 0:0:0, 0:0:0,,,, CLKA_dly, ADA2_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
    $setuphold (negedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (negedge CLKB, ADB2, 0:0:0, 0:0:0,,,, CLKB_dly, ADB2_dly);
    $setuphold (negedge CLKB, ADB3, 0:0:0, 0:0:0,,,, CLKB_dly, ADB3_dly);
    $setuphold (negedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (negedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (negedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (negedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (negedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
  endspecify

endmodule

module DP8KC0205 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DIA8(DIA8), .DIA7(DIA7), .DIA6(DIA6), .DIA5(DIA5), 
    .DIA4(DIA4), .DIA3(DIA3), .DIA2(DIA2), .DIA1(DIA1), .DIA0(DIA0), 
    .ADA12(ADA12), .ADA11(ADA11), .ADA10(ADA10), .ADA9(ADA9), .ADA8(ADA8), 
    .ADA7(ADA7), .ADA6(ADA6), .ADA5(ADA5), .ADA4(ADA4), .ADA3(ADA3), 
    .ADA2(ADA2), .ADA1(ADA1), .ADA0(ADA0), .CEA(CEA), .OCEA(OCEA), .CLKA(CLKA), 
    .WEA(WEA), .CSA2(CSA2), .CSA1(CSA1), .CSA0(CSA0), .RSTA(RSTA), .DIB8(DIB8), 
    .DIB7(DIB7), .DIB6(DIB6), .DIB5(DIB5), .DIB4(DIB4), .DIB3(DIB3), 
    .DIB2(DIB2), .DIB1(DIB1), .DIB0(DIB0), .ADB12(ADB12), .ADB11(ADB11), 
    .ADB10(ADB10), .ADB9(ADB9), .ADB8(ADB8), .ADB7(ADB7), .ADB6(ADB6), 
    .ADB5(ADB5), .ADB4(ADB4), .ADB3(ADB3), .ADB2(ADB2), .ADB1(ADB1), 
    .ADB0(ADB0), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), .WEB(WEB), .CSB2(CSB2), 
    .CSB1(CSB1), .CSB0(CSB0), .RSTB(RSTB), .DOA8(DOA8), .DOA7(DOA7), 
    .DOA6(DOA6), .DOA5(DOA5), .DOA4(DOA4), .DOA3(DOA3), .DOA2(DOA2), 
    .DOA1(DOA1), .DOA0(DOA0), .DOB8(DOB8), .DOB7(DOB7), .DOB6(DOB6), 
    .DOB5(DOB5), .DOB4(DOB4), .DOB3(DOB3), .DOB2(DOB2), .DOB1(DOB1), 
    .DOB0(DOB0));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 4;
  defparam INST10.DATA_WIDTH_B = 4;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "OUTREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module xo2chub_genblk7_jtagf_u ( input JTDO1, JTDO2, output JCE2, JCE1, JRSTN, 
    JUPDATE, JSHIFT, JTCK, JTDI );

  JTAGF_B \xo2chub/genblk7.jtagf_u_JTAGF ( .TCK(), .TMS(), .TDI(), 
    .JTDO1(JTDO1), .JTDO2(JTDO2), .TDO(), .JTDI(JTDI), .JTCK(JTCK), .JRTI1(), 
    .JRTI2(), .JSHIFT(JSHIFT), .JUPDATE(JUPDATE), .JRSTN(JRSTN), .JCE1(JCE1), 
    .JCE2(JCE2));

  specify
  endspecify

endmodule

module JTAGF_B ( input TCK, TMS, TDI, JTDO1, JTDO2, output TDO, JTDI, JTCK, 
    JRTI1, JRTI2, JSHIFT, JUPDATE, JRSTN, JCE1, JCE2 );

  JTAGF INST10( .TCK(TCK), .TMS(TMS), .TDI(TDI), .JTDO1(JTDO1), .JTDO2(JTDO2), 
    .TDO(TDO), .JTCK(JTCK), .JTDI(JTDI), .JSHIFT(JSHIFT), .JUPDATE(JUPDATE), 
    .JRSTN(JRSTN), .JCE1(JCE1), .JCE2(JCE2), .JRTI1(JRTI1), .JRTI2(JRTI2));
  defparam INST10.ER1 = "ENABLED";
  defparam INST10.ER2 = "ENABLED";
endmodule
