# Project folders
verilog-code/work
verilog-code/transcript
verilog-dofiles/correct_output.txt
IO Module/work
IO Module/transcript
Euler/*/work
Euler/*/transcript
python-code/binary.txt
results.txt
python-code/venv/
post-synthesis-results-sender/

# Verilog extensions
*.wlf
*.xlsx
*.vstf
*.cr.mti
*.mpf
*.v.bak
*.qdb
*.qpg
*.qtl


# Python 
__pycache__/
*.py[cod]
*$py.class
.idea
.vscode/settings.json
