<stg><name>Loop_2_proc</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="30">
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="2" to="3">
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="4">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="5">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="5" to="6">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="10">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="10" to="11">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="11" to="12">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="13">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="13" to="14">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="14" to="15">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="16">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="16" to="17">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="17" to="18">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="18" to="19">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="19" to="20">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="20" to="21">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="21" to="22">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="22" to="23">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="23" to="24">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="24" to="25">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="25" to="26">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="26" to="27">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="27" to="28">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="28" to="29">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="29" to="2">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader38:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader38.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader38:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader38:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38:3  br i1 %exitcond_flatten, label %.preheader37.exitStub, label %.preheader38.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader38.preheader:3  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

]]></Node>
<StgValue><ssdm name="tmp_value_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="128">
<![CDATA[
.preheader38.preheader:4  %p_381 = trunc i128 %tmp_value_V to i32

]]></Node>
<StgValue><ssdm name="p_381"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:7  %p_mul_stencil_value_0 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_mul_stencil_value_0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:10  %p_mul_stencil_value_0_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_mul_stencil_value_0_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:13  %p_mul_stencil_value_0_2 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_value_V, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_mul_stencil_value_0_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %p_382 = sitofp i32 %p_381 to float

]]></Node>
<StgValue><ssdm name="p_382"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %p_391 = sitofp i32 %p_mul_stencil_value_0 to float

]]></Node>
<StgValue><ssdm name="p_391"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:11  %p_400 = sitofp i32 %p_mul_stencil_value_0_1 to float

]]></Node>
<StgValue><ssdm name="p_400"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.preheader38.preheader:14  %p_409 = sitofp i32 %p_mul_stencil_value_0_2 to float

]]></Node>
<StgValue><ssdm name="p_409"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:6  %p_383 = fpext float %p_382 to double

]]></Node>
<StgValue><ssdm name="p_383"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:9  %p_392 = fpext float %p_391 to double

]]></Node>
<StgValue><ssdm name="p_392"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:12  %p_401 = fpext float %p_400 to double

]]></Node>
<StgValue><ssdm name="p_401"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:15  %p_410 = fpext float %p_409 to double

]]></Node>
<StgValue><ssdm name="p_410"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:6  %p_383 = fpext float %p_382 to double

]]></Node>
<StgValue><ssdm name="p_383"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:9  %p_392 = fpext float %p_391 to double

]]></Node>
<StgValue><ssdm name="p_392"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:12  %p_401 = fpext float %p_400 to double

]]></Node>
<StgValue><ssdm name="p_401"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
.preheader38.preheader:15  %p_410 = fpext float %p_409 to double

]]></Node>
<StgValue><ssdm name="p_410"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="105" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="117" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="118" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="119" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="120" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="121" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:16  %p_384 = fmul double %p_383, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_384"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:41  %p_393 = fmul double %p_392, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_393"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:68  %p_402 = fmul double %p_401, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_402"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:93  %p_411 = fmul double %p_410, 6.250000e-02

]]></Node>
<StgValue><ssdm name="p_411"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
.preheader38.preheader:17  %p_Val2_5 = bitcast double %p_384 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader38.preheader:18  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:19  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="64">
<![CDATA[
.preheader38.preheader:20  %loc_V_2 = trunc i64 %p_Val2_5 to i52

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:23  %tmp_i_i_cast_i = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader38.preheader:24  %sh_assign = add i12 -1023, %tmp_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader38.preheader:25  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.preheader:26  %tmp_8_i_i = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:27  %tmp_8_i_cast_i = sext i11 %tmp_8_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_8_i_cast_i"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader38.preheader:28  %sh_assign_2 = select i1 %isNeg, i12 %tmp_8_i_cast_i, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
.preheader38.preheader:42  %p_Val2_s = bitcast double %p_393 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader38.preheader:43  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:44  %loc_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="64">
<![CDATA[
.preheader38.preheader:45  %loc_V_4 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:48  %tmp_i_i_cast_i9 = zext i11 %loc_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i9"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader38.preheader:49  %sh_assign_3 = add i12 -1023, %tmp_i_i_cast_i9

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader38.preheader:50  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.preheader:51  %tmp_8_i_i1 = sub i11 1023, %loc_V_3

]]></Node>
<StgValue><ssdm name="tmp_8_i_i1"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:52  %tmp_8_i_cast_i1 = sext i11 %tmp_8_i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_8_i_cast_i1"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader38.preheader:53  %sh_assign_4 = select i1 %isNeg_1, i12 %tmp_8_i_cast_i1, i12 %sh_assign_3

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
.preheader38.preheader:69  %p_Val2_17 = bitcast double %p_402 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:71  %loc_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_17, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="52" op_0_bw="64">
<![CDATA[
.preheader38.preheader:72  %loc_V_6 = trunc i64 %p_Val2_17 to i52

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:75  %tmp_i_i_cast_i1 = zext i11 %loc_V_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i1"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader38.preheader:76  %sh_assign_5 = add i12 -1023, %tmp_i_i_cast_i1

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader38.preheader:77  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_5, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.preheader:78  %tmp_8_i_i2 = sub i11 1023, %loc_V_5

]]></Node>
<StgValue><ssdm name="tmp_8_i_i2"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:79  %tmp_8_i_cast_i2 = sext i11 %tmp_8_i_i2 to i12

]]></Node>
<StgValue><ssdm name="tmp_8_i_cast_i2"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader38.preheader:80  %sh_assign_6 = select i1 %isNeg_2, i12 %tmp_8_i_cast_i2, i12 %sh_assign_5

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
.preheader38.preheader:94  %p_Val2_21 = bitcast double %p_411 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:96  %loc_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_21, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="64">
<![CDATA[
.preheader38.preheader:97  %loc_V_8 = trunc i64 %p_Val2_21 to i52

]]></Node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:100  %tmp_i_i_cast_i2 = zext i11 %loc_V_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i2"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader38.preheader:101  %sh_assign_7 = add i12 -1023, %tmp_i_i_cast_i2

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader38.preheader:102  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_7, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.preheader:103  %tmp_8_i_i3 = sub i11 1023, %loc_V_7

]]></Node>
<StgValue><ssdm name="tmp_8_i_i3"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="11">
<![CDATA[
.preheader38.preheader:104  %tmp_8_i_cast_i3 = sext i11 %tmp_8_i_i3 to i12

]]></Node>
<StgValue><ssdm name="tmp_8_i_cast_i3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader38.preheader:105  %sh_assign_8 = select i1 %isNeg_3, i12 %tmp_8_i_cast_i3, i12 %sh_assign_7

]]></Node>
<StgValue><ssdm name="sh_assign_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="163" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader38.preheader:21  %tmp_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="137" op_0_bw="54">
<![CDATA[
.preheader38.preheader:22  %tmp_i_cast_i = zext i54 %tmp_i_i to i137

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="12">
<![CDATA[
.preheader38.preheader:29  %sh_assign_2_i_cast_i = sext i12 %sh_assign_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_cast_i"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="137" op_0_bw="32">
<![CDATA[
.preheader38.preheader:30  %tmp_9_i_i = zext i32 %sh_assign_2_i_cast_i to i137

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="54" op_0_bw="32">
<![CDATA[
.preheader38.preheader:31  %tmp_9_i_cast_i = zext i32 %sh_assign_2_i_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast_i"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader38.preheader:32  %tmp_10_i_i = lshr i54 %tmp_i_i, %tmp_9_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader38.preheader:33  %tmp_11_i_i = shl i137 %tmp_i_cast_i, %tmp_9_i_i

]]></Node>
<StgValue><ssdm name="tmp_11_i_i"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader38.preheader:34  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="1">
<![CDATA[
.preheader38.preheader:35  %tmp_7 = zext i1 %tmp_17 to i31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:36  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i, i32 53, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader38.preheader:37  %p_Val2_7 = select i1 %isNeg, i31 %tmp_7, i31 %tmp_8

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader38.preheader:46  %tmp_i_i7 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="137" op_0_bw="54">
<![CDATA[
.preheader38.preheader:47  %tmp_i_cast_i8 = zext i54 %tmp_i_i7 to i137

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i8"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="12">
<![CDATA[
.preheader38.preheader:54  %sh_assign_2_i_cast_i_1 = sext i12 %sh_assign_4 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_cast_i_1"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="137" op_0_bw="32">
<![CDATA[
.preheader38.preheader:55  %tmp_9_i_i1 = zext i32 %sh_assign_2_i_cast_i_1 to i137

]]></Node>
<StgValue><ssdm name="tmp_9_i_i1"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="32">
<![CDATA[
.preheader38.preheader:56  %tmp_9_i_cast_i1 = zext i32 %sh_assign_2_i_cast_i_1 to i54

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast_i1"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader38.preheader:57  %tmp_10_i_i1 = lshr i54 %tmp_i_i7, %tmp_9_i_cast_i1

]]></Node>
<StgValue><ssdm name="tmp_10_i_i1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader38.preheader:58  %tmp_11_i_i1 = shl i137 %tmp_i_cast_i8, %tmp_9_i_i1

]]></Node>
<StgValue><ssdm name="tmp_11_i_i1"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader38.preheader:59  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i1, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="1">
<![CDATA[
.preheader38.preheader:60  %tmp_s = zext i1 %tmp_26 to i31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:61  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i1, i32 53, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader38.preheader:62  %p_Val2_15 = select i1 %isNeg_1, i31 %tmp_s, i31 %tmp_2

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="31">
<![CDATA[
.preheader38.preheader:63  %tmp_27 = trunc i31 %p_Val2_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="31">
<![CDATA[
.preheader38.preheader:65  %tmp_28 = trunc i31 %p_Val2_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader38.preheader:73  %tmp_i_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="137" op_0_bw="54">
<![CDATA[
.preheader38.preheader:74  %tmp_i_cast_i1 = zext i54 %tmp_i_i1 to i137

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i1"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12">
<![CDATA[
.preheader38.preheader:81  %sh_assign_2_i_cast_i_2 = sext i12 %sh_assign_6 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_cast_i_2"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="137" op_0_bw="32">
<![CDATA[
.preheader38.preheader:82  %tmp_9_i_i2 = zext i32 %sh_assign_2_i_cast_i_2 to i137

]]></Node>
<StgValue><ssdm name="tmp_9_i_i2"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="32">
<![CDATA[
.preheader38.preheader:83  %tmp_9_i_cast_i2 = zext i32 %sh_assign_2_i_cast_i_2 to i54

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast_i2"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader38.preheader:84  %tmp_10_i_i2 = lshr i54 %tmp_i_i1, %tmp_9_i_cast_i2

]]></Node>
<StgValue><ssdm name="tmp_10_i_i2"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader38.preheader:85  %tmp_11_i_i2 = shl i137 %tmp_i_cast_i1, %tmp_9_i_i2

]]></Node>
<StgValue><ssdm name="tmp_11_i_i2"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader38.preheader:86  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i2, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="1">
<![CDATA[
.preheader38.preheader:87  %tmp_4 = zext i1 %tmp_32 to i31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="31" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:88  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i2, i32 53, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader38.preheader:89  %p_Val2_19 = select i1 %isNeg_2, i31 %tmp_4, i31 %tmp_5

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader38.preheader:98  %tmp_i_i2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="137" op_0_bw="54">
<![CDATA[
.preheader38.preheader:99  %tmp_i_cast_i2 = zext i54 %tmp_i_i2 to i137

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i2"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
.preheader38.preheader:106  %sh_assign_2_i_cast_i_3 = sext i12 %sh_assign_8 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_cast_i_3"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="137" op_0_bw="32">
<![CDATA[
.preheader38.preheader:107  %tmp_9_i_i3 = zext i32 %sh_assign_2_i_cast_i_3 to i137

]]></Node>
<StgValue><ssdm name="tmp_9_i_i3"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="32">
<![CDATA[
.preheader38.preheader:108  %tmp_9_i_cast_i3 = zext i32 %sh_assign_2_i_cast_i_3 to i54

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast_i3"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader38.preheader:109  %tmp_10_i_i3 = lshr i54 %tmp_i_i2, %tmp_9_i_cast_i3

]]></Node>
<StgValue><ssdm name="tmp_10_i_i3"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader38.preheader:110  %tmp_11_i_i3 = shl i137 %tmp_i_cast_i2, %tmp_9_i_i3

]]></Node>
<StgValue><ssdm name="tmp_11_i_i3"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader38.preheader:111  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_10_i_i3, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="1">
<![CDATA[
.preheader38.preheader:112  %tmp_9 = zext i1 %tmp_36 to i31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader38.preheader:113  %tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i137.i32.i32(i137 %tmp_11_i_i3, i32 53, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader38.preheader:114  %p_Val2_23 = select i1 %isNeg_3, i31 %tmp_9, i31 %tmp_10

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
.preheader38.preheader:38  %tmp_13_i_i = zext i31 %p_Val2_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader38.preheader:39  %tmp_16_i_i = sub nsw i32 0, %tmp_13_i_i

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader38.preheader:64  %tmp_16_i_i1 = sub i30 0, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_16_i_i1"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.preheader38.preheader:66  %tmp_3 = select i1 %p_Result_4, i30 %tmp_16_i_i1, i30 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader38.preheader:90  %tmp_16_i_i2 = sub i31 0, %p_Val2_19

]]></Node>
<StgValue><ssdm name="tmp_16_i_i2"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="31">
<![CDATA[
.preheader38.preheader:115  %tmp_13_i_i3 = zext i31 %p_Val2_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_13_i_i3"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader38.preheader:116  %tmp_16_i_i3 = sub nsw i32 0, %tmp_13_i_i3

]]></Node>
<StgValue><ssdm name="tmp_16_i_i3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="216" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader38.preheader:40  %p_Val2_26 = select i1 %p_Result_s, i32 %tmp_16_i_i, i32 %tmp_13_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader38.preheader:70  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_17, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader38.preheader:91  %tmp_6 = select i1 %p_Result_5, i31 %tmp_16_i_i2, i31 %p_Val2_19

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader38.preheader:92  %p_405 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)

]]></Node>
<StgValue><ssdm name="p_405"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader38.preheader:95  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_21, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader38.preheader:117  %p_Val2_27 = select i1 %p_Result_6, i32 %tmp_16_i_i3, i32 %tmp_13_i_i3

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader38.preheader:119  %tmp5 = add i32 %p_405, %p_Val2_27

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.preheader38.preheader:67  %p_396 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_396"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader38.preheader:118  %tmp = add i32 %p_396, %p_Val2_26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader38.preheader:120  %p_415 = add nsw i32 %tmp5, %tmp

]]></Node>
<StgValue><ssdm name="p_415"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader38.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader38.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader38.preheader:121  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V, i32 %p_415)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader38.preheader:122  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.preheader:123  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
.preheader37.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
