library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Register8bit is
    port (
        clk     : in  std_logic;
        wrEn    : in  std_logic;
        dataIn  : in  std_logic_vector(7 downto 0);
        dataOut : out std_logic_vector(7 downto 0)
    );
end entity;

architecture Behavioral of Register8bit is
    signal reg : std_logic_vector(7 downto 0);
begin
    process (clk)
    begin
        if (rising_edge(clk)) then
            if (wrEn = '1') then
                reg <= dataIn;
            end if;
            dataOut <= reg;
        end if;
    end process;
end Behavioral;
