Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sun Jun  5 21:56:18 2022
| Host             : Devsam running 64-bit major release  (build 9200)
| Command          : report_power -file xobus_phy_top_power_routed.rpt -pb xobus_phy_top_power_summary_routed.pb -rpx xobus_phy_top_power_routed.rpx
| Design           : xobus_phy_top
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.128        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.056        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |       32 |       --- |             --- |
| Slice Logic              |     0.005 |    21184 |       --- |             --- |
|   LUT as Logic           |     0.005 |     5771 |     32600 |           17.70 |
|   Register               |    <0.001 |    10019 |     65200 |           15.37 |
|   LUT as Distributed RAM |    <0.001 |      292 |      9600 |            3.04 |
|   CARRY4                 |    <0.001 |      387 |      8150 |            4.75 |
|   LUT as Shift Register  |    <0.001 |     1019 |      9600 |           10.61 |
|   F7/F8 Muxes            |    <0.001 |      251 |     32600 |            0.77 |
|   Others                 |     0.000 |     1570 |       --- |             --- |
| Signals                  |     0.006 |    14158 |       --- |             --- |
| Block RAM                |    <0.001 |        6 |        75 |            8.00 |
| I/O                      |     0.002 |       17 |       210 |            8.10 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.128 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.053 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clkout                                                                                     | clkout                                                            |            33.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| sys_clk_pin                                                                                | clk                                                               |            10.0 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]            |            33.3 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1]            |            33.3 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2]            |            33.3 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3]            |            33.3 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4]            |            33.3 |
| xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5]                                     | xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5]            |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[0]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[0]       |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[1]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[1]       |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[2]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[2]       |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[3]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[3]       |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[4]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[4]       |            33.3 |
| xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[5]                                | xobuslite_phy/incoming_fifo/multiregimpl1_regs1_reg_n_0_[5]       |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[0]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[0]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[1]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[1]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[2]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[2]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[3]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[3]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[4]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[4]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/graycounter1_q[5]                                              | xobuslite_phy/outgoing_fifo/graycounter1_q[5]                     |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0]                |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1]                |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2]                |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3]                |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4]                |            33.3 |
| xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5]                                         | xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5]                |            33.3 |
| xobuslite_phy/state[0]                                                                     | xobuslite_phy/state[0]                                            |            33.3 |
| xobuslite_phy/state[1]                                                                     | xobuslite_phy/state[1]                                            |            33.3 |
| xobuslite_phy/state[2]                                                                     | xobuslite_phy/state[2]                                            |            33.3 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| xobus_phy_top            |     0.056 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   u_ila_0                |     0.027 |
|     inst                 |     0.027 |
|       ila_core_inst      |     0.027 |
|   u_ila_1                |     0.017 |
|     inst                 |     0.017 |
|       ila_core_inst      |     0.017 |
|   xobuslite_phy          |     0.006 |
|     incoming_fifo        |     0.002 |
|     outgoing_fifo        |     0.002 |
+--------------------------+-----------+


