<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structUsart.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structUsart-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Usart Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> hardware registers.  
 <a href="structUsart.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="usart_8h_source.html">usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a></td></tr>
<tr class="memdesc:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register  <br /></td></tr>
<tr class="separator:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a></td></tr>
<tr class="memdesc:a68314d206a9ed9052c3d25e9b2df57d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register  <br /></td></tr>
<tr class="separator:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a></td></tr>
<tr class="memdesc:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ead40324f19b2adba6b11704c2500"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a></td></tr>
<tr class="memdesc:a4b2ead40324f19b2adba6b11704c2500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a4b2ead40324f19b2adba6b11704c2500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c0492c512c49f2c8ca95376cf2052"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a></td></tr>
<tr class="memdesc:a201c0492c512c49f2c8ca95376cf2052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a201c0492c512c49f2c8ca95376cf2052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca111dea2f880adb0d135784c045e85"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a8ca111dea2f880adb0d135784c045e85">US_CSR</a></td></tr>
<tr class="memdesc:a8ca111dea2f880adb0d135784c045e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register  <br /></td></tr>
<tr class="separator:a8ca111dea2f880adb0d135784c045e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d41150cc8cee1e68a5671906d8a314"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a></td></tr>
<tr class="memdesc:ac7d41150cc8cee1e68a5671906d8a314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register  <br /></td></tr>
<tr class="separator:ac7d41150cc8cee1e68a5671906d8a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a></td></tr>
<tr class="memdesc:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a></td></tr>
<tr class="memdesc:ab9e7c76fad7dab06225a4d134582f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register  <br /></td></tr>
<tr class="separator:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379a01b93548081163fb16fe23ca0792"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a379a01b93548081163fb16fe23ca0792">US_RTOR</a></td></tr>
<tr class="memdesc:a379a01b93548081163fb16fe23ca0792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register  <br /></td></tr>
<tr class="separator:a379a01b93548081163fb16fe23ca0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498a19b7808fbb304a907813f00ab28"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a></td></tr>
<tr class="memdesc:a5498a19b7808fbb304a907813f00ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register  <br /></td></tr>
<tr class="separator:a5498a19b7808fbb304a907813f00ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457dba7f89f3a899745c70653250cb77"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a457dba7f89f3a899745c70653250cb77">Reserved1</a> [5]</td></tr>
<tr class="separator:a457dba7f89f3a899745c70653250cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3585671f3f60e19a816fdd0714ca64a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a></td></tr>
<tr class="memdesc:a3585671f3f60e19a816fdd0714ca64a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register  <br /></td></tr>
<tr class="separator:a3585671f3f60e19a816fdd0714ca64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0736a842a861c4eaba268418b3bfc8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#afc0736a842a861c4eaba268418b3bfc8">US_NER</a></td></tr>
<tr class="memdesc:afc0736a842a861c4eaba268418b3bfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register  <br /></td></tr>
<tr class="separator:afc0736a842a861c4eaba268418b3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af121ee18487c724471ec642782941ff8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#af121ee18487c724471ec642782941ff8">Reserved2</a> [1]</td></tr>
<tr class="separator:af121ee18487c724471ec642782941ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334950675ab1781120e58481d20d7581"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a334950675ab1781120e58481d20d7581">US_IF</a></td></tr>
<tr class="memdesc:a334950675ab1781120e58481d20d7581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register  <br /></td></tr>
<tr class="separator:a334950675ab1781120e58481d20d7581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ffa7ba9dfda7859242682198eccac8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a01ffa7ba9dfda7859242682198eccac8">US_MAN</a></td></tr>
<tr class="memdesc:a01ffa7ba9dfda7859242682198eccac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register  <br /></td></tr>
<tr class="separator:a01ffa7ba9dfda7859242682198eccac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbab0892d8e515361721920f5f2d2f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a></td></tr>
<tr class="memdesc:aecbab0892d8e515361721920f5f2d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register  <br /></td></tr>
<tr class="separator:aecbab0892d8e515361721920f5f2d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a></td></tr>
<tr class="memdesc:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register  <br /></td></tr>
<tr class="separator:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad379864784ee0f62b84c6b35aeecd13"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a></td></tr>
<tr class="memdesc:aad379864784ee0f62b84c6b35aeecd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register  <br /></td></tr>
<tr class="separator:aad379864784ee0f62b84c6b35aeecd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9322562c2089f2d1f632b043584c4d40"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a9322562c2089f2d1f632b043584c4d40">Reserved3</a> [33]</td></tr>
<tr class="separator:a9322562c2089f2d1f632b043584c4d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68929355c4a31ff533468a720438b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a4f68929355c4a31ff533468a720438b7">US_WPMR</a></td></tr>
<tr class="memdesc:a4f68929355c4a31ff533468a720438b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a4f68929355c4a31ff533468a720438b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a></td></tr>
<tr class="memdesc:a0acc127462a24739e4d8f21fd0bc32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6f5e552d911dc30c0157b12b6ddb8f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#acd6f5e552d911dc30c0157b12b6ddb8f">Reserved4</a> [5]</td></tr>
<tr class="separator:acd6f5e552d911dc30c0157b12b6ddb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0786a37792224dad7369d037cb658e1a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a0786a37792224dad7369d037cb658e1a">US_RPR</a></td></tr>
<tr class="memdesc:a0786a37792224dad7369d037cb658e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x100) Receive Pointer Register  <br /></td></tr>
<tr class="separator:a0786a37792224dad7369d037cb658e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc176a757970caeaf9a740dd6a192c8b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#acc176a757970caeaf9a740dd6a192c8b">US_RCR</a></td></tr>
<tr class="memdesc:acc176a757970caeaf9a740dd6a192c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x104) Receive Counter Register  <br /></td></tr>
<tr class="separator:acc176a757970caeaf9a740dd6a192c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3261d2824eca1585e57b2ab6192222f1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a3261d2824eca1585e57b2ab6192222f1">US_TPR</a></td></tr>
<tr class="memdesc:a3261d2824eca1585e57b2ab6192222f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x108) Transmit Pointer Register  <br /></td></tr>
<tr class="separator:a3261d2824eca1585e57b2ab6192222f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bf69510770c14f628a4bd09b9eb700"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#ab4bf69510770c14f628a4bd09b9eb700">US_TCR</a></td></tr>
<tr class="memdesc:ab4bf69510770c14f628a4bd09b9eb700"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x10C) Transmit Counter Register  <br /></td></tr>
<tr class="separator:ab4bf69510770c14f628a4bd09b9eb700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa402644070cc70865ddf69e776e19f38"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#aa402644070cc70865ddf69e776e19f38">US_RNPR</a></td></tr>
<tr class="memdesc:aa402644070cc70865ddf69e776e19f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x110) Receive Next Pointer Register  <br /></td></tr>
<tr class="separator:aa402644070cc70865ddf69e776e19f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19772302bd648046c04afac75a04b16a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a19772302bd648046c04afac75a04b16a">US_RNCR</a></td></tr>
<tr class="memdesc:a19772302bd648046c04afac75a04b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x114) Receive Next Counter Register  <br /></td></tr>
<tr class="separator:a19772302bd648046c04afac75a04b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775ce5d01355bb178babcbf1f14a1c69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a775ce5d01355bb178babcbf1f14a1c69">US_TNPR</a></td></tr>
<tr class="memdesc:a775ce5d01355bb178babcbf1f14a1c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x118) Transmit Next Pointer Register  <br /></td></tr>
<tr class="separator:a775ce5d01355bb178babcbf1f14a1c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346153c3dce9dcc2dceef0396d51b129"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#a346153c3dce9dcc2dceef0396d51b129">US_TNCR</a></td></tr>
<tr class="memdesc:a346153c3dce9dcc2dceef0396d51b129"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x11C) Transmit Next Counter Register  <br /></td></tr>
<tr class="separator:a346153c3dce9dcc2dceef0396d51b129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe79e131d53894603449d3d393a49237"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#afe79e131d53894603449d3d393a49237">US_PTCR</a></td></tr>
<tr class="memdesc:afe79e131d53894603449d3d393a49237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x120) Transfer Control Register  <br /></td></tr>
<tr class="separator:afe79e131d53894603449d3d393a49237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde09423ffe010ce718e3c404992be8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUsart.html#abfde09423ffe010ce718e3c404992be8">US_PTSR</a></td></tr>
<tr class="memdesc:abfde09423ffe010ce718e3c404992be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x124) Transfer Status Register  <br /></td></tr>
<tr class="separator:abfde09423ffe010ce718e3c404992be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00041">41</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a457dba7f89f3a899745c70653250cb77" name="a457dba7f89f3a899745c70653250cb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457dba7f89f3a899745c70653250cb77">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved1[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00053">53</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="af121ee18487c724471ec642782941ff8" name="af121ee18487c724471ec642782941ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af121ee18487c724471ec642782941ff8">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00056">56</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a9322562c2089f2d1f632b043584c4d40" name="a9322562c2089f2d1f632b043584c4d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9322562c2089f2d1f632b043584c4d40">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved3[33]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00062">62</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="acd6f5e552d911dc30c0157b12b6ddb8f" name="acd6f5e552d911dc30c0157b12b6ddb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6f5e552d911dc30c0157b12b6ddb8f">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00065">65</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ab9e7c76fad7dab06225a4d134582f3b4" name="ab9e7c76fad7dab06225a4d134582f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e7c76fad7dab06225a4d134582f3b4">&#9670;&#160;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00050">50</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a76ed99fe61ef73a9f5e6eee5349bbcc0" name="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">&#9670;&#160;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00042">42</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a8ca111dea2f880adb0d135784c045e85" name="a8ca111dea2f880adb0d135784c045e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca111dea2f880adb0d135784c045e85">&#9670;&#160;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00047">47</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a3585671f3f60e19a816fdd0714ca64a7" name="a3585671f3f60e19a816fdd0714ca64a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3585671f3f60e19a816fdd0714ca64a7">&#9670;&#160;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_FIDI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00054">54</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a4b2ead40324f19b2adba6b11704c2500" name="a4b2ead40324f19b2adba6b11704c2500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2ead40324f19b2adba6b11704c2500">&#9670;&#160;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00045">45</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a4be2b296e8e8e4f1890bf03dff7cd42b" name="a4be2b296e8e8e4f1890bf03dff7cd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">&#9670;&#160;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00044">44</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a334950675ab1781120e58481d20d7581" name="a334950675ab1781120e58481d20d7581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334950675ab1781120e58481d20d7581">&#9670;&#160;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00057">57</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a201c0492c512c49f2c8ca95376cf2052" name="a201c0492c512c49f2c8ca95376cf2052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201c0492c512c49f2c8ca95376cf2052">&#9670;&#160;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00046">46</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="aad379864784ee0f62b84c6b35aeecd13" name="aad379864784ee0f62b84c6b35aeecd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad379864784ee0f62b84c6b35aeecd13">&#9670;&#160;</a></span>US_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_LINBRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00061">61</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ae1c2311c3a653045f1e05e8b29f7faa6" name="ae1c2311c3a653045f1e05e8b29f7faa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c2311c3a653045f1e05e8b29f7faa6">&#9670;&#160;</a></span>US_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LINIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00060">60</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="aecbab0892d8e515361721920f5f2d2f9" name="aecbab0892d8e515361721920f5f2d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbab0892d8e515361721920f5f2d2f9">&#9670;&#160;</a></span>US_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LINMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00059">59</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a01ffa7ba9dfda7859242682198eccac8" name="a01ffa7ba9dfda7859242682198eccac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ffa7ba9dfda7859242682198eccac8">&#9670;&#160;</a></span>US_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00058">58</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a68314d206a9ed9052c3d25e9b2df57d1" name="a68314d206a9ed9052c3d25e9b2df57d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68314d206a9ed9052c3d25e9b2df57d1">&#9670;&#160;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00043">43</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="afc0736a842a861c4eaba268418b3bfc8" name="afc0736a842a861c4eaba268418b3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0736a842a861c4eaba268418b3bfc8">&#9670;&#160;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_NER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00055">55</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="afe79e131d53894603449d3d393a49237" name="afe79e131d53894603449d3d393a49237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe79e131d53894603449d3d393a49237">&#9670;&#160;</a></span>US_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00074">74</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="abfde09423ffe010ce718e3c404992be8" name="abfde09423ffe010ce718e3c404992be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfde09423ffe010ce718e3c404992be8">&#9670;&#160;</a></span>US_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00075">75</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="acc176a757970caeaf9a740dd6a192c8b" name="acc176a757970caeaf9a740dd6a192c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc176a757970caeaf9a740dd6a192c8b">&#9670;&#160;</a></span>US_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00067">67</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ac7d41150cc8cee1e68a5671906d8a314" name="ac7d41150cc8cee1e68a5671906d8a314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d41150cc8cee1e68a5671906d8a314">&#9670;&#160;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00048">48</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a19772302bd648046c04afac75a04b16a" name="a19772302bd648046c04afac75a04b16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19772302bd648046c04afac75a04b16a">&#9670;&#160;</a></span>US_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00071">71</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="aa402644070cc70865ddf69e776e19f38" name="aa402644070cc70865ddf69e776e19f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa402644070cc70865ddf69e776e19f38">&#9670;&#160;</a></span>US_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00070">70</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a0786a37792224dad7369d037cb658e1a" name="a0786a37792224dad7369d037cb658e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0786a37792224dad7369d037cb658e1a">&#9670;&#160;</a></span>US_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00066">66</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a379a01b93548081163fb16fe23ca0792" name="a379a01b93548081163fb16fe23ca0792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379a01b93548081163fb16fe23ca0792">&#9670;&#160;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00051">51</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="ab4bf69510770c14f628a4bd09b9eb700" name="ab4bf69510770c14f628a4bd09b9eb700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bf69510770c14f628a4bd09b9eb700">&#9670;&#160;</a></span>US_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00069">69</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a3dc9b6781d4b2baaa4d8f59ad313e06c" name="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">&#9670;&#160;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00049">49</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a346153c3dce9dcc2dceef0396d51b129" name="a346153c3dce9dcc2dceef0396d51b129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346153c3dce9dcc2dceef0396d51b129">&#9670;&#160;</a></span>US_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00073">73</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a775ce5d01355bb178babcbf1f14a1c69" name="a775ce5d01355bb178babcbf1f14a1c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775ce5d01355bb178babcbf1f14a1c69">&#9670;&#160;</a></span>US_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00072">72</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a3261d2824eca1585e57b2ab6192222f1" name="a3261d2824eca1585e57b2ab6192222f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3261d2824eca1585e57b2ab6192222f1">&#9670;&#160;</a></span>US_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00068">68</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a5498a19b7808fbb304a907813f00ab28" name="a5498a19b7808fbb304a907813f00ab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498a19b7808fbb304a907813f00ab28">&#9670;&#160;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TTGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00052">52</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a4f68929355c4a31ff533468a720438b7" name="a4f68929355c4a31ff533468a720438b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68929355c4a31ff533468a720438b7">&#9670;&#160;</a></span>US_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00063">63</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<a id="a0acc127462a24739e4d8f21fd0bc32ad" name="a0acc127462a24739e4d8f21fd0bc32ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acc127462a24739e4d8f21fd0bc32ad">&#9670;&#160;</a></span>US_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="usart_8h_source.html#l00064">64</a> of file <a class="el" href="usart_8h_source.html">usart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="usart_8h_source.html">usart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structUsart.html">Usart</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
