#ifndef PANEL_NT37705_H
#define PANEL_NT37705_H
#ifdef CONFIG_MTK_ROUND_CORNER_SUPPORT
#include "../mediatek/mediatek_v2/mtk_corner_pattern/mtk_data_hw_roundedpattern_2k.h"
#endif
#define REGFLAG_CMD		0xFFFA
#define REGFLAG_DELAY		0xFFFC
#define REGFLAG_UDELAY		0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	4

//#ifdef OPLUS_FEATURE_DISPLAY_ADFR
enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
};
//#endif

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc60_part1[] = {
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
};

struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	/* 60hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x21}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x31}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x41}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x51}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x11,0x1F,0x11,0x1F,0x11,0x1F}},

};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	/* INI CODE */
	/* Page4 */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	/* CMD3 */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	/* OSC Setting */
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0XF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0XF8,0x01,0x4E}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0XF8,0x00,0xFC}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0XF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	/* MIPI Bias */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD, 2, {0X6F,0x09}},
	{REGFLAG_CMD, 2, {0XF2,0x55}},
	/* Dumura */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}},
	/* TE On */
	{REGFLAG_CMD, 2, {0x35,0x00}},

	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* VDC */
	{REGFLAG_CMD, 2, {0x5F,0x00}},

	{REGFLAG_CMD, 2, {0x26,0x00}},

	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},

	/* 10bit DSC v1.2 */
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x2C,0xD2,0x00,0x02,0x51,0x04,0x5D,0x00,0x08,0x02,0x6C,0x01,0xFF,0x10,0xE0}}, //PPS Setting(10bit_3.75x)

	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* Frame Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* Demura */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	/* disable AOD FD */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x2D}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 5, {0xE4,0x10,0x10,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 5, {0xE4,0x00,0x10,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* SEQ */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x11,0x1F,0x11,0x1F,0x11,0x1F}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_high_pwm_sdc60_part1[] = {
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42, {0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
};

struct LCM_setting_table timing_switch_cmd_high_pwm_sdc60[] = {
	/* HPWM 60hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x21}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x31}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x41}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x51}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x11,0x1F,0x11,0x1F,0x11,0x1F}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_high_pwm_sdc60[] = {
	/* INI CODE */
	/* Page4 */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	/* CMD3 */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	/* OSC Setting */
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0XF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0XF8,0x01,0x4E}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0XF8,0x00,0xFC}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0XF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	/* MIPI Bias */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD, 2, {0X6F,0x09}},
	{REGFLAG_CMD, 2, {0XF2,0x55}},
	/* Dumura */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}},
	/* TE On */
	{REGFLAG_CMD, 2, {0x35,0x00}},

	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* VDC */
	{REGFLAG_CMD, 2, {0x5F,0x00}},

	{REGFLAG_CMD, 2, {0x26,0x00}},

	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},

	/* 10bit DSC v1.2 */
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x2C,0xD2,0x00,0x02,0x51,0x04,0x5D,0x00,0x08,0x02,0x6C,0x01,0xFF,0x10,0xE0}}, //PPS Setting(10bit_3.75x)
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* Frame Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/* Demura */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	/* disable AOD FD */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x2D}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 5, {0xE4,0x10,0x10,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 5, {0xE4,0x00,0x10,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* SEQ */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x11,0x1F,0x11,0x1F,0x11,0x1F}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_sdc_90 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc90_part1[] = {
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12}},
};

struct LCM_setting_table timing_switch_cmd_sdc90[] = {
	/* 90hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x2F,0x31}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x21}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x31}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x41}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x51}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x81,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	/* INI CODE */
	/* Page4 */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	/* CMD3 */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	/* OSC Setting */
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0XF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0XF8,0x01,0x4E}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0XF8,0x00,0xFC}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0XF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	/* MIPI Bias */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD, 2, {0X6F,0x09}},
	{REGFLAG_CMD, 2, {0XF2,0x55}},
	/* Dumura */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}},
	/* TE On */
	{REGFLAG_CMD, 2, {0x35,0x00}},

	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* VDC */
	{REGFLAG_CMD, 2, {0x5F,0x00}},

	{REGFLAG_CMD, 2, {0x26,0x00}},

	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},

	/* 10bit DSC v1.2 */
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x2C,0xD2,0x00,0x02,0x51,0x04,0x5D,0x00,0x08,0x02,0x6C,0x01,0xFF,0x10,0xE0}}, //PPS Setting(10bit_3.75x)
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* Frame Transition */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	/* Demura */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* disable AOD FD */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x2D}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 5, {0xE4,0x10,0x10,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 5, {0xE4,0x00,0x10,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* SEQ */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x0A,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x81,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x11,0x11,0x11,0x11}},
	{REGFLAG_CMD, 2, {0x2F,0x31}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc120_part1[] = {
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
};

struct LCM_setting_table timing_switch_cmd_sdc120[] = {
	/* 120hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x21}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x31}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x41}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x51}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	/* INI CODE */
	/* Page4 */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	/* CMD3 */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	/* OSC Setting */
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0XF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0XF8,0x01,0x4E}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0XF8,0x00,0xFC}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0XF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	/* MIPI Bias */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD, 2, {0X6F,0x09}},
	{REGFLAG_CMD, 2, {0XF2,0x55}},
	/* Dumura */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}},
	/* TE On */
	{REGFLAG_CMD, 2, {0x35,0x00}},

	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* VDC */
	{REGFLAG_CMD, 2, {0x5F,0x00}},

	{REGFLAG_CMD, 2, {0x26,0x00}},

	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},

	/* 10bit DSC v1.2 */
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x2C,0xD2,0x00,0x02,0x51,0x04,0x5D,0x00,0x08,0x02,0x6C,0x01,0xFF,0x10,0xE0}}, //PPS Setting(10bit_3.75x)
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* Frame Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	/* Demura */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* disable AOD FD */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x2D}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 5, {0xE4,0x10,0x10,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 5, {0xE4,0x00,0x10,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* SEQ */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* --------------- timing@fhd_oplus_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_high_pwm_sdc120_part1[] = {
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},

};

struct LCM_setting_table timing_switch_cmd_high_pwm_sdc120[] = {
	/* HPWM 120hz */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 3, {0xBA,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x21}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x31}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x41}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x51}},
	{REGFLAG_CMD, 3, {0xBA,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_high_pwm_sdc120[] = {
	/* INI CODE */
	/* Page4 */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	/* CMD3 */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x80}},
	/* OSC Setting */
	{REGFLAG_CMD, 2, {0x6F,0x1A}},
	{REGFLAG_CMD, 2, {0XF4,0x55}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 3, {0XF8,0x01,0x4E}},
	{REGFLAG_CMD, 2, {0x6F,0x2D}},
	{REGFLAG_CMD, 3, {0XF8,0x00,0xFC}},
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 2, {0xFE,0x3C}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 2, {0XF9,0x04}},
	{REGFLAG_CMD, 2, {0x6F,0x1E}},
	{REGFLAG_CMD, 2, {0xFB,0x0F}},
	/* MIPI Bias */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD, 2, {0X6F,0x09}},
	{REGFLAG_CMD, 2, {0XF2,0x55}},
	/* Dumura */
	{REGFLAG_CMD, 5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD, 2, {0x6F,0x12}},
	{REGFLAG_CMD, 2, {0xFE,0x41}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xFD,0x21}},
	/* TE On */
	{REGFLAG_CMD, 2, {0x35,0x00}},

	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 5, {0x2A,0x00,0x00,0x04,0xD7}},
	{REGFLAG_CMD, 5, {0x2B,0x00,0x00,0x0A,0xD3}},
	/* VDC */
	{REGFLAG_CMD, 2, {0x5F,0x00}},

	{REGFLAG_CMD, 2, {0x26,0x00}},

	{REGFLAG_CMD, 3, {0x81,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x03,0x01}},
	{REGFLAG_CMD, 3, {0x90,0x03,0x03}},

	/* 10bit DSC v1.2 */
	{REGFLAG_CMD, 19, {0x91,0xAB,0xA8,0x00,0x2C,0xD2,0x00,0x02,0x51,0x04,0x5D,0x00,0x08,0x02,0x6C,0x01,0xFF,0x10,0xE0}}, //PPS Setting(10bit_3.75x)

	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0xC7,0x00}},
	/* Frame Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/* Demura */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* disable AOD FD */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x02}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x2D}},
	{REGFLAG_CMD, 2, {0x6F,0x05}},
	{REGFLAG_CMD, 4, {0xD2,0x01,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x01}},
	{REGFLAG_CMD, 5, {0xE4,0x10,0x10,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0B}},
	{REGFLAG_CMD, 5, {0xE4,0x00,0x10,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* SEQ */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x1B}},
	{REGFLAG_CMD, 2, {0xBA,0x18}},
	{REGFLAG_CMD, 2, {0x6F,0x1C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x2C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x3C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x4C}},
	{REGFLAG_CMD, 17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x00,0x01,0x03,0x00,0x01,0x02,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x5C}},
	{REGFLAG_CMD, 5, {0xBA,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x6C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x7C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x01,0x02,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x8C}},
	{REGFLAG_CMD, 5, {0xBA,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x9C}},
	{REGFLAG_CMD, 9, {0xBA,0x11,0x1F,0x81,0x1F,0x81,0x1F,0x81,0x1F}},
	{REGFLAG_CMD, 2, {0x6F,0xA4}},
	{REGFLAG_CMD, 2, {0xBA,0xE4}},
	{REGFLAG_CMD, 2, {0x6F,0xA8}},
	{REGFLAG_CMD, 3, {0xBA,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x6F,0xB0}},
	{REGFLAG_CMD, 5, {0xBA,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 1, {0x29}},
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
#if 1
/* aod/fod command */
struct LCM_setting_table aod_on_cmd_no_90hz_evt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xC0}},
	{REGFLAG_CMD, 3, {0xB4,0x05,0x7C}},
	{REGFLAG_DELAY, 68, {}},
};

struct LCM_setting_table aod_on_cmd_90hz_evt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xC0}},
	{REGFLAG_CMD, 3, {0xB4,0x05,0x7C}},
	{REGFLAG_DELAY, 68, {}},
};

struct LCM_setting_table aod_on_cmd_hpwm_evt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xC0}},
	{REGFLAG_CMD, 3, {0xB4,0x05,0x7C}},
	{REGFLAG_DELAY, 68, {}},
};

struct LCM_setting_table aod_on_cmd_no_90hz_dvt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
	{REGFLAG_DELAY, 68, {}},
};

struct LCM_setting_table aod_on_cmd_90hz_dvt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
	{REGFLAG_DELAY, 68, {}},
};

struct LCM_setting_table aod_on_cmd_hpwm_dvt[] = {
	/* AOD FD Discharge */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	/* TE Modulation */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	/* AOD Mode ON */
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* AOD LV Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
	{REGFLAG_DELAY, 68, {}},
};


struct LCM_setting_table aod_off_cmd_lpwm_60hz[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_lpwm_120hz[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_hpwm_60hz[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 3, {0x44,0x07,0x80}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_hpwm_120hz[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_lpwm_90hz[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x31}},
	{REGFLAG_CMD, 3, {0x44,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_high_mode_evt[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xC0}},
	{REGFLAG_CMD, 3, {0xB4,0x05,0x7C}},
};

struct LCM_setting_table aod_low_mode_evt[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0xC0}},
	{REGFLAG_CMD, 3, {0xB4,0x01,0x19}},
};

struct LCM_setting_table aod_high_mode_dvt[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
};

struct LCM_setting_table aod_low_mode_dvt[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x03}},
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	/* restore 3pulse lpwm */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x42}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0F,0x5F}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	/* restore 3pulse lpwm */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x42}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0F,0x5F}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	/* restore 3pulse lpwm */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x42}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0F,0x5F}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* high pwm */
struct LCM_setting_table dsi_high_12plus[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x4B}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
};

struct LCM_setting_table dsi_low_3plus[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x42}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
};

struct LCM_setting_table dsi_high_f_switch_120Hz[] = {
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
};

struct LCM_setting_table dsi_low_f_switch_120Hz[] = {
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 42,{0xC3,0xDD,0x06,0x20,0x11,0xF5,0x00,0x06,0x20,0x11,0xFF,0x00,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xD4,0x0D,0x05,0x4D,0x12,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18,0x03,0xF8,0x12,0x05,0x4A,0x18}},
};


struct LCM_setting_table dsi_high_12plus_bl[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x4B}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table dsi_low_3plus_bl[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x13}},
	{REGFLAG_CMD, 2, {0xB2,0x42}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};


/* --------------- adfr common --------------- */
/* SDC Auto Off Min Fps */
struct LCM_setting_table auto_off_minfps_cmd_lpwm_120hz[] = {
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_lpwm_90hz[] = {
	{REGFLAG_CMD, 2, {0x2F,0x01}},
	{REGFLAG_CMD, 2, {0x2F,0x31}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_hpwm_120hz[] = {
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
};

struct LCM_setting_table multi_te_enable[] = {
	/* Multi TE On */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x4F}},
};

struct LCM_setting_table multi_te_disable[] = {
	/* Multi TE Off */
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0xBE,0x47}},
};


struct LCM_setting_table bl_level[] = {
	{REGFLAG_CMD, 3, {0x51,0x03,0xFF}},
};

struct LCM_setting_table bl_level_high_1603[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xB2,0x02,0x03,0x42}},
};

struct LCM_setting_table bl_level_low_1603[] = {
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x11}},
	{REGFLAG_CMD, 4, {0xB2,0x0F,0x17,0x4E}},
};

#endif
