// Seed: 2934204904
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 ();
  genvar id_1;
  module_0(
      id_1, id_1, id_1
  );
  assign id_1 = id_1;
  generate
    if (id_1) begin : id_2
      assign id_2 = 1;
    end else begin
      always @(*) force id_1 = 1;
      uwire id_3;
      assign id_1 = id_1 >> id_3;
    end
  endgenerate
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[1] = 1;
  module_0(
      id_4, id_1, id_6
  );
endmodule
