verilog work "../Disp7Segmentos/sevenSeg.v"
