{"vcs1":{"timestamp_begin":1746959675.606134107, "rt":8.32, "ut":7.94, "st":0.27}}
{"vcselab":{"timestamp_begin":1746959684.043334634, "rt":0.38, "ut":0.22, "st":0.14}}
{"link":{"timestamp_begin":1746959684.520292428, "rt":0.43, "ut":0.21, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746959675.093285474}
{"VCS_COMP_START_TIME": 1746959675.093285474}
{"VCS_COMP_END_TIME": 1746959685.077683522}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373476}}
{"vcselab": {"peak_mem": 174704}}
