Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  8 02:20:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/r2_FFT/NonUniformILP/r2_FFT_NonUniformILP_43_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 DUT/Delay1No84_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.899ns (23.212%)  route 2.974ns (76.788%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 6.695 - 4.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.955ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.868ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=68605, routed)       2.029     3.060    DUT/Delay1No84_instance/clk_IBUF_BUFG
    SLICE_X115Y345       FDCE                                         r  DUT/Delay1No84_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y345       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.138 r  DUT/Delay1No84_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.944     4.082    DUT/Delay1No84_instance/Q[8]
    SLICE_X122Y359       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.182 r  DUT/Delay1No84_instance/geqOp_carry_i_12__67/O
                         net (fo=1, routed)           0.014     4.196    DUT/Add5_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X122Y359       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.352 r  DUT/Add5_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.378    DUT/Add5_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y360       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.393 r  DUT/Add5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.419    DUT/Add5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y361       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.471 r  DUT/Add5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.527     4.998    DUT/Delay1No85_instance/CO[0]
    SLICE_X127Y359       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     5.159 r  DUT/Delay1No85_instance/shiftedFracY_d1[12]_i_4__67/O
                         net (fo=3, routed)           0.125     5.284    DUT/Delay1No84_instance/Y_reg[23]_0[0]
    SLICE_X127Y360       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.373 r  DUT/Delay1No84_instance/shiftedFracY_d1[32]_i_9__67/O
                         net (fo=3, routed)           0.343     5.716    DUT/Delay1No84_instance/shiftedFracY_d1[32]_i_9__67_n_0
    SLICE_X125Y361       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.765 r  DUT/Delay1No84_instance/shiftedFracY_d1[12]_i_3__67/O
                         net (fo=33, routed)          0.346     6.111    DUT/Delay1No85_instance/shiftVal__5[0]
    SLICE_X127Y360       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.160 r  DUT/Delay1No85_instance/shiftedFracY_d1[34]_i_2__67/O
                         net (fo=4, routed)           0.350     6.510    DUT/Delay1No85_instance/Add5_1_impl_instance/level2[11]
    SLICE_X125Y361       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.660 r  DUT/Delay1No85_instance/shiftedFracY_d1[10]_i_2__67/O
                         net (fo=2, routed)           0.273     6.933    DUT/Add5_1_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X126Y361       FDRE                                         r  DUT/Add5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=68605, routed)       1.956     6.695    DUT/Add5_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y361       FDRE                                         r  DUT/Add5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.379     7.074    
                         clock uncertainty           -0.035     7.039    
    SLICE_X126Y361       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.064    DUT/Add5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.131    




