// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_gradients_HH_
#define _compute_gradients_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct compute_gradients : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > image_V_address0;
    sc_out< sc_logic > image_V_ce0;
    sc_in< sc_lv<8> > image_V_q0;
    sc_out< sc_lv<12> > image_V_address1;
    sc_out< sc_logic > image_V_ce1;
    sc_in< sc_lv<8> > image_V_q1;
    sc_out< sc_lv<12> > grad_vote_magnitude_s_address0;
    sc_out< sc_logic > grad_vote_magnitude_s_ce0;
    sc_out< sc_logic > grad_vote_magnitude_s_we0;
    sc_out< sc_lv<26> > grad_vote_magnitude_s_d0;
    sc_out< sc_lv<12> > grad_vote_bin_V_address0;
    sc_out< sc_logic > grad_vote_bin_V_ce0;
    sc_out< sc_logic > grad_vote_bin_V_we0;
    sc_out< sc_lv<4> > grad_vote_bin_V_d0;


    // Module declarations
    compute_gradients(sc_module_name name);
    SC_HAS_PROCESS(compute_gradients);

    ~compute_gradients();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > indvar_flatten_reg_171;
    sc_signal< sc_lv<7> > i_reg_182;
    sc_signal< sc_lv<7> > j_reg_193;
    sc_signal< sc_lv<6> > p_s_27_fu_232_p3;
    sc_signal< sc_lv<6> > p_s_27_reg_966;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > dy_V_fu_240_p3;
    sc_signal< sc_lv<6> > dy_V_reg_971;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_248_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_976;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_976_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_976_pp0_iter2_reg;
    sc_signal< sc_lv<13> > indvar_flatten_next_fu_254_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next_reg_980;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_fu_266_p2;
    sc_signal< sc_lv<1> > exitcond_reg_985;
    sc_signal< sc_lv<7> > j_mid2_fu_272_p3;
    sc_signal< sc_lv<7> > j_mid2_reg_991;
    sc_signal< sc_lv<7> > j_mid2_reg_991_pp0_iter1_reg;
    sc_signal< sc_lv<7> > j_mid2_reg_991_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_mid1_fu_280_p2;
    sc_signal< sc_lv<1> > tmp_mid1_reg_998;
    sc_signal< sc_lv<1> > tmp_mid1_26_fu_286_p2;
    sc_signal< sc_lv<1> > tmp_mid1_26_reg_1003;
    sc_signal< sc_lv<7> > tmp_73_mid2_v_fu_292_p3;
    sc_signal< sc_lv<7> > tmp_73_mid2_v_reg_1008;
    sc_signal< sc_lv<7> > tmp_73_mid2_v_reg_1008_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_73_mid2_v_reg_1008_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp_110_fu_300_p1;
    sc_signal< sc_lv<6> > tmp_110_reg_1014;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<9> > gradX_fu_487_p3;
    sc_signal< sc_lv<9> > gradX_reg_1040;
    sc_signal< sc_lv<9> > gradX_reg_1040_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_114_reg_1052;
    sc_signal< sc_lv<7> > j_2_fu_503_p2;
    sc_signal< sc_lv<7> > j_2_reg_1057;
    sc_signal< sc_lv<9> > gradY_fu_536_p3;
    sc_signal< sc_lv<9> > gradY_reg_1062;
    sc_signal< sc_lv<1> > quad_fu_552_p2;
    sc_signal< sc_lv<1> > quad_reg_1070;
    sc_signal< sc_lv<1> > quad_reg_1070_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_80_fu_557_p2;
    sc_signal< sc_lv<1> > tmp_80_reg_1078;
    sc_signal< sc_lv<9> > p_Val2_s_fu_561_p3;
    sc_signal< sc_lv<9> > p_Val2_s_reg_1084;
    sc_signal< sc_lv<26> > r1_V_fu_639_p2;
    sc_signal< sc_lv<26> > r1_V_reg_1089;
    sc_signal< sc_lv<1> > tmp_98_i_fu_797_p2;
    sc_signal< sc_lv<1> > tmp_98_i_reg_1095;
    sc_signal< sc_lv<1> > tmp_99_i_fu_803_p2;
    sc_signal< sc_lv<1> > tmp_99_i_reg_1102;
    sc_signal< sc_lv<1> > tmp_100_i_fu_809_p2;
    sc_signal< sc_lv<1> > tmp_100_i_reg_1108;
    sc_signal< sc_lv<1> > tmp_102_i_fu_815_p2;
    sc_signal< sc_lv<1> > tmp_102_i_reg_1114;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar_flatten_phi_fu_175_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_i_phi_fu_186_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_j_phi_fu_197_p4;
    sc_signal< sc_lv<64> > tmp_96_fu_356_p1;
    sc_signal< sc_lv<64> > tmp_98_fu_369_p1;
    sc_signal< sc_lv<64> > tmp_105_cast_fu_457_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_106_cast_fu_468_p1;
    sc_signal< sc_lv<64> > tmp_107_cast_fu_841_p1;
    sc_signal< sc_lv<6> > tmp_100_fu_216_p1;
    sc_signal< sc_lv<1> > tmp_fu_204_p2;
    sc_signal< sc_lv<6> > uy_V_cast_fu_226_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_210_p2;
    sc_signal< sc_lv<6> > i_5_cast_fu_220_p2;
    sc_signal< sc_lv<7> > i_5_dup_fu_260_p2;
    sc_signal< sc_lv<6> > tmp_111_fu_310_p1;
    sc_signal< sc_lv<1> > tmp_73_fu_304_p2;
    sc_signal< sc_lv<6> > lx_V_fu_314_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_328_p2;
    sc_signal< sc_lv<6> > rx_V_fu_334_p2;
    sc_signal< sc_lv<6> > p_4_fu_340_p3;
    sc_signal< sc_lv<13> > tmp_95_fu_348_p3;
    sc_signal< sc_lv<6> > p_s_fu_320_p3;
    sc_signal< sc_lv<13> > tmp_97_fu_361_p3;
    sc_signal< sc_lv<6> > i_5_cast_mid1_fu_374_p2;
    sc_signal< sc_lv<6> > tmp_89_fu_384_p3;
    sc_signal< sc_lv<6> > tmp_90_fu_391_p3;
    sc_signal< sc_lv<12> > tmp_91_fu_397_p3;
    sc_signal< sc_lv<6> > uy_V_cast_mid1_fu_379_p2;
    sc_signal< sc_lv<6> > tmp_92_fu_409_p3;
    sc_signal< sc_lv<6> > tmp_93_fu_416_p3;
    sc_signal< sc_lv<12> > tmp_94_fu_422_p3;
    sc_signal< sc_lv<9> > lhs_V_fu_434_p1;
    sc_signal< sc_lv<9> > rhs_V_fu_438_p1;
    sc_signal< sc_lv<13> > tmp_75_cast_fu_448_p1;
    sc_signal< sc_lv<13> > tmp_96_cast_fu_405_p1;
    sc_signal< sc_lv<13> > tmp_99_fu_451_p2;
    sc_signal< sc_lv<13> > tmp_100_cast_fu_430_p1;
    sc_signal< sc_lv<13> > tmp_101_fu_462_p2;
    sc_signal< sc_lv<9> > r_V_fu_442_p2;
    sc_signal< sc_lv<1> > tmp_112_fu_473_p3;
    sc_signal< sc_lv<9> > tmp_77_fu_481_p2;
    sc_signal< sc_lv<9> > lhs_V_1_fu_508_p1;
    sc_signal< sc_lv<9> > rhs_V_1_fu_512_p1;
    sc_signal< sc_lv<9> > r_V_1_fu_516_p2;
    sc_signal< sc_lv<1> > tmp_113_fu_522_p3;
    sc_signal< sc_lv<9> > p_Val2_39_fu_530_p2;
    sc_signal< sc_lv<1> > tmp_115_fu_544_p3;
    sc_signal< sc_lv<22> > p_Val2_1_fu_566_p3;
    sc_signal< sc_lv<23> > p_Val2_5_fu_578_p3;
    sc_signal< sc_lv<24> > p_Val2_6_fu_590_p3;
    sc_signal< sc_lv<9> > tmp_103_fu_602_p3;
    sc_signal< sc_lv<24> > p_Val2_7_fu_607_p3;
    sc_signal< sc_lv<24> > p_Val2_15_cast_fu_586_p1;
    sc_signal< sc_lv<24> > p_Val2_56_cast_fu_574_p1;
    sc_signal< sc_lv<24> > addconv_fu_619_p2;
    sc_signal< sc_lv<25> > p_Val2_16_cast_fu_598_p1;
    sc_signal< sc_lv<25> > addconv_cast_fu_625_p1;
    sc_signal< sc_lv<25> > addconv2_fu_629_p2;
    sc_signal< sc_lv<26> > addconv2_cast_fu_635_p1;
    sc_signal< sc_lv<26> > p_Val2_17_cast_fu_615_p1;
    sc_signal< sc_lv<25> > tmp_104_fu_645_p3;
    sc_signal< sc_lv<27> > dy_V_1_fu_652_p1;
    sc_signal< sc_lv<22> > tmp_93_i_fu_664_p3;
    sc_signal< sc_lv<29> > tmp_93_i_cast_fu_671_p1;
    sc_signal< sc_lv<21> > tmp_94_i_fu_679_p3;
    sc_signal< sc_lv<28> > tmp_94_i_cast_fu_686_p1;
    sc_signal< sc_lv<30> > p_Val2_50_cast_i_fu_675_p1;
    sc_signal< sc_lv<30> > p_Val2_12_cast_i_fu_694_p1;
    sc_signal< sc_lv<23> > tmp_95_i_fu_704_p3;
    sc_signal< sc_lv<30> > tmp_95_i_cast_fu_711_p1;
    sc_signal< sc_lv<24> > tmp_96_i_fu_719_p3;
    sc_signal< sc_lv<31> > tmp_96_i_cast_fu_726_p1;
    sc_signal< sc_lv<19> > tmp_97_i_fu_734_p3;
    sc_signal< sc_lv<26> > tmp_97_i_cast_fu_741_p1;
    sc_signal< sc_lv<29> > p_Val2_12_i_cast_fu_690_p1;
    sc_signal< sc_lv<29> > p_Val2_17_i_cast_fu_745_p1;
    sc_signal< sc_lv<29> > tmp1_fu_749_p2;
    sc_signal< sc_lv<32> > tmp1_cast_fu_755_p1;
    sc_signal< sc_lv<32> > p_Val2_41_fu_730_p1;
    sc_signal< sc_lv<29> > tmp2_fu_765_p2;
    sc_signal< sc_lv<30> > tmp2_cast_fu_771_p1;
    sc_signal< sc_lv<31> > p_Val2_15_i_cast_fu_715_p1;
    sc_signal< sc_lv<31> > tmp3_fu_781_p2;
    sc_signal< sc_lv<32> > tmp3_cast_fu_787_p1;
    sc_signal< sc_lv<30> > dy_V_cast15_cast_i_fu_656_p1;
    sc_signal< sc_lv<30> > addconv_i_fu_698_p2;
    sc_signal< sc_lv<32> > dy_V_cast_i_fu_660_p1;
    sc_signal< sc_lv<32> > p_Val2_i_fu_759_p2;
    sc_signal< sc_lv<30> > p_Val2_13_i_fu_775_p2;
    sc_signal< sc_lv<32> > p_Val2_14_i_fu_791_p2;
    sc_signal< sc_lv<13> > tmp_88_fu_821_p3;
    sc_signal< sc_lv<14> > tmp_75_cast1_fu_832_p1;
    sc_signal< sc_lv<14> > tmp_92_cast_fu_828_p1;
    sc_signal< sc_lv<14> > tmp_102_fu_835_p2;
    sc_signal< sc_lv<25> > a_V_fu_847_p3;
    sc_signal< sc_lv<26> > a_V_cast_fu_854_p1;
    sc_signal< sc_lv<1> > tmp_81_fu_858_p2;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_899_p2;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_904_p2;
    sc_signal< sc_lv<4> > tmp_101_i_fu_871_p3;
    sc_signal< sc_lv<4> > tmp_110_cast_i_cast_s_fu_892_p3;
    sc_signal< sc_lv<1> > sel_tmp3_i_fu_917_p2;
    sc_signal< sc_lv<1> > sel_tmp4_i_fu_921_p2;
    sc_signal< sc_lv<1> > sel_tmp5_i_fu_926_p2;
    sc_signal< sc_lv<4> > tmp_108_cast_i_cast_s_fu_878_p3;
    sc_signal< sc_lv<4> > sel_tmp2_i_fu_909_p3;
    sc_signal< sc_lv<1> > tmp4_fu_940_p2;
    sc_signal< sc_lv<1> > sel_tmp9_i_fu_944_p2;
    sc_signal< sc_lv<4> > tmp_109_cast_i_cast_s_fu_885_p3;
    sc_signal< sc_lv<4> > sel_tmp6_i_fu_932_p3;
    sc_signal< sc_lv<4> > sel_tmp10_i_fu_950_p3;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<29> ap_const_lv29_10000;
    static const sc_lv<31> ap_const_lv31_20000;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_V_cast_fu_854_p1();
    void thread_a_V_fu_847_p3();
    void thread_addconv2_cast_fu_635_p1();
    void thread_addconv2_fu_629_p2();
    void thread_addconv_cast_fu_625_p1();
    void thread_addconv_fu_619_p2();
    void thread_addconv_i_fu_698_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_186_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_175_p4();
    void thread_ap_phi_mux_j_phi_fu_197_p4();
    void thread_ap_ready();
    void thread_dy_V_1_fu_652_p1();
    void thread_dy_V_cast15_cast_i_fu_656_p1();
    void thread_dy_V_cast_i_fu_660_p1();
    void thread_dy_V_fu_240_p3();
    void thread_exitcond_flatten_fu_248_p2();
    void thread_exitcond_fu_266_p2();
    void thread_gradX_fu_487_p3();
    void thread_gradY_fu_536_p3();
    void thread_grad_vote_bin_V_address0();
    void thread_grad_vote_bin_V_ce0();
    void thread_grad_vote_bin_V_d0();
    void thread_grad_vote_bin_V_we0();
    void thread_grad_vote_magnitude_s_address0();
    void thread_grad_vote_magnitude_s_ce0();
    void thread_grad_vote_magnitude_s_d0();
    void thread_grad_vote_magnitude_s_we0();
    void thread_i_5_cast_fu_220_p2();
    void thread_i_5_cast_mid1_fu_374_p2();
    void thread_i_5_dup_fu_260_p2();
    void thread_image_V_address0();
    void thread_image_V_address1();
    void thread_image_V_ce0();
    void thread_image_V_ce1();
    void thread_indvar_flatten_next_fu_254_p2();
    void thread_j_2_fu_503_p2();
    void thread_j_mid2_fu_272_p3();
    void thread_lhs_V_1_fu_508_p1();
    void thread_lhs_V_fu_434_p1();
    void thread_lx_V_fu_314_p2();
    void thread_p_4_fu_340_p3();
    void thread_p_Val2_12_cast_i_fu_694_p1();
    void thread_p_Val2_12_i_cast_fu_690_p1();
    void thread_p_Val2_13_i_fu_775_p2();
    void thread_p_Val2_14_i_fu_791_p2();
    void thread_p_Val2_15_cast_fu_586_p1();
    void thread_p_Val2_15_i_cast_fu_715_p1();
    void thread_p_Val2_16_cast_fu_598_p1();
    void thread_p_Val2_17_cast_fu_615_p1();
    void thread_p_Val2_17_i_cast_fu_745_p1();
    void thread_p_Val2_1_fu_566_p3();
    void thread_p_Val2_39_fu_530_p2();
    void thread_p_Val2_41_fu_730_p1();
    void thread_p_Val2_50_cast_i_fu_675_p1();
    void thread_p_Val2_56_cast_fu_574_p1();
    void thread_p_Val2_5_fu_578_p3();
    void thread_p_Val2_6_fu_590_p3();
    void thread_p_Val2_7_fu_607_p3();
    void thread_p_Val2_i_fu_759_p2();
    void thread_p_Val2_s_fu_561_p3();
    void thread_p_s_27_fu_232_p3();
    void thread_p_s_fu_320_p3();
    void thread_quad_fu_552_p2();
    void thread_r1_V_fu_639_p2();
    void thread_r_V_1_fu_516_p2();
    void thread_r_V_fu_442_p2();
    void thread_rhs_V_1_fu_512_p1();
    void thread_rhs_V_fu_438_p1();
    void thread_rx_V_fu_334_p2();
    void thread_sel_tmp10_i_fu_950_p3();
    void thread_sel_tmp1_i_fu_904_p2();
    void thread_sel_tmp2_i_fu_909_p3();
    void thread_sel_tmp3_i_fu_917_p2();
    void thread_sel_tmp4_i_fu_921_p2();
    void thread_sel_tmp5_i_fu_926_p2();
    void thread_sel_tmp6_i_fu_932_p3();
    void thread_sel_tmp9_i_fu_944_p2();
    void thread_sel_tmp_i_fu_899_p2();
    void thread_tmp1_cast_fu_755_p1();
    void thread_tmp1_fu_749_p2();
    void thread_tmp2_cast_fu_771_p1();
    void thread_tmp2_fu_765_p2();
    void thread_tmp3_cast_fu_787_p1();
    void thread_tmp3_fu_781_p2();
    void thread_tmp4_fu_940_p2();
    void thread_tmp_100_cast_fu_430_p1();
    void thread_tmp_100_fu_216_p1();
    void thread_tmp_100_i_fu_809_p2();
    void thread_tmp_101_fu_462_p2();
    void thread_tmp_101_i_fu_871_p3();
    void thread_tmp_102_fu_835_p2();
    void thread_tmp_102_i_fu_815_p2();
    void thread_tmp_103_fu_602_p3();
    void thread_tmp_104_fu_645_p3();
    void thread_tmp_105_cast_fu_457_p1();
    void thread_tmp_106_cast_fu_468_p1();
    void thread_tmp_107_cast_fu_841_p1();
    void thread_tmp_108_cast_i_cast_s_fu_878_p3();
    void thread_tmp_109_cast_i_cast_s_fu_885_p3();
    void thread_tmp_110_cast_i_cast_s_fu_892_p3();
    void thread_tmp_110_fu_300_p1();
    void thread_tmp_111_fu_310_p1();
    void thread_tmp_112_fu_473_p3();
    void thread_tmp_113_fu_522_p3();
    void thread_tmp_115_fu_544_p3();
    void thread_tmp_73_fu_304_p2();
    void thread_tmp_73_mid2_v_fu_292_p3();
    void thread_tmp_74_fu_328_p2();
    void thread_tmp_75_cast1_fu_832_p1();
    void thread_tmp_75_cast_fu_448_p1();
    void thread_tmp_77_fu_481_p2();
    void thread_tmp_80_fu_557_p2();
    void thread_tmp_81_fu_858_p2();
    void thread_tmp_88_fu_821_p3();
    void thread_tmp_89_fu_384_p3();
    void thread_tmp_90_fu_391_p3();
    void thread_tmp_91_fu_397_p3();
    void thread_tmp_92_cast_fu_828_p1();
    void thread_tmp_92_fu_409_p3();
    void thread_tmp_93_fu_416_p3();
    void thread_tmp_93_i_cast_fu_671_p1();
    void thread_tmp_93_i_fu_664_p3();
    void thread_tmp_94_fu_422_p3();
    void thread_tmp_94_i_cast_fu_686_p1();
    void thread_tmp_94_i_fu_679_p3();
    void thread_tmp_95_fu_348_p3();
    void thread_tmp_95_i_cast_fu_711_p1();
    void thread_tmp_95_i_fu_704_p3();
    void thread_tmp_96_cast_fu_405_p1();
    void thread_tmp_96_fu_356_p1();
    void thread_tmp_96_i_cast_fu_726_p1();
    void thread_tmp_96_i_fu_719_p3();
    void thread_tmp_97_fu_361_p3();
    void thread_tmp_97_i_cast_fu_741_p1();
    void thread_tmp_97_i_fu_734_p3();
    void thread_tmp_98_fu_369_p1();
    void thread_tmp_98_i_fu_797_p2();
    void thread_tmp_99_fu_451_p2();
    void thread_tmp_99_i_fu_803_p2();
    void thread_tmp_fu_204_p2();
    void thread_tmp_mid1_26_fu_286_p2();
    void thread_tmp_mid1_fu_280_p2();
    void thread_tmp_s_fu_210_p2();
    void thread_uy_V_cast_fu_226_p2();
    void thread_uy_V_cast_mid1_fu_379_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
