

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 22:07:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  414514231|  414538711|  4.145 sec|  4.145 sec|  414514231|  414538711|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48972|    48972|  0.490 ms|  0.490 ms|   48972|   48972|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_309      |conv2_Pipeline_OUT_ROW_COL      |   587536|   587536|  5.875 ms|  5.875 ms|  587536|  587536|       no|
        |grp_conv2_Pipeline_RELU_fu_327             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU6_fu_353            |conv2_Pipeline_RELU6            |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_7_fu_365                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_379               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW7_fu_390              |conv2_Pipeline_BW7              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW8_fu_401              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  414514230|  414538710|  4876638 ~ 4876926|          -|          -|    85|        no|
        | + TILE_OUT  |    4827656|    4827944|    603457 ~ 603493|          -|          -|     8|        no|
        |  ++ EXPORT  |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH    |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    573|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    3251|   4376|    -|
|Memory           |       97|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1613|    -|
|Register         |        -|    -|     595|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       97|    5|    3846|   6562|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    1|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_7_fu_365                |conv2_Pipeline_7                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_BW_fu_379               |conv2_Pipeline_BW               |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW7_fu_390              |conv2_Pipeline_BW7              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW8_fu_401              |conv2_Pipeline_BW8              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286  |conv2_Pipeline_LOAD_INPUT_BH_L  |        0|   2|   750|   826|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300   |conv2_Pipeline_LOAD_WEIGHTS_L   |        0|   0|    57|   151|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_309      |conv2_Pipeline_OUT_ROW_COL      |        0|   2|  1400|  1503|    0|
    |grp_conv2_Pipeline_RELU_fu_327             |conv2_Pipeline_RELU             |        0|   0|   397|   472|    0|
    |grp_conv2_Pipeline_RELU6_fu_353            |conv2_Pipeline_RELU6            |        0|   0|   397|   472|    0|
    |mul_5ns_19ns_23_1_1_U344                   |mul_5ns_19ns_23_1_1             |        0|   1|     0|     6|    0|
    |mul_7s_8ns_10_1_1_U345                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    |mul_7s_8ns_10_1_1_U346                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   5|  3251|  4376|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |weight_buffer_U                                             |conv2_weight_buffer_RAM_AUTO_1R1W                                             |        1|  0|   0|    0|    256|   32|     1|         8192|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                              |       97|  0|   0|    0|  52276|  224|     7|      1672832|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_512_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_767_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln112_1_fu_615_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_2_fu_654_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_3_fu_679_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_4_fu_718_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_fu_546_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln115_1_fu_727_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln115_fu_591_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln32_fu_492_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln36_1_fu_486_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_818_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln62_fu_793_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln67_1_fu_830_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln67_fu_824_p2      |         +|   0|  0|  17|          10|           7|
    |empty_351_fu_522_p2     |         +|   0|  0|  12|           5|           5|
    |sub_ln112_1_fu_708_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_644_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln115_fu_567_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln67_fu_811_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln80_fu_470_p2      |         -|   0|  0|  26|          19|          19|
    |ap_block_state25        |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_506_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln109_1_fu_732_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln109_fu_581_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln32_fu_440_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_480_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln62_fu_787_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln112_fu_669_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 573|         377|         350|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  177|         40|    1|         40|
    |bh_reg_263                                                         |    9|          2|    3|          6|
    |bout_1_reg_251                                                     |    9|          2|    3|          6|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0         |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |   37|          7|    1|          7|
    |grp_fu_1011_ce                                                     |   20|          4|    1|          4|
    |grp_fu_1011_p0                                                     |   20|          4|   32|        128|
    |grp_fu_1011_p1                                                     |   20|          4|   32|        128|
    |grp_fu_1015_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1019_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1019_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1019_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1019_p1                                                     |   14|          3|   32|         96|
    |h_fu_170                                                           |    9|          2|    8|         16|
    |i3_blk_n_AW                                                        |    9|          2|    1|          2|
    |i3_blk_n_B                                                         |    9|          2|    1|          2|
    |indvar_reg_228                                                     |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                   |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                    |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i3_WID                                                       |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                    |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                    |    9|          2|    1|          2|
    |o_1_reg_275                                                        |    9|          2|    3|          6|
    |out_reg_239                                                        |    9|          2|    6|         12|
    |w2_blk_n_AR                                                        |    9|          2|    1|          2|
    |weight_buffer_address0                                             |   14|          3|    8|         24|
    |weight_buffer_ce0                                                  |   14|          3|    1|          3|
    |weight_buffer_we0                                                  |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1613|        331|  676|       2857|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_896                                       |   3|   0|    3|          0|
    |add_ln109_reg_971                                       |   3|   0|    3|          0|
    |add_ln112_4_reg_940                                     |  64|   0|   64|          0|
    |add_ln112_reg_906                                       |  64|   0|   64|          0|
    |add_ln115_1_reg_945                                     |   7|   0|    7|          0|
    |add_ln36_1_reg_883                                      |   4|   0|    4|          0|
    |add_ln62_reg_984                                        |   3|   0|    3|          0|
    |add_ln67_1_reg_1006                                     |  10|   0|   10|          0|
    |add_ln67_reg_1001                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                               |  39|   0|   39|          0|
    |bh_reg_263                                              |   3|   0|    3|          0|
    |bout_1_reg_251                                          |   3|   0|    3|          0|
    |empty_352_reg_918                                       |  32|   0|   32|          0|
    |grp_conv2_Pipeline_5_fu_339_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_365_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW7_fu_390_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW8_fu_401_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_379_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_309_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU6_fu_353_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_327_ap_start_reg             |   1|   0|    1|          0|
    |h_fu_170                                                |   8|   0|    8|          0|
    |icmp_ln109_1_reg_950                                    |   1|   0|    1|          0|
    |icmp_ln109_reg_924                                      |   1|   0|    1|          0|
    |indvar_reg_228                                          |   4|   0|    4|          0|
    |mul_ln109_1_reg_959                                     |  10|   0|   10|          0|
    |mul_ln109_reg_928                                       |  10|   0|   10|          0|
    |o_1_reg_275                                             |   3|   0|    3|          0|
    |out_reg_239                                             |   6|   0|    6|          0|
    |sext_ln108_reg_912                                      |   7|   0|    7|          0|
    |sub_ln67_reg_989                                        |  10|   0|   10|          0|
    |sub_ln80_reg_869                                        |  17|   0|   19|          2|
    |trunc_ln104_reg_888                                     |   5|   0|    5|          0|
    |trunc_ln122_1_reg_965                                   |  62|   0|   62|          0|
    |trunc_ln2_reg_934                                       |  62|   0|   62|          0|
    |trunc_ln_reg_853                                        |  62|   0|   62|          0|
    |w2_addr_reg_858                                         |  64|   0|   64|          0|
    |zext_ln105_reg_874                                      |   8|   0|    9|          1|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 595|   0|  598|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_opcode    |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_opcode    |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_dout0     |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM      |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights          |   in|   64|     ap_none|  conv2_weights|        scalar|
|conv2_biases_address0  |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|   conv2_biases|         array|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM      |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

