INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/RealVivado/Labs/Lab2NewNew/Lab2NewNew.srcs/sources_1/new/Lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [E:/Vivado/RealVivado/Labs/Lab2NewNew/Lab2NewNew.srcs/sources_1/new/Lab2.v:6]
INFO: [VRFC 10-2458] undeclared symbol k, assumed default net type wire [E:/Vivado/RealVivado/Labs/Lab2NewNew/Lab2NewNew.srcs/sources_1/new/Lab2.v:7]
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [E:/Vivado/RealVivado/Labs/Lab2NewNew/Lab2NewNew.srcs/sources_1/new/Lab2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/RealVivado/Labs/Lab2NewNew/Lab2NewNew.srcs/sim_1/new/SimLab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimLab2
