#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa480d03b50 .scope module, "CDB" "CDB" 2 3;
 .timescale -11 -13;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 6 "robNum"
    .port_info 2 /INPUT 32 "data"
    .port_info 3 /OUTPUT 1 "iscast_out"
    .port_info 4 /OUTPUT 6 "robNum_out"
    .port_info 5 /OUTPUT 32 "data_out"
P_0x7fa480d00290 .param/l "invalidNum" 0 2 13, C4<010000>;
o0x10b0ef008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa480d03d40_0 .net "data", 31 0, o0x10b0ef008;  0 drivers
v0x7fa480d13cb0_0 .var "data_out", 31 0;
o0x10b0ef068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa480d13d50_0 .net "enable", 0 0, o0x10b0ef068;  0 drivers
v0x7fa480d13e00_0 .var "iscast_out", 0 0;
o0x10b0ef0c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fa480d13e90_0 .net "robNum", 5 0, o0x10b0ef0c8;  0 drivers
v0x7fa480d13f80_0 .var "robNum_out", 5 0;
E_0x7fa480d00470 .event posedge, v0x7fa480d13d50_0;
    .scope S_0x7fa480d03b50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa480d13e00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fa480d03b50;
T_1 ;
    %wait E_0x7fa480d00470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa480d13e00_0, 0, 1;
    %load/vec4 v0x7fa480d13e90_0;
    %store/vec4 v0x7fa480d13f80_0, 0, 6;
    %load/vec4 v0x7fa480d03d40_0;
    %store/vec4 v0x7fa480d13cb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa480d13e00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa480d13e00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CDB.v";
