// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.2.0.18.0
// Netlist written on Mon Nov 28 20:39:35 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/afascetti/desktop/micropsfinalproject/e155finalproject/lattice/latticee155finalproject/source/impl_1/main.sv"
// file 1 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/3.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 23 "c:/lscc/radiant/3.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 24 "c:/lscc/radiant/3.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 25 "c:/lscc/radiant/3.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 26 "c:/lscc/radiant/3.2/ip/avant/rom/rtl/lscc_rom.v"
// file 27 "c:/lscc/radiant/3.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/3.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/3.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/3.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/3.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/3.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/3.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/3.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/3.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/3.2/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input clk, input sck, input sdi, output pwm);
    
    (* is_clock=1, SET_AS_NETWORK="sck_c", lineinfo="@0(7[25],7[28])" *) wire sck_c;
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc_c;
    
    wire GND_net, VCC_net, sdi_c, pwm_c;
    (* lineinfo="@0(11[18],11[33])" *) wire [47:0]flattenedMCUout;
    (* lineinfo="@0(11[35],11[53])" *) wire [47:0]newFlattenedMCUout;
    
    wire done, start, flattenedMCUout_47__N_49, n1458, n49, n50, 
        n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, 
        n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, 
        n71, n72, n85, n86, n87, n88, n89, n90, n94;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i22 (.D(newFlattenedMCUout[22]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[22]));
    defparam flattenedMCUout_i0_i22.REGSET = "RESET";
    defparam flattenedMCUout_i0_i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i21 (.D(newFlattenedMCUout[21]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[21]));
    defparam flattenedMCUout_i0_i21.REGSET = "RESET";
    defparam flattenedMCUout_i0_i21.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i41 (.D(newFlattenedMCUout[41]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[41]));
    defparam flattenedMCUout_i0_i41.REGSET = "RESET";
    defparam flattenedMCUout_i0_i41.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i20 (.D(newFlattenedMCUout[20]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[20]));
    defparam flattenedMCUout_i0_i20.REGSET = "RESET";
    defparam flattenedMCUout_i0_i20.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i19 (.D(newFlattenedMCUout[19]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[19]));
    defparam flattenedMCUout_i0_i19.REGSET = "RESET";
    defparam flattenedMCUout_i0_i19.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i18 (.D(newFlattenedMCUout[18]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[18]));
    defparam flattenedMCUout_i0_i18.REGSET = "RESET";
    defparam flattenedMCUout_i0_i18.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i17 (.D(newFlattenedMCUout[17]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[17]));
    defparam flattenedMCUout_i0_i17.REGSET = "RESET";
    defparam flattenedMCUout_i0_i17.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i16 (.D(newFlattenedMCUout[16]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[16]));
    defparam flattenedMCUout_i0_i16.REGSET = "RESET";
    defparam flattenedMCUout_i0_i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i15 (.D(newFlattenedMCUout[15]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[15]));
    defparam flattenedMCUout_i0_i15.REGSET = "RESET";
    defparam flattenedMCUout_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i14 (.D(newFlattenedMCUout[14]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[14]));
    defparam flattenedMCUout_i0_i14.REGSET = "RESET";
    defparam flattenedMCUout_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i13 (.D(newFlattenedMCUout[13]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[13]));
    defparam flattenedMCUout_i0_i13.REGSET = "RESET";
    defparam flattenedMCUout_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i12 (.D(newFlattenedMCUout[12]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[12]));
    defparam flattenedMCUout_i0_i12.REGSET = "RESET";
    defparam flattenedMCUout_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i11 (.D(newFlattenedMCUout[11]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[11]));
    defparam flattenedMCUout_i0_i11.REGSET = "RESET";
    defparam flattenedMCUout_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i10 (.D(newFlattenedMCUout[10]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[10]));
    defparam flattenedMCUout_i0_i10.REGSET = "RESET";
    defparam flattenedMCUout_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i9 (.D(newFlattenedMCUout[9]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[9]));
    defparam flattenedMCUout_i0_i9.REGSET = "RESET";
    defparam flattenedMCUout_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i40 (.D(newFlattenedMCUout[40]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[40]));
    defparam flattenedMCUout_i0_i40.REGSET = "RESET";
    defparam flattenedMCUout_i0_i40.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i16_4_lut (.A(newFlattenedMCUout[21]), 
            .B(newFlattenedMCUout[34]), .C(flattenedMCUout[21]), .D(flattenedMCUout[34]), 
            .Z(n64));
    defparam i16_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i14_4_lut (.A(newFlattenedMCUout[7]), 
            .B(newFlattenedMCUout[19]), .C(flattenedMCUout[7]), .D(flattenedMCUout[19]), 
            .Z(n62));
    defparam i14_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i15_4_lut (.A(newFlattenedMCUout[5]), 
            .B(newFlattenedMCUout[20]), .C(flattenedMCUout[5]), .D(flattenedMCUout[20]), 
            .Z(n63));
    defparam i15_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i26 (.D(newFlattenedMCUout[26]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[26]));
    defparam flattenedMCUout_i0_i26.REGSET = "RESET";
    defparam flattenedMCUout_i0_i26.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i13_4_lut (.A(newFlattenedMCUout[38]), 
            .B(newFlattenedMCUout[10]), .C(flattenedMCUout[38]), .D(flattenedMCUout[10]), 
            .Z(n61));
    defparam i13_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i8_4_lut (.A(newFlattenedMCUout[12]), 
            .B(newFlattenedMCUout[32]), .C(flattenedMCUout[12]), .D(flattenedMCUout[32]), 
            .Z(n56));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i6_4_lut (.A(newFlattenedMCUout[11]), 
            .B(newFlattenedMCUout[39]), .C(flattenedMCUout[11]), .D(flattenedMCUout[39]), 
            .Z(n54));
    defparam i6_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(8[25],8[28])" *) IB sdi_pad (.I(sdi), .O(sdi_c));
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i7_4_lut (.A(newFlattenedMCUout[36]), 
            .B(newFlattenedMCUout[13]), .C(flattenedMCUout[36]), .D(flattenedMCUout[13]), 
            .Z(n55));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i5_4_lut (.A(newFlattenedMCUout[26]), 
            .B(newFlattenedMCUout[41]), .C(flattenedMCUout[26]), .D(flattenedMCUout[41]), 
            .Z(n53));
    defparam i5_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i24_4_lut (.A(newFlattenedMCUout[22]), 
            .B(newFlattenedMCUout[28]), .C(flattenedMCUout[22]), .D(flattenedMCUout[28]), 
            .Z(n72));
    defparam i24_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i22_4_lut (.A(newFlattenedMCUout[40]), 
            .B(newFlattenedMCUout[6]), .C(flattenedMCUout[40]), .D(flattenedMCUout[6]), 
            .Z(n70));
    defparam i22_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i23_4_lut (.A(newFlattenedMCUout[17]), 
            .B(newFlattenedMCUout[42]), .C(flattenedMCUout[17]), .D(flattenedMCUout[42]), 
            .Z(n71));
    defparam i23_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i21_4_lut (.A(newFlattenedMCUout[37]), 
            .B(newFlattenedMCUout[31]), .C(flattenedMCUout[37]), .D(flattenedMCUout[31]), 
            .Z(n69));
    defparam i21_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i12_4_lut (.A(newFlattenedMCUout[45]), 
            .B(newFlattenedMCUout[33]), .C(flattenedMCUout[45]), .D(flattenedMCUout[33]), 
            .Z(n60));
    defparam i12_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i10_4_lut (.A(newFlattenedMCUout[35]), 
            .B(newFlattenedMCUout[15]), .C(flattenedMCUout[35]), .D(flattenedMCUout[15]), 
            .Z(n58));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i11_4_lut (.A(newFlattenedMCUout[9]), 
            .B(newFlattenedMCUout[43]), .C(flattenedMCUout[9]), .D(flattenedMCUout[43]), 
            .Z(n59));
    defparam i11_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i9_4_lut (.A(newFlattenedMCUout[46]), 
            .B(newFlattenedMCUout[2]), .C(flattenedMCUout[46]), .D(flattenedMCUout[2]), 
            .Z(n57));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i4_4_lut (.A(newFlattenedMCUout[24]), 
            .B(newFlattenedMCUout[8]), .C(flattenedMCUout[24]), .D(flattenedMCUout[8]), 
            .Z(n52));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i2_4_lut (.A(newFlattenedMCUout[25]), 
            .B(newFlattenedMCUout[1]), .C(flattenedMCUout[25]), .D(flattenedMCUout[1]), 
            .Z(n50));
    defparam i2_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i24 (.D(newFlattenedMCUout[24]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[24]));
    defparam flattenedMCUout_i0_i24.REGSET = "RESET";
    defparam flattenedMCUout_i0_i24.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i0 (.D(newFlattenedMCUout[0]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[0]));
    defparam flattenedMCUout_i0_i0.REGSET = "RESET";
    defparam flattenedMCUout_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i3_4_lut (.A(newFlattenedMCUout[47]), 
            .B(newFlattenedMCUout[23]), .C(flattenedMCUout[47]), .D(flattenedMCUout[23]), 
            .Z(n51));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(7[25],7[28])" *) IB sck_pad (.I(sck), .O(sck_c));
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i1 (.D(newFlattenedMCUout[1]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[1]));
    defparam flattenedMCUout_i0_i1.REGSET = "RESET";
    defparam flattenedMCUout_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i2 (.D(newFlattenedMCUout[2]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[2]));
    defparam flattenedMCUout_i0_i2.REGSET = "RESET";
    defparam flattenedMCUout_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i1_4_lut (.A(newFlattenedMCUout[18]), 
            .B(newFlattenedMCUout[4]), .C(flattenedMCUout[18]), .D(flattenedMCUout[4]), 
            .Z(n49));
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i40_4_lut (.A(n61), 
            .B(n63), .C(n62), .D(n64), .Z(n88));
    defparam i40_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i3 (.D(newFlattenedMCUout[3]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[3]));
    defparam flattenedMCUout_i0_i3.REGSET = "RESET";
    defparam flattenedMCUout_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i38_4_lut (.A(n53), 
            .B(n55), .C(n54), .D(n56), .Z(n86));
    defparam i38_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i4 (.D(newFlattenedMCUout[4]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[4]));
    defparam flattenedMCUout_i0_i4.REGSET = "RESET";
    defparam flattenedMCUout_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i5 (.D(newFlattenedMCUout[5]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[5]));
    defparam flattenedMCUout_i0_i5.REGSET = "RESET";
    defparam flattenedMCUout_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i39_4_lut (.A(n57), 
            .B(n59), .C(n58), .D(n60), .Z(n87));
    defparam i39_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i6 (.D(newFlattenedMCUout[6]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[6]));
    defparam flattenedMCUout_i0_i6.REGSET = "RESET";
    defparam flattenedMCUout_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i7 (.D(newFlattenedMCUout[7]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[7]));
    defparam flattenedMCUout_i0_i7.REGSET = "RESET";
    defparam flattenedMCUout_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i37_4_lut (.A(n49), 
            .B(n51), .C(n50), .D(n52), .Z(n85));
    defparam i37_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i8 (.D(newFlattenedMCUout[8]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[8]));
    defparam flattenedMCUout_i0_i8.REGSET = "RESET";
    defparam flattenedMCUout_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i20_4_lut (.A(newFlattenedMCUout[29]), 
            .B(newFlattenedMCUout[44]), .C(flattenedMCUout[29]), .D(flattenedMCUout[44]), 
            .Z(n68));
    defparam i20_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ start_c (.D(flattenedMCUout_47__N_49), 
            .SP(VCC_net), .CK(int_osc_c), .SR(GND_net), .Q(start));
    defparam start_c.REGSET = "RESET";
    defparam start_c.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(6[25],6[28])" *) IB int_osc_pad (.I(clk), .O(int_osc_c));
    (* lineinfo="@0(9[25],9[28])" *) OB pwm_pad (.I(pwm_c), .O(pwm));
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i32 (.D(newFlattenedMCUout[32]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[32]));
    defparam flattenedMCUout_i0_i32.REGSET = "RESET";
    defparam flattenedMCUout_i0_i32.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i18_4_lut (.A(newFlattenedMCUout[3]), 
            .B(newFlattenedMCUout[14]), .C(flattenedMCUout[3]), .D(flattenedMCUout[14]), 
            .Z(n66));
    defparam i18_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i19_4_lut (.A(newFlattenedMCUout[16]), 
            .B(newFlattenedMCUout[0]), .C(flattenedMCUout[16]), .D(flattenedMCUout[0]), 
            .Z(n67));
    defparam i19_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(34[7],34[44])" *) LUT4 i17_4_lut (.A(newFlattenedMCUout[27]), 
            .B(newFlattenedMCUout[30]), .C(flattenedMCUout[27]), .D(flattenedMCUout[30]), 
            .Z(n65));
    defparam i17_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i42_4_lut (.A(n69), 
            .B(n71), .C(n70), .D(n72), .Z(n90));
    defparam i42_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(45[7],45[80])" *) tune makeMusic (int_osc_c, start, 
            VCC_net, GND_net, {flattenedMCUout}, done, n1458, pwm_c);
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i31 (.D(newFlattenedMCUout[31]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[31]));
    defparam flattenedMCUout_i0_i31.REGSET = "RESET";
    defparam flattenedMCUout_i0_i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i30 (.D(newFlattenedMCUout[30]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[30]));
    defparam flattenedMCUout_i0_i30.REGSET = "RESET";
    defparam flattenedMCUout_i0_i30.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i29 (.D(newFlattenedMCUout[29]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[29]));
    defparam flattenedMCUout_i0_i29.REGSET = "RESET";
    defparam flattenedMCUout_i0_i29.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i28 (.D(newFlattenedMCUout[28]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[28]));
    defparam flattenedMCUout_i0_i28.REGSET = "RESET";
    defparam flattenedMCUout_i0_i28.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i27 (.D(newFlattenedMCUout[27]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[27]));
    defparam flattenedMCUout_i0_i27.REGSET = "RESET";
    defparam flattenedMCUout_i0_i27.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i33 (.D(newFlattenedMCUout[33]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[33]));
    defparam flattenedMCUout_i0_i33.REGSET = "RESET";
    defparam flattenedMCUout_i0_i33.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i34 (.D(newFlattenedMCUout[34]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[34]));
    defparam flattenedMCUout_i0_i34.REGSET = "RESET";
    defparam flattenedMCUout_i0_i34.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i35 (.D(newFlattenedMCUout[35]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[35]));
    defparam flattenedMCUout_i0_i35.REGSET = "RESET";
    defparam flattenedMCUout_i0_i35.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i36 (.D(newFlattenedMCUout[36]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[36]));
    defparam flattenedMCUout_i0_i36.REGSET = "RESET";
    defparam flattenedMCUout_i0_i36.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i37 (.D(newFlattenedMCUout[37]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[37]));
    defparam flattenedMCUout_i0_i37.REGSET = "RESET";
    defparam flattenedMCUout_i0_i37.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i38 (.D(newFlattenedMCUout[38]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[38]));
    defparam flattenedMCUout_i0_i38.REGSET = "RESET";
    defparam flattenedMCUout_i0_i38.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i43 (.D(newFlattenedMCUout[43]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[43]));
    defparam flattenedMCUout_i0_i43.REGSET = "RESET";
    defparam flattenedMCUout_i0_i43.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i44 (.D(newFlattenedMCUout[44]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[44]));
    defparam flattenedMCUout_i0_i44.REGSET = "RESET";
    defparam flattenedMCUout_i0_i44.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i45 (.D(newFlattenedMCUout[45]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[45]));
    defparam flattenedMCUout_i0_i45.REGSET = "RESET";
    defparam flattenedMCUout_i0_i45.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i46 (.D(newFlattenedMCUout[46]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[46]));
    defparam flattenedMCUout_i0_i46.REGSET = "RESET";
    defparam flattenedMCUout_i0_i46.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i47 (.D(newFlattenedMCUout[47]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[47]));
    defparam flattenedMCUout_i0_i47.REGSET = "RESET";
    defparam flattenedMCUout_i0_i47.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i25 (.D(newFlattenedMCUout[25]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[25]));
    defparam flattenedMCUout_i0_i25.REGSET = "RESET";
    defparam flattenedMCUout_i0_i25.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i42 (.D(newFlattenedMCUout[42]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[42]));
    defparam flattenedMCUout_i0_i42.REGSET = "RESET";
    defparam flattenedMCUout_i0_i42.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i39 (.D(newFlattenedMCUout[39]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[39]));
    defparam flattenedMCUout_i0_i39.REGSET = "RESET";
    defparam flattenedMCUout_i0_i39.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i46_4_lut (.A(n85), 
            .B(n87), .C(n86), .D(n88), .Z(n94));
    defparam i46_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(31[13],31[46])" *) MCU_spi spi (sdi_c, VCC_net, {newFlattenedMCUout}, 
            sck_c);
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(34[7],34[44])" *) LUT4 i41_4_lut (.A(n65), 
            .B(n67), .C(n66), .D(n68), .Z(n89));
    defparam i41_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@0(34[7],34[44])" *) LUT4 i47_3_lut (.A(n89), 
            .B(n94), .C(n90), .Z(flattenedMCUout_47__N_49));
    defparam i47_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@0(152[3],162[10])" *) LUT4 i431_2_lut (.A(done), 
            .B(start), .Z(n1458));
    defparam i431_2_lut.INIT = "0xeeee";
    (* lineinfo="@0(33[12],39[5])" *) FD1P3XZ flattenedMCUout_i0_i23 (.D(newFlattenedMCUout[23]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc_c), .SR(GND_net), 
            .Q(flattenedMCUout[23]));
    defparam flattenedMCUout_i0_i23.REGSET = "RESET";
    defparam flattenedMCUout_i0_i23.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module tune
//

module tune (input int_osc_c, input start, input VCC_net, input GND_net, 
            input [47:0]flattenedMCUout, output done, input n1458, output pwm_c);
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc_c;
    
    wire n1392, en_N_111, en_N_110, en;
    wire [7:0]dur_7__N_52;
    
    wire n1431;
    (* lineinfo="@0(107[13],107[16])" *) wire [7:0]dur;
    
    wire n1390, n1412, n1410, n1408, n1406, n1404, n1402, n1400;
    wire [9:0]n397;
    
    wire freq_9__N_96;
    wire [3:0]n311;
    wire [7:0]dur_7__N_97;
    
    wire n1423;
    (* lineinfo="@0(106[24],106[31])" *) wire [1:0]counter;
    
    wire rep;
    wire [1:0]n13;
    
    wire n1469;
    (* lineinfo="@0(108[13],108[17])" *) wire [9:0]freq;
    
    wire n1448, n1456, n1455, n1454, n1453, n1452, n1451, n1450, 
        n1449, n2037, n1389, n1411, n1409, n1407, n1405, n1403, 
        n1401, n1399, n4, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(129[12],132[5])" *) FD1P3XZ en_c (.D(en_N_110), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(en));
    defparam en_c.REGSET = "RESET";
    defparam en_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i0 (.D(dur_7__N_52[0]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[0]));
    defparam dur_i0.REGSET = "RESET";
    defparam dur_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(146[15],146[26])" *) FD1P3XZ counter_119__i0 (.D(n13[0]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(counter[0]));
    defparam counter_119__i0.REGSET = "RESET";
    defparam counter_119__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(135[3],147[6])" *) MAC16 mult_113 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
            .A7(n1400), .A6(n1402), .A5(n1404), .A4(n1406), .A3(n1408), 
            .A2(n1410), .A1(n1412), .A0(n1390), .B15(GND_net), .B14(GND_net), 
            .B13(GND_net), .B12(GND_net), .B11(GND_net), .B10(GND_net), 
            .B9(GND_net), .B8(GND_net), .B7(GND_net), .B6(GND_net), 
            .B5(GND_net), .B4(GND_net), .B3(GND_net), .B2(GND_net), 
            .B1(VCC_net), .B0(VCC_net), .D15(GND_net), .D14(GND_net), 
            .D13(GND_net), .D12(GND_net), .D11(GND_net), .D10(GND_net), 
            .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
            .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), 
            .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), 
            .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), 
            .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
            .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
            .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
            .SIGNEXTIN(GND_net), .O9(n397[9]), .O8(n397[8]), .O7(n397[7]), 
            .O6(n397[6]), .O5(n397[5]), .O4(n397[4]), .O3(n397[3]), 
            .O2(n397[2]), .O1(n397[1]));
    defparam mult_113.NEG_TRIGGER = "0b0";
    defparam mult_113.A_REG = "0b0";
    defparam mult_113.B_REG = "0b0";
    defparam mult_113.C_REG = "0b0";
    defparam mult_113.D_REG = "0b0";
    defparam mult_113.TOP_8x8_MULT_REG = "0b0";
    defparam mult_113.BOT_8x8_MULT_REG = "0b0";
    defparam mult_113.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_113.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_113.TOPOUTPUT_SELECT = "0b10";
    defparam mult_113.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_113.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_113.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_113.BOTOUTPUT_SELECT = "0b10";
    defparam mult_113.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_113.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_113.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_113.MODE_8x8 = "0b1";
    defparam mult_113.A_SIGNED = "0b0";
    defparam mult_113.B_SIGNED = "0b0";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(freq_9__N_96), .B(n311[3]), 
            .C(n311[2]), .Z(n1431));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i1_3_lut (.A(flattenedMCUout[0]), 
            .B(flattenedMCUout[16]), .C(n311[2]), .Z(dur_7__N_97[0]));
    defparam mux_24_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i1_3_lut (.A(dur_7__N_97[0]), 
            .B(flattenedMCUout[32]), .C(freq_9__N_96), .Z(dur_7__N_52[0]));
    defparam dur_7__I_0_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@0(130[3],131[16])" *) LUT4 en_I_0_1_lut (.A(en_N_111), 
            .Z(en_N_110));
    defparam en_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@0(152[3],162[10])" *) LUT4 i1_2_lut (.A(done), 
            .B(n311[3]), .Z(n1423));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@0(122[16],122[38])" *) LUT4 counter_1__I_0_i3_2_lut (.A(counter[0]), 
            .B(counter[1]), .Z(rep));
    defparam counter_1__I_0_i3_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@0(152[3],162[10])" *) LUT4 i366_4_lut (.A(en_N_111), 
            .B(rep), .C(start), .D(n1423), .Z(n1392));
    defparam i366_4_lut.INIT = "0x3b0a";
    (* lineinfo="@0(146[15],146[26])" *) FD1P3XZ counter_119__i1 (.D(n13[1]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(counter[1]));
    defparam counter_119__i1.REGSET = "RESET";
    defparam counter_119__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i7 (.D(dur_7__N_52[7]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[7]));
    defparam dur_i7.REGSET = "RESET";
    defparam dur_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i421_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[9]), .D(freq[9]), .Z(n1448));
    defparam i421_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i429_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[1]), .D(freq[1]), .Z(n1456));
    defparam i429_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i428_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[2]), .D(freq[2]), .Z(n1455));
    defparam i428_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i427_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[3]), .D(freq[3]), .Z(n1454));
    defparam i427_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i426_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[4]), .D(freq[4]), .Z(n1453));
    defparam i426_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i425_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[5]), .D(freq[5]), .Z(n1452));
    defparam i425_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i424_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[6]), .D(freq[6]), .Z(n1451));
    defparam i424_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i423_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[7]), .D(freq[7]), .Z(n1450));
    defparam i423_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 i422_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(n397[8]), .D(freq[8]), .Z(n1449));
    defparam i422_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))", lineinfo="@0(135[3],147[6])" *) LUT4 i465_3_lut_4_lut (.A(n311[3]), 
            .B(n1469), .C(counter[0]), .D(counter[1]), .Z(n13[1]));
    defparam i465_3_lut_4_lut.INIT = "0xdf20";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i6 (.D(dur_7__N_52[6]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[6]));
    defparam dur_i6.REGSET = "RESET";
    defparam dur_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i5 (.D(dur_7__N_52[5]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[5]));
    defparam dur_i5.REGSET = "RESET";
    defparam dur_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i4 (.D(dur_7__N_52[4]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[4]));
    defparam dur_i4.REGSET = "RESET";
    defparam dur_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i3 (.D(dur_7__N_52[3]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[3]));
    defparam dur_i3.REGSET = "RESET";
    defparam dur_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i2 (.D(dur_7__N_52[2]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[2]));
    defparam dur_i2.REGSET = "RESET";
    defparam dur_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ dur_i1 (.D(dur_7__N_52[1]), 
            .SP(n1431), .CK(int_osc_c), .SR(GND_net_c), .Q(dur[1]));
    defparam dur_i1.REGSET = "RESET";
    defparam dur_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i9 (.D(n1448), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[9]));
    defparam freq_i0_i9.REGSET = "RESET";
    defparam freq_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i1 (.D(n1456), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[1]));
    defparam freq_i0_i1.REGSET = "RESET";
    defparam freq_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i2 (.D(n1455), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[2]));
    defparam freq_i0_i2.REGSET = "RESET";
    defparam freq_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i3 (.D(n1454), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[3]));
    defparam freq_i0_i3.REGSET = "RESET";
    defparam freq_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i4 (.D(n1453), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[4]));
    defparam freq_i0_i4.REGSET = "RESET";
    defparam freq_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i5 (.D(n1452), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[5]));
    defparam freq_i0_i5.REGSET = "RESET";
    defparam freq_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i6 (.D(n1451), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[6]));
    defparam freq_i0_i6.REGSET = "RESET";
    defparam freq_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i7 (.D(n1450), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[7]));
    defparam freq_i0_i7.REGSET = "RESET";
    defparam freq_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(152[3],162[10])" *) FD1P3XZ state_FSM_i4 (.D(n311[2]), 
            .SP(n1458), .CK(int_osc_c), .SR(start), .Q(n311[3]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(152[3],162[10])" *) FD1P3XZ state_FSM_i3 (.D(freq_9__N_96), 
            .SP(n1458), .CK(int_osc_c), .SR(start), .Q(n311[2]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(152[3],162[10])" *) FD1P3XZ state_FSM_i2 (.D(n2037), .SP(VCC_net_c), 
            .CK(int_osc_c), .SR(start), .Q(freq_9__N_96));
    defparam state_FSM_i2.REGSET = "SET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=80, LSE_LLINE=45, LSE_RLINE=45, lineinfo="@0(134[12],148[5])" *) FD1P3XZ freq_i0_i8 (.D(n1449), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(freq[8]));
    defparam freq_i0_i8.REGSET = "RESET";
    defparam freq_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i364_3_lut (.A(n1389), 
            .B(flattenedMCUout[40]), .C(freq_9__N_96), .Z(n1390));
    defparam i364_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i363_3_lut (.A(flattenedMCUout[8]), 
            .B(flattenedMCUout[24]), .C(n311[2]), .Z(n1389));
    defparam i363_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i386_3_lut (.A(n1411), 
            .B(flattenedMCUout[41]), .C(freq_9__N_96), .Z(n1412));
    defparam i386_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i385_3_lut (.A(flattenedMCUout[9]), 
            .B(flattenedMCUout[25]), .C(n311[2]), .Z(n1411));
    defparam i385_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i384_3_lut (.A(n1409), 
            .B(flattenedMCUout[42]), .C(freq_9__N_96), .Z(n1410));
    defparam i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i383_3_lut (.A(flattenedMCUout[10]), 
            .B(flattenedMCUout[26]), .C(n311[2]), .Z(n1409));
    defparam i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i382_3_lut (.A(n1407), 
            .B(flattenedMCUout[43]), .C(freq_9__N_96), .Z(n1408));
    defparam i382_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i381_3_lut (.A(flattenedMCUout[11]), 
            .B(flattenedMCUout[27]), .C(n311[2]), .Z(n1407));
    defparam i381_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i380_3_lut (.A(n1405), 
            .B(flattenedMCUout[44]), .C(freq_9__N_96), .Z(n1406));
    defparam i380_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i379_3_lut (.A(flattenedMCUout[12]), 
            .B(flattenedMCUout[28]), .C(n311[2]), .Z(n1405));
    defparam i379_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i378_3_lut (.A(n1403), 
            .B(flattenedMCUout[45]), .C(freq_9__N_96), .Z(n1404));
    defparam i378_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i377_3_lut (.A(flattenedMCUout[13]), 
            .B(flattenedMCUout[29]), .C(n311[2]), .Z(n1403));
    defparam i377_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i376_3_lut (.A(n1401), 
            .B(flattenedMCUout[46]), .C(freq_9__N_96), .Z(n1402));
    defparam i376_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i375_3_lut (.A(flattenedMCUout[14]), 
            .B(flattenedMCUout[30]), .C(n311[2]), .Z(n1401));
    defparam i375_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i374_3_lut (.A(n1399), 
            .B(flattenedMCUout[47]), .C(freq_9__N_96), .Z(n1400));
    defparam i374_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 i373_3_lut (.A(flattenedMCUout[15]), 
            .B(flattenedMCUout[31]), .C(n311[2]), .Z(n1399));
    defparam i373_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i442_2_lut (.A(freq_9__N_96), .B(n311[2]), 
            .Z(n1469));
    defparam i442_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i8_3_lut (.A(dur_7__N_97[7]), 
            .B(flattenedMCUout[39]), .C(freq_9__N_96), .Z(dur_7__N_52[7]));
    defparam dur_7__I_0_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i8_3_lut (.A(flattenedMCUout[7]), 
            .B(flattenedMCUout[23]), .C(n311[2]), .Z(dur_7__N_97[7]));
    defparam mux_24_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i7_3_lut (.A(dur_7__N_97[6]), 
            .B(flattenedMCUout[38]), .C(freq_9__N_96), .Z(dur_7__N_52[6]));
    defparam dur_7__I_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i7_3_lut (.A(flattenedMCUout[6]), 
            .B(flattenedMCUout[22]), .C(n311[2]), .Z(dur_7__N_97[6]));
    defparam mux_24_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i6_3_lut (.A(dur_7__N_97[5]), 
            .B(flattenedMCUout[37]), .C(freq_9__N_96), .Z(dur_7__N_52[5]));
    defparam dur_7__I_0_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i6_3_lut (.A(flattenedMCUout[5]), 
            .B(flattenedMCUout[21]), .C(n311[2]), .Z(dur_7__N_97[5]));
    defparam mux_24_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i5_3_lut (.A(dur_7__N_97[4]), 
            .B(flattenedMCUout[36]), .C(freq_9__N_96), .Z(dur_7__N_52[4]));
    defparam dur_7__I_0_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i5_3_lut (.A(flattenedMCUout[4]), 
            .B(flattenedMCUout[20]), .C(n311[2]), .Z(dur_7__N_97[4]));
    defparam mux_24_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i4_3_lut (.A(dur_7__N_97[3]), 
            .B(flattenedMCUout[35]), .C(freq_9__N_96), .Z(dur_7__N_52[3]));
    defparam dur_7__I_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i4_3_lut (.A(flattenedMCUout[3]), 
            .B(flattenedMCUout[19]), .C(n311[2]), .Z(dur_7__N_97[3]));
    defparam mux_24_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i3_3_lut (.A(dur_7__N_97[2]), 
            .B(flattenedMCUout[34]), .C(freq_9__N_96), .Z(dur_7__N_52[2]));
    defparam dur_7__I_0_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i3_3_lut (.A(flattenedMCUout[2]), 
            .B(flattenedMCUout[18]), .C(n311[2]), .Z(dur_7__N_97[2]));
    defparam mux_24_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(135[3],147[6])" *) LUT4 dur_7__I_0_i2_3_lut (.A(dur_7__N_97[1]), 
            .B(flattenedMCUout[33]), .C(freq_9__N_96), .Z(dur_7__N_52[1]));
    defparam dur_7__I_0_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(139[8],147[6])" *) LUT4 mux_24_i2_3_lut (.A(flattenedMCUout[1]), 
            .B(flattenedMCUout[17]), .C(n311[2]), .Z(dur_7__N_97[1]));
    defparam mux_24_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+(D))+!A (B (C)+!B (C+(D))))", lineinfo="@0(152[3],162[10])" *) LUT4 i2_3_lut_4_lut (.A(counter[0]), 
            .B(counter[1]), .C(n4), .D(n1423), .Z(n2037));
    defparam i2_3_lut_4_lut.INIT = "0xfbf0";
    (* lut_function="(A (B (C+!(D))+!B (C))+!A !((D)+!B))", lineinfo="@0(152[3],162[10])" *) LUT4 i1_4_lut (.A(start), 
            .B(freq_9__N_96), .C(en_N_111), .D(done), .Z(n4));
    defparam i1_4_lut.INIT = "0xa0ec";
    (* lut_function="(A (B (D)+!B (C (D)+!C !(D)))+!A (D))", lineinfo="@0(135[3],147[6])" *) LUT4 i457_2_lut_3_lut_4_lut (.A(n311[3]), 
            .B(freq_9__N_96), .C(n311[2]), .D(counter[0]), .Z(n13[0]));
    defparam i457_2_lut_3_lut_4_lut.INIT = "0xfd02";
    (* lineinfo="@0(126[16],126[62])" *) freqGenerator pitch (GND_net, pwm_c, 
            int_osc_c, VCC_net, en, freq[5], freq[1], freq[6], freq[2], 
            freq[7], freq[3], freq[9], freq[8], freq[4]);
    (* lineinfo="@0(125[11],125[50])" *) duration howLong (GND_net, VCC_net, 
            done, int_osc_c, {dur});
    (* lineinfo="@0(152[3],162[10])" *) FD1P3XZ state_FSM_i1 (.D(n1392), .SP(VCC_net_c), 
            .CK(int_osc_c), .SR(start), .Q(en_N_111));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module freqGenerator
//

module freqGenerator (input GND_net, output pwm_c, input int_osc_c, input VCC_net, 
            input en, input \freq[5] , input \freq[1] , input \freq[6] , 
            input \freq[2] , input \freq[7] , input \freq[3] , input \freq[9] , 
            input \freq[8] , input \freq[4] );
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc_c;
    
    wire n41, n43, n42, n2274, n59, n49, n58, n35, n36, n61, 
        n2276, n2278, clkStrobe_N_314, n1542, n3424;
    (* lineinfo="@0(215[14],215[21])" *) wire [31:0]counter;
    wire [31:0]n133;
    
    wire n1540, n3421, n1538, n3418, n1536, n3415, n1534, n3412, 
        n1532, n3409, n1530, n3406, n1528, n3403, n1526, n3400, 
        n1524, n3397, n1522, n3394, n1520, n3391, n1518, n3388, 
        n1516, n3385, n1514, n3382, n1512, n3379, n3376, n1447, 
        n3301;
    wire [36:0]threshold_31__N_246;
    
    wire n1600;
    (* lineinfo="@0(216[14],216[23])" *) wire [31:0]threshold;
    
    wire n3304, n1602, n3307, n1604, n3310, n1606, n3313, n1608, 
        n3316, n1610, n3319, n1612, n3322, n34, n37, n39, n38, 
        n40, n15, n14, VCC_net_c, GND_net_c;
    
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i27_4_lut (.A(n41), .B(n43), 
            .C(n42), .D(n2274), .Z(n59));
    defparam i27_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n49), .B(n58), 
            .C(n35), .D(n36), .Z(n61));
    defparam i29_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@0(230[17],230[39])" *) LUT4 i1209_4_lut (.A(n61), 
            .B(n59), .C(n2276), .D(n2278), .Z(clkStrobe_N_314));
    defparam i1209_4_lut.INIT = "0x1000";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n1542), .CI0(n1542), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n3424), .CI1(n3424), 
            .CO0(n3424), .S0(n133[31]));
    defparam counter_122_add_4_33.INIT0 = "0xc33c";
    defparam counter_122_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n1540), .CI0(n1540), 
            .A1(GND_net), .B1(GND_net), .C1(counter[30]), .D1(n3421), 
            .CI1(n3421), .CO0(n3421), .CO1(n1542), .S0(n133[29]), .S1(n133[30]));
    defparam counter_122_add_4_31.INIT0 = "0xc33c";
    defparam counter_122_add_4_31.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i0 (.D(n133[0]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[0]));
    defparam counter_122__i0.REGSET = "RESET";
    defparam counter_122__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n1538), .CI0(n1538), 
            .A1(GND_net), .B1(GND_net), .C1(counter[28]), .D1(n3418), 
            .CI1(n3418), .CO0(n3418), .CO1(n1540), .S0(n133[27]), .S1(n133[28]));
    defparam counter_122_add_4_29.INIT0 = "0xc33c";
    defparam counter_122_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n1536), .CI0(n1536), 
            .A1(GND_net), .B1(GND_net), .C1(counter[26]), .D1(n3415), 
            .CI1(n3415), .CO0(n3415), .CO1(n1538), .S0(n133[25]), .S1(n133[26]));
    defparam counter_122_add_4_27.INIT0 = "0xc33c";
    defparam counter_122_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n1534), .CI0(n1534), 
            .A1(GND_net), .B1(GND_net), .C1(counter[24]), .D1(n3412), 
            .CI1(n3412), .CO0(n3412), .CO1(n1536), .S0(n133[23]), .S1(n133[24]));
    defparam counter_122_add_4_25.INIT0 = "0xc33c";
    defparam counter_122_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n1532), .CI0(n1532), 
            .A1(GND_net), .B1(GND_net), .C1(counter[22]), .D1(n3409), 
            .CI1(n3409), .CO0(n3409), .CO1(n1534), .S0(n133[21]), .S1(n133[22]));
    defparam counter_122_add_4_23.INIT0 = "0xc33c";
    defparam counter_122_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n1530), .CI0(n1530), 
            .A1(GND_net), .B1(GND_net), .C1(counter[20]), .D1(n3406), 
            .CI1(n3406), .CO0(n3406), .CO1(n1532), .S0(n133[19]), .S1(n133[20]));
    defparam counter_122_add_4_21.INIT0 = "0xc33c";
    defparam counter_122_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n1528), .CI0(n1528), 
            .A1(GND_net), .B1(GND_net), .C1(counter[18]), .D1(n3403), 
            .CI1(n3403), .CO0(n3403), .CO1(n1530), .S0(n133[17]), .S1(n133[18]));
    defparam counter_122_add_4_19.INIT0 = "0xc33c";
    defparam counter_122_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n1526), .CI0(n1526), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n3400), 
            .CI1(n3400), .CO0(n3400), .CO1(n1528), .S0(n133[15]), .S1(n133[16]));
    defparam counter_122_add_4_17.INIT0 = "0xc33c";
    defparam counter_122_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n1524), .CI0(n1524), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n3397), 
            .CI1(n3397), .CO0(n3397), .CO1(n1526), .S0(n133[13]), .S1(n133[14]));
    defparam counter_122_add_4_15.INIT0 = "0xc33c";
    defparam counter_122_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n1522), .CI0(n1522), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n3394), 
            .CI1(n3394), .CO0(n3394), .CO1(n1524), .S0(n133[11]), .S1(n133[12]));
    defparam counter_122_add_4_13.INIT0 = "0xc33c";
    defparam counter_122_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n1520), .CI0(n1520), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n3391), 
            .CI1(n3391), .CO0(n3391), .CO1(n1522), .S0(n133[9]), .S1(n133[10]));
    defparam counter_122_add_4_11.INIT0 = "0xc33c";
    defparam counter_122_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n1518), .CI0(n1518), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n3388), 
            .CI1(n3388), .CO0(n3388), .CO1(n1520), .S0(n133[7]), .S1(n133[8]));
    defparam counter_122_add_4_9.INIT0 = "0xc33c";
    defparam counter_122_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n1516), .CI0(n1516), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n3385), 
            .CI1(n3385), .CO0(n3385), .CO1(n1518), .S0(n133[5]), .S1(n133[6]));
    defparam counter_122_add_4_7.INIT0 = "0xc33c";
    defparam counter_122_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n1514), .CI0(n1514), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n3382), 
            .CI1(n3382), .CO0(n3382), .CO1(n1516), .S0(n133[3]), .S1(n133[4]));
    defparam counter_122_add_4_5.INIT0 = "0xc33c";
    defparam counter_122_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n1512), .CI0(n1512), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n3379), 
            .CI1(n3379), .CO0(n3379), .CO1(n1514), .S0(n133[1]), .S1(n133[2]));
    defparam counter_122_add_4_3.INIT0 = "0xc33c";
    defparam counter_122_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(224[28],224[39])" *) FA2 counter_122_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n3376), .CI1(n3376), .CO0(n3376), .CO1(n1512), 
            .S1(n133[0]));
    defparam counter_122_add_4_1.INIT0 = "0xc33c";
    defparam counter_122_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i31 (.D(n133[31]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[31]));
    defparam counter_122__i31.REGSET = "RESET";
    defparam counter_122__i31.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i30 (.D(n133[30]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[30]));
    defparam counter_122__i30.REGSET = "RESET";
    defparam counter_122__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i29 (.D(n133[29]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[29]));
    defparam counter_122__i29.REGSET = "RESET";
    defparam counter_122__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i28 (.D(n133[28]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[28]));
    defparam counter_122__i28.REGSET = "RESET";
    defparam counter_122__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i27 (.D(n133[27]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[27]));
    defparam counter_122__i27.REGSET = "RESET";
    defparam counter_122__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i26 (.D(n133[26]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[26]));
    defparam counter_122__i26.REGSET = "RESET";
    defparam counter_122__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i25 (.D(n133[25]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[25]));
    defparam counter_122__i25.REGSET = "RESET";
    defparam counter_122__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i24 (.D(n133[24]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[24]));
    defparam counter_122__i24.REGSET = "RESET";
    defparam counter_122__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i23 (.D(n133[23]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[23]));
    defparam counter_122__i23.REGSET = "RESET";
    defparam counter_122__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i22 (.D(n133[22]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[22]));
    defparam counter_122__i22.REGSET = "RESET";
    defparam counter_122__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i21 (.D(n133[21]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[21]));
    defparam counter_122__i21.REGSET = "RESET";
    defparam counter_122__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i20 (.D(n133[20]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[20]));
    defparam counter_122__i20.REGSET = "RESET";
    defparam counter_122__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i19 (.D(n133[19]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[19]));
    defparam counter_122__i19.REGSET = "RESET";
    defparam counter_122__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i18 (.D(n133[18]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[18]));
    defparam counter_122__i18.REGSET = "RESET";
    defparam counter_122__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i17 (.D(n133[17]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[17]));
    defparam counter_122__i17.REGSET = "RESET";
    defparam counter_122__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i16 (.D(n133[16]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[16]));
    defparam counter_122__i16.REGSET = "RESET";
    defparam counter_122__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i15 (.D(n133[15]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[15]));
    defparam counter_122__i15.REGSET = "RESET";
    defparam counter_122__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i14 (.D(n133[14]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[14]));
    defparam counter_122__i14.REGSET = "RESET";
    defparam counter_122__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i13 (.D(n133[13]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[13]));
    defparam counter_122__i13.REGSET = "RESET";
    defparam counter_122__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i12 (.D(n133[12]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[12]));
    defparam counter_122__i12.REGSET = "RESET";
    defparam counter_122__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i11 (.D(n133[11]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[11]));
    defparam counter_122__i11.REGSET = "RESET";
    defparam counter_122__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i10 (.D(n133[10]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[10]));
    defparam counter_122__i10.REGSET = "RESET";
    defparam counter_122__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i9 (.D(n133[9]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[9]));
    defparam counter_122__i9.REGSET = "RESET";
    defparam counter_122__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i8 (.D(n133[8]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[8]));
    defparam counter_122__i8.REGSET = "RESET";
    defparam counter_122__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i7 (.D(n133[7]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[7]));
    defparam counter_122__i7.REGSET = "RESET";
    defparam counter_122__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i6 (.D(n133[6]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[6]));
    defparam counter_122__i6.REGSET = "RESET";
    defparam counter_122__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i5 (.D(n133[5]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[5]));
    defparam counter_122__i5.REGSET = "RESET";
    defparam counter_122__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i4 (.D(n133[4]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[4]));
    defparam counter_122__i4.REGSET = "RESET";
    defparam counter_122__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i3 (.D(n133[3]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[3]));
    defparam counter_122__i3.REGSET = "RESET";
    defparam counter_122__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i2 (.D(n133[2]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[2]));
    defparam counter_122__i2.REGSET = "RESET";
    defparam counter_122__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(224[28],224[39])" *) FD1P3XZ counter_122__i1 (.D(n133[1]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(n1447), .Q(counter[1]));
    defparam counter_122__i1.REGSET = "RESET";
    defparam counter_122__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(threshold_31__N_246[26]), 
            .C1(VCC_net), .D1(n3301), .CI1(n3301), .CO0(n3301), .CO1(n1600), 
            .S1(threshold[12]));
    defparam sub_17_sub_3_add_2_1.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_1.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_3 (.A0(GND_net), 
            .B0(GND_net), .C0(VCC_net), .D0(n1600), .CI0(n1600), .A1(GND_net), 
            .B1(GND_net), .C1(VCC_net), .D1(n3304), .CI1(n3304), .CO0(n3304), 
            .CO1(n1602), .S0(threshold[13]), .S1(threshold[14]));
    defparam sub_17_sub_3_add_2_3.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_3.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_5 (.A0(GND_net), 
            .B0(threshold_31__N_246[26]), .C0(VCC_net), .D0(n1602), .CI0(n1602), 
            .A1(GND_net), .B1(GND_net), .C1(VCC_net), .D1(n3307), .CI1(n3307), 
            .CO0(n3307), .CO1(n1604), .S0(threshold[15]), .S1(threshold[16]));
    defparam sub_17_sub_3_add_2_5.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_5.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_7 (.A0(GND_net), 
            .B0(threshold_31__N_246[26]), .C0(VCC_net), .D0(n1604), .CI0(n1604), 
            .A1(GND_net), .B1(threshold_31__N_246[26]), .C1(VCC_net), 
            .D1(n3310), .CI1(n3310), .CO0(n3310), .CO1(n1606), .S0(threshold[17]), 
            .S1(threshold[18]));
    defparam sub_17_sub_3_add_2_7.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_7.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_9 (.A0(GND_net), 
            .B0(GND_net), .C0(VCC_net), .D0(n1606), .CI0(n1606), .A1(GND_net), 
            .B1(GND_net), .C1(VCC_net), .D1(n3313), .CI1(n3313), .CO0(n3313), 
            .CO1(n1608), .S0(threshold[19]), .S1(threshold[20]));
    defparam sub_17_sub_3_add_2_9.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_9.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_11 (.A0(GND_net), 
            .B0(threshold_31__N_246[26]), .C0(VCC_net), .D0(n1608), .CI0(n1608), 
            .A1(GND_net), .B1(threshold_31__N_246[26]), .C1(VCC_net), 
            .D1(n3316), .CI1(n3316), .CO0(n3316), .CO1(n1610), .S0(threshold[23]), 
            .S1(threshold[24]));
    defparam sub_17_sub_3_add_2_11.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_11.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_13 (.A0(GND_net), 
            .B0(GND_net), .C0(VCC_net), .D0(n1610), .CI0(n1610), .A1(GND_net), 
            .B1(GND_net), .C1(VCC_net), .D1(n3319), .CI1(n3319), .CO0(n3319), 
            .CO1(n1612), .S0(threshold[27]), .S1(threshold[28]));
    defparam sub_17_sub_3_add_2_13.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_13.INIT1 = "0xc33c";
    (* lineinfo="@0(219[21],219[48])" *) FA2 sub_17_sub_3_add_2_15 (.A0(GND_net), 
            .B0(threshold_31__N_246[26]), .C0(VCC_net), .D0(n1612), .CI0(n1612), 
            .A1(GND_net), .B1(threshold_31__N_246[26]), .C1(VCC_net), 
            .D1(n3322), .CI1(n3322), .CO0(n3322), .S0(threshold[30]), 
            .S1(threshold[31]));
    defparam sub_17_sub_3_add_2_15.INIT0 = "0xc33c";
    defparam sub_17_sub_3_add_2_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i952_4_lut (.A(counter[11]), 
            .B(counter[2]), .C(counter[4]), .D(counter[1]), .Z(n2276));
    defparam i952_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i954_4_lut (.A(counter[6]), 
            .B(counter[3]), .C(counter[5]), .D(counter[7]), .Z(n2278));
    defparam i954_4_lut.INIT = "0x8000";
    (* lut_function="((B+!(C (D)+!C !(D)))+!A)" *) LUT4 i17_4_lut (.A(counter[0]), 
            .B(n34), .C(counter[16]), .D(threshold[16]), .Z(n49));
    defparam i17_4_lut.INIT = "0xdffd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n37), .B(n39), 
            .C(n38), .D(n40), .Z(n58));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(counter[20]), 
            .B(counter[18]), .C(threshold[20]), .D(threshold[18]), .Z(n35));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(counter[17]), 
            .B(counter[12]), .C(threshold[17]), .D(threshold[12]), .Z(n36));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C)+!B !(C))))" *) LUT4 i2_3_lut (.A(counter[8]), 
            .B(counter[24]), .C(threshold[24]), .Z(n34));
    defparam i2_3_lut.INIT = "0x7d7d";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i9_4_lut (.A(counter[30]), 
            .B(counter[29]), .C(threshold[30]), .D(threshold[28]), .Z(n41));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11_4_lut (.A(counter[15]), 
            .B(counter[31]), .C(threshold[15]), .D(threshold[31]), .Z(n43));
    defparam i11_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10_4_lut (.A(counter[27]), 
            .B(counter[23]), .C(threshold[27]), .D(threshold[23]), .Z(n42));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B))" *) LUT4 i950_2_lut (.A(counter[10]), .B(counter[9]), 
            .Z(n2274));
    defparam i950_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i5_4_lut (.A(counter[28]), 
            .B(counter[26]), .C(threshold[28]), .D(threshold[24]), .Z(n37));
    defparam i5_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i7_4_lut (.A(counter[21]), 
            .B(counter[19]), .C(threshold[20]), .D(threshold[19]), .Z(n39));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6_4_lut (.A(counter[25]), 
            .B(counter[22]), .C(threshold[24]), .D(threshold[20]), .Z(n38));
    defparam i6_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8_4_lut (.A(counter[14]), 
            .B(counter[13]), .C(threshold[14]), .D(threshold[13]), .Z(n40));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lut_function="((B)+!A)", lineinfo="@0(223[3],225[24])" *) LUT4 i1206_2_lut (.A(en), 
            .B(pwm_c), .Z(n1447));
    defparam i1206_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@0(219[22],219[30])" *) LUT4 i1204_4_lut (.A(n15), 
            .B(\freq[5] ), .C(n14), .D(\freq[1] ), .Z(threshold_31__N_246[26]));
    defparam i1204_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_69 (.A(\freq[6] ), 
            .B(\freq[2] ), .C(\freq[7] ), .D(\freq[3] ), .Z(n15));
    defparam i6_4_lut_adj_69.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(\freq[9] ), .B(\freq[8] ), 
            .C(\freq[4] ), .Z(n14));
    defparam i5_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=62, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@0(229[12],231[5])" *) FD1P3XZ clkStrobe (.D(clkStrobe_N_314), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(pwm_c));
    defparam clkStrobe.REGSET = "RESET";
    defparam clkStrobe.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module duration
//

module duration (input GND_net, input VCC_net, output done, input int_osc_c, 
            input [7:0]dur);
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc_c;
    
    wire n1551, n3337;
    (* lineinfo="@0(177[14],177[21])" *) wire [31:0]counter;
    
    wire n1553;
    wire [31:0]n133;
    
    wire n1549, n3334;
    (* lineinfo="@0(177[23],177[32])" *) wire [31:0]THRESHOLD;
    
    wire n40, n38, n1547, n3331, n39, n37, n1545, n3328, n3325, 
        n44, clkStrobe_N_213, n42, n43, n41, n34, n36, n35, 
        n1509, n3298;
    wire [23:0]n449;
    wire [43:0]THRESHOLD_31__N_145;
    
    wire n1507, n3292;
    wire [16:0]n474;
    
    wire n1505, n3286, n58, n49, n3265, n1499, n2282, n2262, 
        n1503, n3280, n59, n61, n3268, n1501, n3340, n1555, 
        n3274, n3343, n1557, n3346, n1559, n3349, n1561, n3352, 
        n1563, n3355, n1565, n3358, n1567, n3361, n1569, n3364, 
        n1571, n3367, n1573, n3370, n1575, n3373, n3247, n1578, 
        n3250, n1580, n3253, n1582, n3256, n1584, n3259, n1586, 
        n3262, n1588, n3271, n1590, n3277, n1592, n3283, n1594, 
        n3289, n1596, n3295, VCC_net_c, GND_net_c;
    
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n1551), .CI0(n1551), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n3337), 
            .CI1(n3337), .CO0(n3337), .CO1(n1553), .S0(n133[7]), .S1(n133[8]));
    defparam counter_120_add_4_9.INIT0 = "0xc33c";
    defparam counter_120_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n1549), .CI0(n1549), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n3334), 
            .CI1(n3334), .CO0(n3334), .CO1(n1551), .S0(n133[5]), .S1(n133[6]));
    defparam counter_120_add_4_7.INIT0 = "0xc33c";
    defparam counter_120_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8_4_lut (.A(counter[19]), 
            .B(counter[14]), .C(THRESHOLD[19]), .D(THRESHOLD[14]), .Z(n40));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6_4_lut (.A(counter[26]), 
            .B(counter[25]), .C(THRESHOLD[26]), .D(THRESHOLD[25]), .Z(n38));
    defparam i6_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n1547), .CI0(n1547), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n3331), 
            .CI1(n3331), .CO0(n3331), .CO1(n1549), .S0(n133[3]), .S1(n133[4]));
    defparam counter_120_add_4_5.INIT0 = "0xc33c";
    defparam counter_120_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i7_4_lut (.A(counter[22]), 
            .B(counter[21]), .C(THRESHOLD[22]), .D(THRESHOLD[21]), .Z(n39));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C)+!B !(C))))" *) LUT4 i5_3_lut (.A(counter[10]), 
            .B(counter[28]), .C(THRESHOLD[28]), .Z(n37));
    defparam i5_3_lut.INIT = "0x7d7d";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n1545), .CI0(n1545), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n3328), 
            .CI1(n3328), .CO0(n3328), .CO1(n1547), .S0(n133[1]), .S1(n133[2]));
    defparam counter_120_add_4_3.INIT0 = "0xc33c";
    defparam counter_120_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n3325), .CI1(n3325), .CO0(n3325), .CO1(n1545), 
            .S1(n133[0]));
    defparam counter_120_add_4_1.INIT0 = "0xc33c";
    defparam counter_120_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12_4_lut (.A(counter[15]), 
            .B(counter[31]), .C(THRESHOLD[15]), .D(THRESHOLD[31]), .Z(n44));
    defparam i12_4_lut.INIT = "0x7bde";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i0 (.D(n133[0]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[0]));
    defparam counter_120__i0.REGSET = "RESET";
    defparam counter_120__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10_4_lut (.A(counter[30]), 
            .B(counter[29]), .C(THRESHOLD[30]), .D(THRESHOLD[29]), .Z(n42));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11_4_lut (.A(counter[27]), 
            .B(counter[23]), .C(THRESHOLD[27]), .D(THRESHOLD[23]), .Z(n43));
    defparam i11_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i9_4_lut (.A(counter[13]), 
            .B(counter[11]), .C(THRESHOLD[13]), .D(THRESHOLD[11]), .Z(n41));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C)+!B !(C))))" *) LUT4 i2_3_lut (.A(counter[8]), 
            .B(counter[24]), .C(THRESHOLD[24]), .Z(n34));
    defparam i2_3_lut.INIT = "0x7d7d";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(counter[17]), 
            .B(counter[12]), .C(THRESHOLD[17]), .D(THRESHOLD[12]), .Z(n36));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(counter[20]), 
            .B(counter[18]), .C(THRESHOLD[20]), .D(THRESHOLD[18]), .Z(n35));
    defparam i3_4_lut.INIT = "0x7bde";
    FA2 add_142_13 (.A0(GND_net), .B0(n449[11]), .C0(GND_net), .D0(n1509), 
        .CI0(n1509), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n3298), 
        .CI1(n3298), .CO0(n3298), .S0(THRESHOLD_31__N_145[31]));
    defparam add_142_13.INIT0 = "0xc33c";
    defparam add_142_13.INIT1 = "0xc33c";
    FA2 add_142_11 (.A0(GND_net), .B0(n449[9]), .C0(GND_net), .D0(n1507), 
        .CI0(n1507), .A1(GND_net), .B1(n449[10]), .C1(GND_net), .D1(n3292), 
        .CI1(n3292), .CO0(n3292), .CO1(n1509), .S0(THRESHOLD_31__N_145[29]), 
        .S1(THRESHOLD_31__N_145[30]));
    defparam add_142_11.INIT0 = "0xc33c";
    defparam add_142_11.INIT1 = "0xc33c";
    MAC16 mult_126 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
          .A7(dur[7]), .A6(dur[6]), .A5(dur[5]), .A4(dur[4]), .A3(dur[3]), 
          .A2(dur[2]), .A1(dur[1]), .A0(dur[0]), .B15(GND_net), .B14(GND_net), 
          .B13(GND_net), .B12(GND_net), .B11(GND_net), .B10(GND_net), 
          .B9(GND_net), .B8(VCC_net), .B7(VCC_net), .B6(GND_net), .B5(VCC_net), 
          .B4(GND_net), .B3(GND_net), .B2(GND_net), .B1(VCC_net), .B0(VCC_net), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O16(n474[16]), .O15(n474[15]), .O14(n474[14]), 
          .O13(n474[13]), .O12(n474[12]), .O11(n474[11]), .O10(n474[10]), 
          .O9(n474[9]), .O8(THRESHOLD_31__N_145[19]), .O7(THRESHOLD_31__N_145[18]), 
          .O6(THRESHOLD_31__N_145[17]), .O5(THRESHOLD_31__N_145[16]), .O4(THRESHOLD_31__N_145[15]), 
          .O3(THRESHOLD_31__N_145[14]), .O2(THRESHOLD_31__N_145[13]), .O1(THRESHOLD_31__N_145[12]), 
          .O0(THRESHOLD_31__N_145[11]));
    defparam mult_126.NEG_TRIGGER = "0b0";
    defparam mult_126.A_REG = "0b0";
    defparam mult_126.B_REG = "0b0";
    defparam mult_126.C_REG = "0b0";
    defparam mult_126.D_REG = "0b0";
    defparam mult_126.TOP_8x8_MULT_REG = "0b0";
    defparam mult_126.BOT_8x8_MULT_REG = "0b0";
    defparam mult_126.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_126.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_126.TOPOUTPUT_SELECT = "0b11";
    defparam mult_126.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_126.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_126.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_126.BOTOUTPUT_SELECT = "0b11";
    defparam mult_126.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_126.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_126.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_126.MODE_8x8 = "0b0";
    defparam mult_126.A_SIGNED = "0b0";
    defparam mult_126.B_SIGNED = "0b0";
    FA2 add_142_9 (.A0(GND_net), .B0(n449[7]), .C0(n474[16]), .D0(n1505), 
        .CI0(n1505), .A1(GND_net), .B1(n449[8]), .C1(GND_net), .D1(n3286), 
        .CI1(n3286), .CO0(n3286), .CO1(n1507), .S0(THRESHOLD_31__N_145[27]), 
        .S1(THRESHOLD_31__N_145[28]));
    defparam add_142_9.INIT0 = "0xc33c";
    defparam add_142_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n37), .B(n39), 
            .C(n38), .D(n40), .Z(n58));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)+!C !(D)))+!A)" *) LUT4 i17_4_lut (.A(counter[0]), 
            .B(n34), .C(counter[16]), .D(THRESHOLD[16]), .Z(n49));
    defparam i17_4_lut.INIT = "0xdffd";
    FA2 add_142_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n449[0]), .C1(n474[9]), .D1(n3265), .CI1(n3265), .CO0(n3265), 
        .CO1(n1499), .S1(THRESHOLD_31__N_145[20]));
    defparam add_142_1.INIT0 = "0xc33c";
    defparam add_142_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i958_4_lut (.A(counter[6]), 
            .B(counter[3]), .C(counter[5]), .D(counter[7]), .Z(n2282));
    defparam i958_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i938_4_lut (.A(counter[9]), 
            .B(counter[2]), .C(counter[4]), .D(counter[1]), .Z(n2262));
    defparam i938_4_lut.INIT = "0x8000";
    FA2 add_142_7 (.A0(GND_net), .B0(n449[5]), .C0(n474[14]), .D0(n1503), 
        .CI0(n1503), .A1(GND_net), .B1(n449[6]), .C1(n474[15]), .D1(n3280), 
        .CI1(n3280), .CO0(n3280), .CO1(n1505), .S0(THRESHOLD_31__N_145[25]), 
        .S1(THRESHOLD_31__N_145[26]));
    defparam add_142_7.INIT0 = "0xc33c";
    defparam add_142_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n41), .B(n43), 
            .C(n42), .D(n44), .Z(n59));
    defparam i27_4_lut.INIT = "0xfffe";
    MAC16 mult_125 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
          .A7(dur[7]), .A6(dur[6]), .A5(dur[5]), .A4(dur[4]), .A3(dur[3]), 
          .A2(dur[2]), .A1(dur[1]), .A0(dur[0]), .B15(VCC_net), .B14(VCC_net), 
          .B13(VCC_net), .B12(VCC_net), .B11(VCC_net), .B10(GND_net), 
          .B9(GND_net), .B8(GND_net), .B7(VCC_net), .B6(VCC_net), .B5(VCC_net), 
          .B4(VCC_net), .B3(GND_net), .B2(GND_net), .B1(GND_net), .B0(GND_net), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O11(n449[11]), .O10(n449[10]), .O9(n449[9]), 
          .O8(n449[8]), .O7(n449[7]), .O6(n449[6]), .O5(n449[5]), .O4(n449[4]), 
          .O3(n449[3]), .O2(n449[2]), .O1(n449[1]), .O0(n449[0]));
    defparam mult_125.NEG_TRIGGER = "0b0";
    defparam mult_125.A_REG = "0b0";
    defparam mult_125.B_REG = "0b0";
    defparam mult_125.C_REG = "0b0";
    defparam mult_125.D_REG = "0b0";
    defparam mult_125.TOP_8x8_MULT_REG = "0b0";
    defparam mult_125.BOT_8x8_MULT_REG = "0b0";
    defparam mult_125.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_125.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_125.TOPOUTPUT_SELECT = "0b11";
    defparam mult_125.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_125.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_125.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_125.BOTOUTPUT_SELECT = "0b11";
    defparam mult_125.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_125.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_125.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_125.MODE_8x8 = "0b0";
    defparam mult_125.A_SIGNED = "0b0";
    defparam mult_125.B_SIGNED = "0b0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n49), .B(n58), 
            .C(n35), .D(n36), .Z(n61));
    defparam i29_4_lut.INIT = "0xfffe";
    FA2 add_142_3 (.A0(GND_net), .B0(n449[1]), .C0(n474[10]), .D0(n1499), 
        .CI0(n1499), .A1(GND_net), .B1(n449[2]), .C1(n474[11]), .D1(n3268), 
        .CI1(n3268), .CO0(n3268), .CO1(n1501), .S0(THRESHOLD_31__N_145[21]), 
        .S1(THRESHOLD_31__N_145[22]));
    defparam add_142_3.INIT0 = "0xc33c";
    defparam add_142_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@0(199[17],199[39])" *) LUT4 i1212_4_lut (.A(n61), 
            .B(n59), .C(n2262), .D(n2282), .Z(clkStrobe_N_213));
    defparam i1212_4_lut.INIT = "0x1000";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i31 (.D(n133[31]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[31]));
    defparam counter_120__i31.REGSET = "RESET";
    defparam counter_120__i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n1553), .CI0(n1553), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n3340), 
            .CI1(n3340), .CO0(n3340), .CO1(n1555), .S0(n133[9]), .S1(n133[10]));
    defparam counter_120_add_4_11.INIT0 = "0xc33c";
    defparam counter_120_add_4_11.INIT1 = "0xc33c";
    FA2 add_142_5 (.A0(GND_net), .B0(n449[3]), .C0(n474[12]), .D0(n1501), 
        .CI0(n1501), .A1(GND_net), .B1(n449[4]), .C1(n474[13]), .D1(n3274), 
        .CI1(n3274), .CO0(n3274), .CO1(n1503), .S0(THRESHOLD_31__N_145[23]), 
        .S1(THRESHOLD_31__N_145[24]));
    defparam add_142_5.INIT0 = "0xc33c";
    defparam add_142_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i30 (.D(n133[30]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[30]));
    defparam counter_120__i30.REGSET = "RESET";
    defparam counter_120__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i29 (.D(n133[29]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[29]));
    defparam counter_120__i29.REGSET = "RESET";
    defparam counter_120__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i28 (.D(n133[28]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[28]));
    defparam counter_120__i28.REGSET = "RESET";
    defparam counter_120__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i27 (.D(n133[27]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[27]));
    defparam counter_120__i27.REGSET = "RESET";
    defparam counter_120__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i26 (.D(n133[26]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[26]));
    defparam counter_120__i26.REGSET = "RESET";
    defparam counter_120__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i25 (.D(n133[25]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[25]));
    defparam counter_120__i25.REGSET = "RESET";
    defparam counter_120__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i24 (.D(n133[24]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[24]));
    defparam counter_120__i24.REGSET = "RESET";
    defparam counter_120__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i23 (.D(n133[23]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[23]));
    defparam counter_120__i23.REGSET = "RESET";
    defparam counter_120__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i22 (.D(n133[22]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[22]));
    defparam counter_120__i22.REGSET = "RESET";
    defparam counter_120__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i21 (.D(n133[21]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[21]));
    defparam counter_120__i21.REGSET = "RESET";
    defparam counter_120__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i20 (.D(n133[20]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[20]));
    defparam counter_120__i20.REGSET = "RESET";
    defparam counter_120__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i19 (.D(n133[19]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[19]));
    defparam counter_120__i19.REGSET = "RESET";
    defparam counter_120__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i18 (.D(n133[18]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[18]));
    defparam counter_120__i18.REGSET = "RESET";
    defparam counter_120__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i17 (.D(n133[17]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[17]));
    defparam counter_120__i17.REGSET = "RESET";
    defparam counter_120__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i16 (.D(n133[16]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[16]));
    defparam counter_120__i16.REGSET = "RESET";
    defparam counter_120__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i15 (.D(n133[15]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[15]));
    defparam counter_120__i15.REGSET = "RESET";
    defparam counter_120__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i14 (.D(n133[14]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[14]));
    defparam counter_120__i14.REGSET = "RESET";
    defparam counter_120__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i13 (.D(n133[13]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[13]));
    defparam counter_120__i13.REGSET = "RESET";
    defparam counter_120__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i12 (.D(n133[12]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[12]));
    defparam counter_120__i12.REGSET = "RESET";
    defparam counter_120__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i11 (.D(n133[11]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[11]));
    defparam counter_120__i11.REGSET = "RESET";
    defparam counter_120__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i10 (.D(n133[10]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[10]));
    defparam counter_120__i10.REGSET = "RESET";
    defparam counter_120__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i9 (.D(n133[9]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[9]));
    defparam counter_120__i9.REGSET = "RESET";
    defparam counter_120__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i8 (.D(n133[8]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[8]));
    defparam counter_120__i8.REGSET = "RESET";
    defparam counter_120__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i7 (.D(n133[7]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[7]));
    defparam counter_120__i7.REGSET = "RESET";
    defparam counter_120__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i6 (.D(n133[6]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[6]));
    defparam counter_120__i6.REGSET = "RESET";
    defparam counter_120__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i5 (.D(n133[5]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[5]));
    defparam counter_120__i5.REGSET = "RESET";
    defparam counter_120__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i4 (.D(n133[4]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[4]));
    defparam counter_120__i4.REGSET = "RESET";
    defparam counter_120__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i3 (.D(n133[3]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[3]));
    defparam counter_120__i3.REGSET = "RESET";
    defparam counter_120__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i2 (.D(n133[2]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[2]));
    defparam counter_120__i2.REGSET = "RESET";
    defparam counter_120__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(193[22],193[33])" *) FD1P3XZ counter_120__i1 (.D(n133[1]), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(done), .Q(counter[1]));
    defparam counter_120__i1.REGSET = "RESET";
    defparam counter_120__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n1555), .CI0(n1555), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n3343), 
            .CI1(n3343), .CO0(n3343), .CO1(n1557), .S0(n133[11]), .S1(n133[12]));
    defparam counter_120_add_4_13.INIT0 = "0xc33c";
    defparam counter_120_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n1557), .CI0(n1557), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n3346), 
            .CI1(n3346), .CO0(n3346), .CO1(n1559), .S0(n133[13]), .S1(n133[14]));
    defparam counter_120_add_4_15.INIT0 = "0xc33c";
    defparam counter_120_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n1559), .CI0(n1559), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n3349), 
            .CI1(n3349), .CO0(n3349), .CO1(n1561), .S0(n133[15]), .S1(n133[16]));
    defparam counter_120_add_4_17.INIT0 = "0xc33c";
    defparam counter_120_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n1561), .CI0(n1561), 
            .A1(GND_net), .B1(GND_net), .C1(counter[18]), .D1(n3352), 
            .CI1(n3352), .CO0(n3352), .CO1(n1563), .S0(n133[17]), .S1(n133[18]));
    defparam counter_120_add_4_19.INIT0 = "0xc33c";
    defparam counter_120_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n1563), .CI0(n1563), 
            .A1(GND_net), .B1(GND_net), .C1(counter[20]), .D1(n3355), 
            .CI1(n3355), .CO0(n3355), .CO1(n1565), .S0(n133[19]), .S1(n133[20]));
    defparam counter_120_add_4_21.INIT0 = "0xc33c";
    defparam counter_120_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n1565), .CI0(n1565), 
            .A1(GND_net), .B1(GND_net), .C1(counter[22]), .D1(n3358), 
            .CI1(n3358), .CO0(n3358), .CO1(n1567), .S0(n133[21]), .S1(n133[22]));
    defparam counter_120_add_4_23.INIT0 = "0xc33c";
    defparam counter_120_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n1567), .CI0(n1567), 
            .A1(GND_net), .B1(GND_net), .C1(counter[24]), .D1(n3361), 
            .CI1(n3361), .CO0(n3361), .CO1(n1569), .S0(n133[23]), .S1(n133[24]));
    defparam counter_120_add_4_25.INIT0 = "0xc33c";
    defparam counter_120_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n1569), .CI0(n1569), 
            .A1(GND_net), .B1(GND_net), .C1(counter[26]), .D1(n3364), 
            .CI1(n3364), .CO0(n3364), .CO1(n1571), .S0(n133[25]), .S1(n133[26]));
    defparam counter_120_add_4_27.INIT0 = "0xc33c";
    defparam counter_120_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n1571), .CI0(n1571), 
            .A1(GND_net), .B1(GND_net), .C1(counter[28]), .D1(n3367), 
            .CI1(n3367), .CO0(n3367), .CO1(n1573), .S0(n133[27]), .S1(n133[28]));
    defparam counter_120_add_4_29.INIT0 = "0xc33c";
    defparam counter_120_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n1573), .CI0(n1573), 
            .A1(GND_net), .B1(GND_net), .C1(counter[30]), .D1(n3370), 
            .CI1(n3370), .CO0(n3370), .CO1(n1575), .S0(n133[29]), .S1(n133[30]));
    defparam counter_120_add_4_31.INIT0 = "0xc33c";
    defparam counter_120_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@0(193[22],193[33])" *) FA2 counter_120_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n1575), .CI0(n1575), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n3373), .CI1(n3373), 
            .CO0(n3373), .S0(n133[31]));
    defparam counter_120_add_4_33.INIT0 = "0xc33c";
    defparam counter_120_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(THRESHOLD_31__N_145[11]), 
            .C1(VCC_net), .D1(n3247), .CI1(n3247), .CO0(n3247), .CO1(n1578), 
            .S1(THRESHOLD[11]));
    defparam sub_15_sub_3_add_2_1.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_1.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_3 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[12]), .C0(VCC_net), .D0(n1578), .CI0(n1578), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[13]), .C1(VCC_net), 
            .D1(n3250), .CI1(n3250), .CO0(n3250), .CO1(n1580), .S0(THRESHOLD[12]), 
            .S1(THRESHOLD[13]));
    defparam sub_15_sub_3_add_2_3.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_3.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_5 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[14]), .C0(VCC_net), .D0(n1580), .CI0(n1580), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[15]), .C1(VCC_net), 
            .D1(n3253), .CI1(n3253), .CO0(n3253), .CO1(n1582), .S0(THRESHOLD[14]), 
            .S1(THRESHOLD[15]));
    defparam sub_15_sub_3_add_2_5.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_5.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_7 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[16]), .C0(VCC_net), .D0(n1582), .CI0(n1582), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[17]), .C1(VCC_net), 
            .D1(n3256), .CI1(n3256), .CO0(n3256), .CO1(n1584), .S0(THRESHOLD[16]), 
            .S1(THRESHOLD[17]));
    defparam sub_15_sub_3_add_2_7.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_7.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_9 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[18]), .C0(VCC_net), .D0(n1584), .CI0(n1584), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[19]), .C1(VCC_net), 
            .D1(n3259), .CI1(n3259), .CO0(n3259), .CO1(n1586), .S0(THRESHOLD[18]), 
            .S1(THRESHOLD[19]));
    defparam sub_15_sub_3_add_2_9.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_9.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_11 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[20]), .C0(VCC_net), .D0(n1586), .CI0(n1586), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[21]), .C1(VCC_net), 
            .D1(n3262), .CI1(n3262), .CO0(n3262), .CO1(n1588), .S0(THRESHOLD[20]), 
            .S1(THRESHOLD[21]));
    defparam sub_15_sub_3_add_2_11.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_11.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_13 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[22]), .C0(VCC_net), .D0(n1588), .CI0(n1588), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[23]), .C1(VCC_net), 
            .D1(n3271), .CI1(n3271), .CO0(n3271), .CO1(n1590), .S0(THRESHOLD[22]), 
            .S1(THRESHOLD[23]));
    defparam sub_15_sub_3_add_2_13.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_13.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_15 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[24]), .C0(VCC_net), .D0(n1590), .CI0(n1590), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[25]), .C1(VCC_net), 
            .D1(n3277), .CI1(n3277), .CO0(n3277), .CO1(n1592), .S0(THRESHOLD[24]), 
            .S1(THRESHOLD[25]));
    defparam sub_15_sub_3_add_2_15.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_15.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_17 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[26]), .C0(VCC_net), .D0(n1592), .CI0(n1592), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[27]), .C1(VCC_net), 
            .D1(n3283), .CI1(n3283), .CO0(n3283), .CO1(n1594), .S0(THRESHOLD[26]), 
            .S1(THRESHOLD[27]));
    defparam sub_15_sub_3_add_2_17.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_17.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_19 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[28]), .C0(VCC_net), .D0(n1594), .CI0(n1594), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[29]), .C1(VCC_net), 
            .D1(n3289), .CI1(n3289), .CO0(n3289), .CO1(n1596), .S0(THRESHOLD[28]), 
            .S1(THRESHOLD[29]));
    defparam sub_15_sub_3_add_2_19.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_19.INIT1 = "0xc33c";
    (* lineinfo="@0(181[21],181[39])" *) FA2 sub_15_sub_3_add_2_21 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_145[30]), .C0(VCC_net), .D0(n1596), .CI0(n1596), 
            .A1(GND_net), .B1(THRESHOLD_31__N_145[31]), .C1(VCC_net), 
            .D1(n3295), .CI1(n3295), .CO0(n3295), .S0(THRESHOLD[30]), 
            .S1(THRESHOLD[31]));
    defparam sub_15_sub_3_add_2_21.INIT0 = "0xc33c";
    defparam sub_15_sub_3_add_2_21.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=50, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@0(198[12],200[5])" *) FD1P3XZ clkStrobe (.D(clkStrobe_N_213), 
            .SP(VCC_net_c), .CK(int_osc_c), .SR(GND_net_c), .Q(done));
    defparam clkStrobe.REGSET = "RESET";
    defparam clkStrobe.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module MCU_spi
//

module MCU_spi (input sdi_c, input VCC_net, output [47:0]newFlattenedMCUout, 
            input sck_c);
    
    (* is_clock=1, SET_AS_NETWORK="sck_c", lineinfo="@0(7[25],7[28])" *) wire sck_c;
    
    wire GND_net, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i47 (.D(newFlattenedMCUout[46]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[47]));
    defparam newFlattenedMCUout_i47.REGSET = "RESET";
    defparam newFlattenedMCUout_i47.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i46 (.D(newFlattenedMCUout[45]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[46]));
    defparam newFlattenedMCUout_i46.REGSET = "RESET";
    defparam newFlattenedMCUout_i46.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i45 (.D(newFlattenedMCUout[44]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[45]));
    defparam newFlattenedMCUout_i45.REGSET = "RESET";
    defparam newFlattenedMCUout_i45.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i44 (.D(newFlattenedMCUout[43]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[44]));
    defparam newFlattenedMCUout_i44.REGSET = "RESET";
    defparam newFlattenedMCUout_i44.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i43 (.D(newFlattenedMCUout[42]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[43]));
    defparam newFlattenedMCUout_i43.REGSET = "RESET";
    defparam newFlattenedMCUout_i43.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i42 (.D(newFlattenedMCUout[41]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[42]));
    defparam newFlattenedMCUout_i42.REGSET = "RESET";
    defparam newFlattenedMCUout_i42.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i41 (.D(newFlattenedMCUout[40]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[41]));
    defparam newFlattenedMCUout_i41.REGSET = "RESET";
    defparam newFlattenedMCUout_i41.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i40 (.D(newFlattenedMCUout[39]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[40]));
    defparam newFlattenedMCUout_i40.REGSET = "RESET";
    defparam newFlattenedMCUout_i40.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i39 (.D(newFlattenedMCUout[38]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[39]));
    defparam newFlattenedMCUout_i39.REGSET = "RESET";
    defparam newFlattenedMCUout_i39.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i38 (.D(newFlattenedMCUout[37]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[38]));
    defparam newFlattenedMCUout_i38.REGSET = "RESET";
    defparam newFlattenedMCUout_i38.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i37 (.D(newFlattenedMCUout[36]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[37]));
    defparam newFlattenedMCUout_i37.REGSET = "RESET";
    defparam newFlattenedMCUout_i37.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i36 (.D(newFlattenedMCUout[35]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[36]));
    defparam newFlattenedMCUout_i36.REGSET = "RESET";
    defparam newFlattenedMCUout_i36.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i35 (.D(newFlattenedMCUout[34]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[35]));
    defparam newFlattenedMCUout_i35.REGSET = "RESET";
    defparam newFlattenedMCUout_i35.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i34 (.D(newFlattenedMCUout[33]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[34]));
    defparam newFlattenedMCUout_i34.REGSET = "RESET";
    defparam newFlattenedMCUout_i34.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i33 (.D(newFlattenedMCUout[32]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[33]));
    defparam newFlattenedMCUout_i33.REGSET = "RESET";
    defparam newFlattenedMCUout_i33.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i32 (.D(newFlattenedMCUout[31]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[32]));
    defparam newFlattenedMCUout_i32.REGSET = "RESET";
    defparam newFlattenedMCUout_i32.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i31 (.D(newFlattenedMCUout[30]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[31]));
    defparam newFlattenedMCUout_i31.REGSET = "RESET";
    defparam newFlattenedMCUout_i31.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i30 (.D(newFlattenedMCUout[29]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[30]));
    defparam newFlattenedMCUout_i30.REGSET = "RESET";
    defparam newFlattenedMCUout_i30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i29 (.D(newFlattenedMCUout[28]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[29]));
    defparam newFlattenedMCUout_i29.REGSET = "RESET";
    defparam newFlattenedMCUout_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i28 (.D(newFlattenedMCUout[27]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[28]));
    defparam newFlattenedMCUout_i28.REGSET = "RESET";
    defparam newFlattenedMCUout_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i27 (.D(newFlattenedMCUout[26]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[27]));
    defparam newFlattenedMCUout_i27.REGSET = "RESET";
    defparam newFlattenedMCUout_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i26 (.D(newFlattenedMCUout[25]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[26]));
    defparam newFlattenedMCUout_i26.REGSET = "RESET";
    defparam newFlattenedMCUout_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i25 (.D(newFlattenedMCUout[24]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[25]));
    defparam newFlattenedMCUout_i25.REGSET = "RESET";
    defparam newFlattenedMCUout_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i24 (.D(newFlattenedMCUout[23]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[24]));
    defparam newFlattenedMCUout_i24.REGSET = "RESET";
    defparam newFlattenedMCUout_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i23 (.D(newFlattenedMCUout[22]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[23]));
    defparam newFlattenedMCUout_i23.REGSET = "RESET";
    defparam newFlattenedMCUout_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i22 (.D(newFlattenedMCUout[21]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[22]));
    defparam newFlattenedMCUout_i22.REGSET = "RESET";
    defparam newFlattenedMCUout_i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i21 (.D(newFlattenedMCUout[20]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[21]));
    defparam newFlattenedMCUout_i21.REGSET = "RESET";
    defparam newFlattenedMCUout_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i20 (.D(newFlattenedMCUout[19]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[20]));
    defparam newFlattenedMCUout_i20.REGSET = "RESET";
    defparam newFlattenedMCUout_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i19 (.D(newFlattenedMCUout[18]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[19]));
    defparam newFlattenedMCUout_i19.REGSET = "RESET";
    defparam newFlattenedMCUout_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i18 (.D(newFlattenedMCUout[17]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[18]));
    defparam newFlattenedMCUout_i18.REGSET = "RESET";
    defparam newFlattenedMCUout_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i17 (.D(newFlattenedMCUout[16]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[17]));
    defparam newFlattenedMCUout_i17.REGSET = "RESET";
    defparam newFlattenedMCUout_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i16 (.D(newFlattenedMCUout[15]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[16]));
    defparam newFlattenedMCUout_i16.REGSET = "RESET";
    defparam newFlattenedMCUout_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i15 (.D(newFlattenedMCUout[14]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[15]));
    defparam newFlattenedMCUout_i15.REGSET = "RESET";
    defparam newFlattenedMCUout_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i14 (.D(newFlattenedMCUout[13]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[14]));
    defparam newFlattenedMCUout_i14.REGSET = "RESET";
    defparam newFlattenedMCUout_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i13 (.D(newFlattenedMCUout[12]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[13]));
    defparam newFlattenedMCUout_i13.REGSET = "RESET";
    defparam newFlattenedMCUout_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i12 (.D(newFlattenedMCUout[11]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[12]));
    defparam newFlattenedMCUout_i12.REGSET = "RESET";
    defparam newFlattenedMCUout_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i11 (.D(newFlattenedMCUout[10]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[11]));
    defparam newFlattenedMCUout_i11.REGSET = "RESET";
    defparam newFlattenedMCUout_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i10 (.D(newFlattenedMCUout[9]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[10]));
    defparam newFlattenedMCUout_i10.REGSET = "RESET";
    defparam newFlattenedMCUout_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i9 (.D(newFlattenedMCUout[8]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[9]));
    defparam newFlattenedMCUout_i9.REGSET = "RESET";
    defparam newFlattenedMCUout_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i8 (.D(newFlattenedMCUout[7]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[8]));
    defparam newFlattenedMCUout_i8.REGSET = "RESET";
    defparam newFlattenedMCUout_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i7 (.D(newFlattenedMCUout[6]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[7]));
    defparam newFlattenedMCUout_i7.REGSET = "RESET";
    defparam newFlattenedMCUout_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i6 (.D(newFlattenedMCUout[5]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[6]));
    defparam newFlattenedMCUout_i6.REGSET = "RESET";
    defparam newFlattenedMCUout_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i5 (.D(newFlattenedMCUout[4]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[5]));
    defparam newFlattenedMCUout_i5.REGSET = "RESET";
    defparam newFlattenedMCUout_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i4 (.D(newFlattenedMCUout[3]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[4]));
    defparam newFlattenedMCUout_i4.REGSET = "RESET";
    defparam newFlattenedMCUout_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i3 (.D(newFlattenedMCUout[2]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[3]));
    defparam newFlattenedMCUout_i3.REGSET = "RESET";
    defparam newFlattenedMCUout_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i2 (.D(newFlattenedMCUout[1]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[2]));
    defparam newFlattenedMCUout_i2.REGSET = "RESET";
    defparam newFlattenedMCUout_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) FD1P3XZ newFlattenedMCUout_i1 (.D(newFlattenedMCUout[0]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[1]));
    defparam newFlattenedMCUout_i1.REGSET = "RESET";
    defparam newFlattenedMCUout_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@0(63[12],65[5])" *) IOL_B newFlattenedMCUout_i0 (.PADDI(sdi_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(sck_c), .OUTCLK(GND_net), .DI0(newFlattenedMCUout[0]));
    defparam newFlattenedMCUout_i0.LATCHIN = "NONE_REG";
    defparam newFlattenedMCUout_i0.DDROUT = "NO";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule
