{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583811945641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583811945641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 23:45:45 2020 " "Processing started: Mon Mar 09 23:45:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583811945641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583811945641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583811945641 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583811945964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811945998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811945998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811946000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811946002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 9 9 " "Found 9 design units, including 9 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_stage_cell " "Found entity 1: bit_stage_cell" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteen_bit_carry_adder " "Found entity 3: sixteen_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "4 thirtytwo_bit_carry_adder " "Found entity 4: thirtytwo_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "5 thirtytwo_bit_twos_complement " "Found entity 5: thirtytwo_bit_twos_complement" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirtytwo_bit_subtractor " "Found entity 6: thirtytwo_bit_subtractor" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirtytwo_bit_booth_algorithm " "Found entity 7: thirtytwo_bit_booth_algorithm" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "8 nonrestoring_divison_algo " "Found entity 8: nonrestoring_divison_algo" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811946004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q REG32_MDR.v(25) " "Verilog HDL Declaration information at REG32_MDR.v(25): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583811946006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_mdr.v 3 3 " "Found 3 design units, including 3 entities, in source file reg32_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946006 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reg64 " "Found entity 2: Reg64" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946006 ""} { "Info" "ISGN_ENTITY_NAME" "3 mdr_reg " "Found entity 3: mdr_reg" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811946006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583811946008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583811946008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583811946042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:HI " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:HI\"" {  } { { "Datapath.v" "HI" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946047 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q REG32_MDR.v(3) " "Verilog HDL Always Construct warning at REG32_MDR.v(3): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] REG32_MDR.v(3) " "Inferred latch for \"Q\[0\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] REG32_MDR.v(3) " "Inferred latch for \"Q\[1\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] REG32_MDR.v(3) " "Inferred latch for \"Q\[2\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] REG32_MDR.v(3) " "Inferred latch for \"Q\[3\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] REG32_MDR.v(3) " "Inferred latch for \"Q\[4\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] REG32_MDR.v(3) " "Inferred latch for \"Q\[5\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] REG32_MDR.v(3) " "Inferred latch for \"Q\[6\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] REG32_MDR.v(3) " "Inferred latch for \"Q\[7\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] REG32_MDR.v(3) " "Inferred latch for \"Q\[8\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] REG32_MDR.v(3) " "Inferred latch for \"Q\[9\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] REG32_MDR.v(3) " "Inferred latch for \"Q\[10\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] REG32_MDR.v(3) " "Inferred latch for \"Q\[11\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] REG32_MDR.v(3) " "Inferred latch for \"Q\[12\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] REG32_MDR.v(3) " "Inferred latch for \"Q\[13\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] REG32_MDR.v(3) " "Inferred latch for \"Q\[14\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946048 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] REG32_MDR.v(3) " "Inferred latch for \"Q\[15\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] REG32_MDR.v(3) " "Inferred latch for \"Q\[16\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] REG32_MDR.v(3) " "Inferred latch for \"Q\[17\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] REG32_MDR.v(3) " "Inferred latch for \"Q\[18\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] REG32_MDR.v(3) " "Inferred latch for \"Q\[19\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] REG32_MDR.v(3) " "Inferred latch for \"Q\[20\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] REG32_MDR.v(3) " "Inferred latch for \"Q\[21\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] REG32_MDR.v(3) " "Inferred latch for \"Q\[22\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] REG32_MDR.v(3) " "Inferred latch for \"Q\[23\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] REG32_MDR.v(3) " "Inferred latch for \"Q\[24\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] REG32_MDR.v(3) " "Inferred latch for \"Q\[25\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] REG32_MDR.v(3) " "Inferred latch for \"Q\[26\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] REG32_MDR.v(3) " "Inferred latch for \"Q\[27\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] REG32_MDR.v(3) " "Inferred latch for \"Q\[28\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] REG32_MDR.v(3) " "Inferred latch for \"Q\[29\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] REG32_MDR.v(3) " "Inferred latch for \"Q\[30\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] REG32_MDR.v(3) " "Inferred latch for \"Q\[31\]\" at REG32_MDR.v(3)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946049 "|dataPath|Reg32:HI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:Z " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:Z\"" {  } { { "Datapath.v" "Z" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946051 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q REG32_MDR.v(15) " "Verilog HDL Always Construct warning at REG32_MDR.v(15): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583811946052 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] REG32_MDR.v(15) " "Inferred latch for \"Q\[0\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946052 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] REG32_MDR.v(15) " "Inferred latch for \"Q\[1\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] REG32_MDR.v(15) " "Inferred latch for \"Q\[2\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] REG32_MDR.v(15) " "Inferred latch for \"Q\[3\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] REG32_MDR.v(15) " "Inferred latch for \"Q\[4\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] REG32_MDR.v(15) " "Inferred latch for \"Q\[5\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] REG32_MDR.v(15) " "Inferred latch for \"Q\[6\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] REG32_MDR.v(15) " "Inferred latch for \"Q\[7\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] REG32_MDR.v(15) " "Inferred latch for \"Q\[8\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] REG32_MDR.v(15) " "Inferred latch for \"Q\[9\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] REG32_MDR.v(15) " "Inferred latch for \"Q\[10\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] REG32_MDR.v(15) " "Inferred latch for \"Q\[11\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] REG32_MDR.v(15) " "Inferred latch for \"Q\[12\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] REG32_MDR.v(15) " "Inferred latch for \"Q\[13\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] REG32_MDR.v(15) " "Inferred latch for \"Q\[14\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] REG32_MDR.v(15) " "Inferred latch for \"Q\[15\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] REG32_MDR.v(15) " "Inferred latch for \"Q\[16\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] REG32_MDR.v(15) " "Inferred latch for \"Q\[17\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] REG32_MDR.v(15) " "Inferred latch for \"Q\[18\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] REG32_MDR.v(15) " "Inferred latch for \"Q\[19\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] REG32_MDR.v(15) " "Inferred latch for \"Q\[20\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] REG32_MDR.v(15) " "Inferred latch for \"Q\[21\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] REG32_MDR.v(15) " "Inferred latch for \"Q\[22\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] REG32_MDR.v(15) " "Inferred latch for \"Q\[23\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] REG32_MDR.v(15) " "Inferred latch for \"Q\[24\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] REG32_MDR.v(15) " "Inferred latch for \"Q\[25\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] REG32_MDR.v(15) " "Inferred latch for \"Q\[26\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] REG32_MDR.v(15) " "Inferred latch for \"Q\[27\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] REG32_MDR.v(15) " "Inferred latch for \"Q\[28\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] REG32_MDR.v(15) " "Inferred latch for \"Q\[29\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946053 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] REG32_MDR.v(15) " "Inferred latch for \"Q\[30\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] REG32_MDR.v(15) " "Inferred latch for \"Q\[31\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] REG32_MDR.v(15) " "Inferred latch for \"Q\[32\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] REG32_MDR.v(15) " "Inferred latch for \"Q\[33\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] REG32_MDR.v(15) " "Inferred latch for \"Q\[34\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] REG32_MDR.v(15) " "Inferred latch for \"Q\[35\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] REG32_MDR.v(15) " "Inferred latch for \"Q\[36\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] REG32_MDR.v(15) " "Inferred latch for \"Q\[37\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] REG32_MDR.v(15) " "Inferred latch for \"Q\[38\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] REG32_MDR.v(15) " "Inferred latch for \"Q\[39\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] REG32_MDR.v(15) " "Inferred latch for \"Q\[40\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] REG32_MDR.v(15) " "Inferred latch for \"Q\[41\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] REG32_MDR.v(15) " "Inferred latch for \"Q\[42\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] REG32_MDR.v(15) " "Inferred latch for \"Q\[43\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] REG32_MDR.v(15) " "Inferred latch for \"Q\[44\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] REG32_MDR.v(15) " "Inferred latch for \"Q\[45\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] REG32_MDR.v(15) " "Inferred latch for \"Q\[46\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] REG32_MDR.v(15) " "Inferred latch for \"Q\[47\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] REG32_MDR.v(15) " "Inferred latch for \"Q\[48\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] REG32_MDR.v(15) " "Inferred latch for \"Q\[49\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] REG32_MDR.v(15) " "Inferred latch for \"Q\[50\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] REG32_MDR.v(15) " "Inferred latch for \"Q\[51\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] REG32_MDR.v(15) " "Inferred latch for \"Q\[52\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] REG32_MDR.v(15) " "Inferred latch for \"Q\[53\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] REG32_MDR.v(15) " "Inferred latch for \"Q\[54\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] REG32_MDR.v(15) " "Inferred latch for \"Q\[55\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] REG32_MDR.v(15) " "Inferred latch for \"Q\[56\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946054 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] REG32_MDR.v(15) " "Inferred latch for \"Q\[57\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] REG32_MDR.v(15) " "Inferred latch for \"Q\[58\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] REG32_MDR.v(15) " "Inferred latch for \"Q\[59\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] REG32_MDR.v(15) " "Inferred latch for \"Q\[60\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] REG32_MDR.v(15) " "Inferred latch for \"Q\[61\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] REG32_MDR.v(15) " "Inferred latch for \"Q\[62\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] REG32_MDR.v(15) " "Inferred latch for \"Q\[63\]\" at REG32_MDR.v(15)" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946055 "|dataPath|Reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Mux MD_Mux:md_mux " "Elaborating entity \"MD_Mux\" for hierarchy \"MD_Mux:md_mux\"" {  } { { "Datapath.v" "md_mux" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:BusMux_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:BusMux_encoder\"" {  } { { "Datapath.v" "BusMux_encoder" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946070 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelectOut encoder_32_to_5.v(5) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable \"SelectOut\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[0\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[0\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[1\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[1\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[2\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[2\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[3\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[3\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[4\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[4\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946071 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_to_1 Mux_32_to_1:Bus_Mux " "Elaborating entity \"Mux_32_to_1\" for hierarchy \"Mux_32_to_1:Bus_Mux\"" {  } { { "Datapath.v" "Bus_Mux" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946072 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux_32_to_1.v(7) " "Verilog HDL Case Statement warning at Mux_32_to_1.v(7): incomplete case statement has no default case item" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut Mux_32_to_1.v(7) " "Verilog HDL Always Construct warning at Mux_32_to_1.v(7): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[0\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[1\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[2\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[3\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[4\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[5\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946074 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[6\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[7\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[8\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[9\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[10\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[11\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[12\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[13\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[14\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[15\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[16\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[17\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[18\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[19\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[20\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[21\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[22\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[23\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[24\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[25\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[26\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[27\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[28\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[29\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[30\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] Mux_32_to_1.v(7) " "Inferred latch for \"BusMuxOut\[31\]\" at Mux_32_to_1.v(7)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583811946075 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_twos_complement alu:Alu\|thirtytwo_bit_twos_complement:c " "Elaborating entity \"thirtytwo_bit_twos_complement\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\"" {  } { { "ALU.v" "c" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb " "Elaborating entity \"thirtytwo_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\"" {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0 " "Elaborating entity \"sixteen_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\"" {  } { { "ALU.v" "s0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0 " "Elaborating entity \"four_bit_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\"" {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_stage_cell alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0 " "Elaborating entity \"bit_stage_cell\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0\"" {  } { { "ALU.v" "b0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_subtractor alu:Alu\|thirtytwo_bit_subtractor:s " "Elaborating entity \"thirtytwo_bit_subtractor\" for hierarchy \"alu:Alu\|thirtytwo_bit_subtractor:s\"" {  } { { "ALU.v" "s" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_booth_algorithm alu:Alu\|thirtytwo_bit_booth_algorithm:m " "Elaborating entity \"thirtytwo_bit_booth_algorithm\" for hierarchy \"alu:Alu\|thirtytwo_bit_booth_algorithm:m\"" {  } { { "ALU.v" "m" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946370 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(122) " "Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583811946735 "|dataPath|alu:Alu|thirtytwo_bit_booth_algorithm:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonrestoring_divison_algo alu:Alu\|nonrestoring_divison_algo:d " "Elaborating entity \"nonrestoring_divison_algo\" for hierarchy \"alu:Alu\|nonrestoring_divison_algo:d\"" {  } { { "ALU.v" "d" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583811946858 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ttb 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ttb\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1583811947085 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1583811947264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg " "Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1583811947415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583811947441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 23:45:47 2020 " "Processing ended: Mon Mar 09 23:45:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583811947441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583811947441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583811947441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583811947441 ""}
