// Seed: 1523377174
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri1 id_13,
    output uwire id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17
    , id_29,
    input wire id_18,
    output wand id_19,
    input tri0 id_20,
    output supply0 id_21,
    input supply1 id_22,
    output tri1 id_23,
    input wor id_24,
    input wand id_25,
    output tri1 id_26,
    input wand id_27
);
  always id_29[1][-1] = id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output logic id_14,
    input wand id_15
);
  always id_14 <= 1;
  logic id_17;
  always
    if (-1'b0) return 1'h0;
    else id_17 = id_10;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_1,
      id_3,
      id_8,
      id_3,
      id_3,
      id_7,
      id_9,
      id_3,
      id_3,
      id_0,
      id_3,
      id_12,
      id_2,
      id_7,
      id_5,
      id_3,
      id_12,
      id_3,
      id_15,
      id_3,
      id_0,
      id_0,
      id_3,
      id_6
  );
  assign modCall_1.id_15 = 0;
endmodule
