#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaae375cdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaae3747dc0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaae375cdb0;
 .timescale 0 0;
v0xaaaae370fde0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaae3747dc0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaae370fde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaae36ac590 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaae3781500_0 .var/2s "c", 31 0;
v0xaaaae3781600_0 .var "clock", 0 0;
v0xaaaae37816c0_0 .var/2s "col_i", 31 0;
v0xaaaae3781790_0 .var "core_executing", 0 0;
v0xaaaae3781850_0 .var/2u "cycle_count", 63 0;
v0xaaaae3781980_0 .net "done", 0 0, L_0xaaaae37a14d0;  1 drivers
v0xaaaae3781a20_0 .var/2s "fd", 31 0;
v0xaaaae3781ae0_0 .net "mem_ack_out", 0 0, L_0xaaaae37a1350;  1 drivers
v0xaaaae3781bb0_0 .net "mem_busy_out", 0 0, L_0xaaaae37a1410;  1 drivers
v0xaaaae3781c80_0 .var "pad_en", 0 0;
v0xaaaae3781d20_0 .var "partial_row_vec", 31 0;
v0xaaaae3781dc0_0 .var "reset", 0 0;
v0xaaaae3781e60_0 .var/2s "row_i", 31 0;
v0xaaaae3781f40_0 .var "run", 0 0;
v0xaaaae3781fe0_0 .net "tb_col_addr_dbg", 7 0, L_0xaaaae3782890;  1 drivers
v0xaaaae37820a0_0 .var "tb_packet", 50 0;
v0xaaaae3782190_0 .net "tb_partial_vec_dbg", 31 0, L_0xaaaae3782930;  1 drivers
v0xaaaae3782360_0 .net "tb_read_en_dbg", 0 0, L_0xaaaae3782b00;  1 drivers
v0xaaaae3782420_0 .net "tb_row_addr_dbg", 7 0, L_0xaaaae3782770;  1 drivers
v0xaaaae3782500_0 .net "tb_staging_dbg", 0 0, L_0xaaaae3782bd0;  1 drivers
v0xaaaae37825c0_0 .net "tb_write_en_dbg", 0 0, L_0xaaaae3782a00;  1 drivers
v0xaaaae3782680_0 .net/2s "updates", 31 0, v0xaaaae3780890_0;  1 drivers
E_0xaaaae363cc80 .event posedge, v0xaaaae377f150_0;
L_0xaaaae3782770 .part v0xaaaae37820a0_0, 43, 8;
L_0xaaaae3782890 .part v0xaaaae37820a0_0, 3, 8;
L_0xaaaae3782930 .part v0xaaaae37820a0_0, 11, 32;
L_0xaaaae3782a00 .part v0xaaaae37820a0_0, 2, 1;
L_0xaaaae3782b00 .part v0xaaaae37820a0_0, 1, 1;
L_0xaaaae3782bd0 .part v0xaaaae37820a0_0, 0, 1;
S_0xaaaae36acf00 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaae36ac590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 51 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaaae37a1350 .functor BUFZ 1, L_0xaaaae37a0e10, C4<0>, C4<0>, C4<0>;
L_0xaaaae37a1410 .functor BUFZ 1, L_0xaaaae37a0bc0, C4<0>, C4<0>, C4<0>;
v0xaaaae377d820_0 .net *"_ivl_100", 31 0, L_0xaaaae37a17b0;  1 drivers
v0xaaaae377d920_0 .net *"_ivl_101", 31 0, L_0xaaaae37a1960;  1 drivers
v0xaaaae377da00_0 .net *"_ivl_106", 0 0, L_0xaaaae37a1d50;  1 drivers
v0xaaaae377daf0_0 .net *"_ivl_108", 7 0, L_0xaaaae37a2000;  1 drivers
v0xaaaae377dbd0_0 .net *"_ivl_109", 7 0, L_0xaaaae37a1af0;  1 drivers
v0xaaaae377dcb0_0 .net *"_ivl_114", 0 0, L_0xaaaae37a2400;  1 drivers
v0xaaaae377dd90_0 .net *"_ivl_116", 7 0, L_0xaaaae37a24a0;  1 drivers
v0xaaaae377de70_0 .net *"_ivl_117", 7 0, L_0xaaaae37a2690;  1 drivers
v0xaaaae377df50_0 .net *"_ivl_122", 0 0, L_0xaaaae37a2a60;  1 drivers
v0xaaaae377e030_0 .net *"_ivl_124", 0 0, L_0xaaaae37a2b00;  1 drivers
v0xaaaae377e110_0 .net *"_ivl_126", 0 0, L_0xaaaae37a2d10;  1 drivers
v0xaaaae377e1d0_0 .net *"_ivl_128", 0 0, L_0xaaaae37a2db0;  1 drivers
L_0xffff922d6068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae377e2b0_0 .net/2u *"_ivl_129", 0 0, L_0xffff922d6068;  1 drivers
v0xaaaae377e390_0 .net *"_ivl_131", 0 0, L_0xaaaae37a2fd0;  1 drivers
v0xaaaae377e470_0 .net *"_ivl_136", 0 0, L_0xaaaae37a3480;  1 drivers
v0xaaaae377e550_0 .net *"_ivl_138", 0 0, L_0xaaaae37a3520;  1 drivers
v0xaaaae377e630_0 .net *"_ivl_140", 0 0, L_0xaaaae37a3760;  1 drivers
v0xaaaae377e800_0 .net *"_ivl_142", 0 0, L_0xaaaae37a3800;  1 drivers
L_0xffff922d60b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae377e8e0_0 .net/2u *"_ivl_143", 0 0, L_0xffff922d60b0;  1 drivers
v0xaaaae377e9c0_0 .net *"_ivl_145", 0 0, L_0xaaaae37a3b60;  1 drivers
L_0xffff922d6020 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae377eaa0_0 .net/2s *"_ivl_93", 31 0, L_0xffff922d6020;  1 drivers
v0xaaaae377eb80_0 .net *"_ivl_98", 0 0, L_0xaaaae37a1710;  1 drivers
v0xaaaae377ec60_0 .net "ack", 0 0, L_0xaaaae37a0e10;  1 drivers
v0xaaaae377ed00_0 .var/2s "add_i", 31 0;
v0xaaaae377ede0_0 .net/2s "arb_i", 31 0, v0xaaaae3763c70_0;  1 drivers
v0xaaaae377eea0_0 .net "bank_partial_vec_out", 31 0, L_0xaaaae37a1100;  1 drivers
v0xaaaae377ef40_0 .net "busy", 0 0, L_0xaaaae37a0bc0;  1 drivers
v0xaaaae377efe0_0 .net "clock", 0 0, v0xaaaae3781600_0;  1 drivers
v0xaaaae377f080_0 .net "col_addr_in", 7 0, L_0xaaaae37a27c0;  1 drivers
v0xaaaae377f150_0 .net "done_out", 0 0, L_0xaaaae37a14d0;  alias, 1 drivers
v0xaaaae377f1f0_0 .var "final_sum", 0 0;
v0xaaaae377f2b0_0 .net "gnt", 5 0, v0xaaaae36c4c40_0;  1 drivers
v0xaaaae377f3a0_0 .net "mach_changed_out", 5 0, L_0xaaaae379fe50;  1 drivers
v0xaaaae377f670 .array "mach_col_addr_out", 0 5;
v0xaaaae377f670_0 .net v0xaaaae377f670 0, 7 0, v0xaaaae3765880_0; 1 drivers
v0xaaaae377f670_1 .net v0xaaaae377f670 1, 7 0, v0xaaaae37692b0_0; 1 drivers
v0xaaaae377f670_2 .net v0xaaaae377f670 2, 7 0, v0xaaaae376d0b0_0; 1 drivers
v0xaaaae377f670_3 .net v0xaaaae377f670 3, 7 0, v0xaaaae3770ee0_0; 1 drivers
v0xaaaae377f670_4 .net v0xaaaae377f670 4, 7 0, v0xaaaae3774c30_0; 1 drivers
v0xaaaae377f670_5 .net v0xaaaae377f670 5, 7 0, v0xaaaae3778af0_0; 1 drivers
v0xaaaae377f850_0 .net "mach_done_out", 5 0, L_0xaaaae379ffd0;  1 drivers
v0xaaaae377f8f0 .array "mach_partial_vec_out", 0 5;
v0xaaaae377f8f0_0 .net v0xaaaae377f8f0 0, 31 0, L_0xaaaae3794030; 1 drivers
v0xaaaae377f8f0_1 .net v0xaaaae377f8f0 1, 31 0, L_0xaaaae3796270; 1 drivers
v0xaaaae377f8f0_2 .net v0xaaaae377f8f0 2, 31 0, L_0xaaaae3798440; 1 drivers
v0xaaaae377f8f0_3 .net v0xaaaae377f8f0 3, 31 0, L_0xaaaae379a8f0; 1 drivers
v0xaaaae377f8f0_4 .net v0xaaaae377f8f0 4, 31 0, L_0xaaaae379cb80; 1 drivers
v0xaaaae377f8f0_5 .net v0xaaaae377f8f0 5, 31 0, L_0xaaaae379ee60; 1 drivers
v0xaaaae377faf0_0 .net "mach_read_en", 5 0, L_0xaaaae37a0230;  1 drivers
v0xaaaae377fb90 .array "mach_row_addr_out", 0 5;
v0xaaaae377fb90_0 .net v0xaaaae377fb90 0, 7 0, L_0xaaaae3794880; 1 drivers
v0xaaaae377fb90_1 .net v0xaaaae377fb90 1, 7 0, L_0xaaaae3796c20; 1 drivers
v0xaaaae377fb90_2 .net v0xaaaae377fb90 2, 7 0, L_0xaaaae3798d70; 1 drivers
v0xaaaae377fb90_3 .net v0xaaaae377fb90 3, 7 0, L_0xaaaae379b220; 1 drivers
v0xaaaae377fb90_4 .net v0xaaaae377fb90 4, 7 0, L_0xaaaae379d420; 1 drivers
v0xaaaae377fb90_5 .net v0xaaaae377fb90 5, 7 0, L_0xaaaae379f790; 1 drivers
v0xaaaae377fd90_0 .net "mach_write_en", 5 0, L_0xaaaae37a00a0;  1 drivers
v0xaaaae377fe30_0 .net "mem_ack_out", 0 0, L_0xaaaae37a1350;  alias, 1 drivers
v0xaaaae377fed0_0 .net "mem_busy_out", 0 0, L_0xaaaae37a1410;  alias, 1 drivers
v0xaaaae377ff70_0 .net "pad_en", 0 0, v0xaaaae3781c80_0;  1 drivers
v0xaaaae3780040_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1a50;  1 drivers
v0xaaaae3780110_0 .var "re_run", 0 0;
v0xaaaae37801b0_0 .net "read_en", 0 0, L_0xaaaae37a3160;  1 drivers
v0xaaaae3780280_0 .net "reqs", 5 0, L_0xaaaae379da20;  1 drivers
v0xaaaae3780350_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  1 drivers
v0xaaaae37803f0_0 .net "row_addr_in", 7 0, L_0xaaaae37a21d0;  1 drivers
v0xaaaae37804e0_0 .net "run_in", 0 0, v0xaaaae3781f40_0;  1 drivers
v0xaaaae3780580_0 .var "run_started", 0 0;
v0xaaaae3780620_0 .net "tb_packet_in", 50 0, v0xaaaae37820a0_0;  1 drivers
v0xaaaae37806c0 .array "updates", 0 5;
v0xaaaae37806c0_0 .net/2s v0xaaaae37806c0 0, 31 0, v0xaaaae3766d40_0; 1 drivers
v0xaaaae37806c0_1 .net/2s v0xaaaae37806c0 1, 31 0, v0xaaaae376a9d0_0; 1 drivers
v0xaaaae37806c0_2 .net/2s v0xaaaae37806c0 2, 31 0, v0xaaaae376e7a0_0; 1 drivers
v0xaaaae37806c0_3 .net/2s v0xaaaae37806c0 3, 31 0, v0xaaaae37725d0_0; 1 drivers
v0xaaaae37806c0_4 .net/2s v0xaaaae37806c0 4, 31 0, v0xaaaae3776320_0; 1 drivers
v0xaaaae37806c0_5 .net/2s v0xaaaae37806c0 5, 31 0, v0xaaaae377a1e0_0; 1 drivers
v0xaaaae3780890_0 .var/2s "updates_out", 31 0;
v0xaaaae3780930_0 .net "write_en", 0 0, L_0xaaaae37a3cf0;  1 drivers
L_0xaaaae3792d50 .part L_0xaaaae37a00a0, 0, 1;
L_0xaaaae3792e50 .part L_0xaaaae37a0230, 0, 1;
L_0xaaaae3794b30 .part v0xaaaae36c4c40_0, 0, 1;
L_0xaaaae3794c70 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae3795020 .part L_0xaaaae37a00a0, 1, 1;
L_0xaaaae3795110 .part L_0xaaaae37a0230, 1, 1;
L_0xaaaae3796e40 .part v0xaaaae36c4c40_0, 1, 1;
L_0xaaaae3796fc0 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae3797260 .part L_0xaaaae37a00a0, 2, 1;
L_0xaaaae3797300 .part L_0xaaaae37a0230, 2, 1;
L_0xaaaae37990b0 .part v0xaaaae36c4c40_0, 2, 1;
L_0xaaaae37991e0 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae3799450 .part L_0xaaaae37a00a0, 3, 1;
L_0xaaaae3799580 .part L_0xaaaae37a0230, 3, 1;
L_0xaaaae379b560 .part v0xaaaae36c4c40_0, 3, 1;
L_0xaaaae379b600 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae379b8e0 .part L_0xaaaae37a00a0, 4, 1;
L_0xaaaae379b980 .part L_0xaaaae37a0230, 4, 1;
L_0xaaaae379d6d0 .part v0xaaaae36c4c40_0, 4, 1;
L_0xaaaae379d770 .part v0xaaaae37820a0_0, 0, 1;
LS_0xaaaae379da20_0_0 .concat8 [ 1 1 1 1], L_0xaaaae36f32b0, L_0xaaaae3795240, L_0xaaaae3797400, L_0xaaaae3799280;
LS_0xaaaae379da20_0_4 .concat8 [ 1 1 0 0], L_0xaaaae379bac0, L_0xaaaae379dea0;
L_0xaaaae379da20 .concat8 [ 4 2 0 0], LS_0xaaaae379da20_0_0, LS_0xaaaae379da20_0_4;
L_0xaaaae379dca0 .part L_0xaaaae37a00a0, 5, 1;
L_0xaaaae379de00 .part L_0xaaaae37a0230, 5, 1;
L_0xaaaae379fa40 .part v0xaaaae36c4c40_0, 5, 1;
L_0xaaaae379fbb0 .part v0xaaaae37820a0_0, 0, 1;
LS_0xaaaae379fe50_0_0 .concat8 [ 1 1 1 1], v0xaaaae3765720_0, v0xaaaae3769150_0, v0xaaaae376cf50_0, v0xaaaae3770d80_0;
LS_0xaaaae379fe50_0_4 .concat8 [ 1 1 0 0], v0xaaaae3774ad0_0, v0xaaaae3778990_0;
L_0xaaaae379fe50 .concat8 [ 4 2 0 0], LS_0xaaaae379fe50_0_0, LS_0xaaaae379fe50_0_4;
LS_0xaaaae379ffd0_0_0 .concat8 [ 1 1 1 1], L_0xaaaae3793070, L_0xaaaae37953f0, L_0xaaaae3797560, L_0xaaaae37997d0;
LS_0xaaaae379ffd0_0_4 .concat8 [ 1 1 0 0], L_0xaaaae379bc70, L_0xaaaae379e0a0;
L_0xaaaae379ffd0 .concat8 [ 4 2 0 0], LS_0xaaaae379ffd0_0_0, LS_0xaaaae379ffd0_0_4;
LS_0xaaaae37a00a0_0_0 .concat8 [ 1 1 1 1], L_0xaaaae3793bc0, L_0xaaaae3795e00, L_0xaaaae3797fd0, L_0xaaaae379a270;
LS_0xaaaae37a00a0_0_4 .concat8 [ 1 1 0 0], L_0xaaaae379c710, L_0xaaaae379e9f0;
L_0xaaaae37a00a0 .concat8 [ 4 2 0 0], LS_0xaaaae37a00a0_0_0, LS_0xaaaae37a00a0_0_4;
LS_0xaaaae37a0230_0_0 .concat8 [ 1 1 1 1], L_0xaaaae3793880, L_0xaaaae3795a90, L_0xaaaae3797c60, L_0xaaaae3799f00;
LS_0xaaaae37a0230_0_4 .concat8 [ 1 1 0 0], L_0xaaaae379c3a0, L_0xaaaae379e680;
L_0xaaaae37a0230 .concat8 [ 4 2 0 0], LS_0xaaaae37a0230_0_0, LS_0xaaaae37a0230_0_4;
L_0xaaaae37a14d0 .cmp/eq 32, v0xaaaae377ed00_0, L_0xffff922d6020;
L_0xaaaae37a1710 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae37a17b0 .part v0xaaaae37820a0_0, 11, 32;
L_0xaaaae37a1960 .array/port v0xaaaae377f8f0, v0xaaaae3763c70_0;
L_0xaaaae37a1a50 .functor MUXZ 32, L_0xaaaae37a1960, L_0xaaaae37a17b0, L_0xaaaae37a1710, C4<>;
L_0xaaaae37a1d50 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae37a2000 .part v0xaaaae37820a0_0, 43, 8;
L_0xaaaae37a1af0 .array/port v0xaaaae377fb90, v0xaaaae3763c70_0;
L_0xaaaae37a21d0 .functor MUXZ 8, L_0xaaaae37a1af0, L_0xaaaae37a2000, L_0xaaaae37a1d50, C4<>;
L_0xaaaae37a2400 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae37a24a0 .part v0xaaaae37820a0_0, 3, 8;
L_0xaaaae37a2690 .array/port v0xaaaae377f670, v0xaaaae3763c70_0;
L_0xaaaae37a27c0 .functor MUXZ 8, L_0xaaaae37a2690, L_0xaaaae37a24a0, L_0xaaaae37a2400, C4<>;
L_0xaaaae37a2a60 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae37a2b00 .part v0xaaaae37820a0_0, 1, 1;
L_0xaaaae37a2d10 .reduce/or v0xaaaae36c4c40_0;
L_0xaaaae37a2db0 .part/v.s L_0xaaaae37a0230, v0xaaaae3763c70_0, 1;
L_0xaaaae37a2fd0 .functor MUXZ 1, L_0xffff922d6068, L_0xaaaae37a2db0, L_0xaaaae37a2d10, C4<>;
L_0xaaaae37a3160 .functor MUXZ 1, L_0xaaaae37a2fd0, L_0xaaaae37a2b00, L_0xaaaae37a2a60, C4<>;
L_0xaaaae37a3480 .part v0xaaaae37820a0_0, 0, 1;
L_0xaaaae37a3520 .part v0xaaaae37820a0_0, 2, 1;
L_0xaaaae37a3760 .reduce/or v0xaaaae36c4c40_0;
L_0xaaaae37a3800 .part/v.s L_0xaaaae37a00a0, v0xaaaae3763c70_0, 1;
L_0xaaaae37a3b60 .functor MUXZ 1, L_0xffff922d60b0, L_0xaaaae37a3800, L_0xaaaae37a3760, C4<>;
L_0xaaaae37a3cf0 .functor MUXZ 1, L_0xaaaae37a3b60, L_0xaaaae37a3520, L_0xaaaae37a3480, C4<>;
S_0xaaaae36ad400 .scope module, "arbiter" "arb" 5 44, 6 1 0, S_0xaaaae36acf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 6 "reqs_in";
    .port_info 4 /OUTPUT 6 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
v0xaaaae36de1a0_0 .net "ack_in", 0 0, L_0xaaaae37a0e10;  alias, 1 drivers
v0xaaaae36c1000_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae36c4c40_0 .var "gnt_out", 5 0;
v0xaaaae3763c70_0 .var/2s "i_out", 31 0;
v0xaaaae3763d50_0 .net "reqs_in", 5 0, L_0xaaaae379da20;  alias, 1 drivers
v0xaaaae3763e80_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
E_0xaaaae360cff0 .event posedge, v0xaaaae36c1000_0;
S_0xaaaae374b910 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0xaaaae36ad400;
 .timescale 0 0;
v0xaaaae36da5b0_0 .var/2s "req_i", 31 0;
S_0xaaaae36ad900 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae3764090 .param/l "mach_i" 0 5 53, +C4<00>;
L_0xaaaae36f32b0 .functor OR 1, L_0xaaaae3792d50, L_0xaaaae3792e50, C4<0>, C4<0>;
L_0xaaaae37943b0 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae37944c0 .functor AND 1, L_0xaaaae3794b30, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae3794f10 .functor AND 1, L_0xaaaae37944c0, L_0xaaaae3794e20, C4<1>, C4<1>;
v0xaaaae3767080_0 .net *"_ivl_10", 0 0, L_0xaaaae3794b30;  1 drivers
v0xaaaae3767180_0 .net *"_ivl_12", 0 0, L_0xaaaae37944c0;  1 drivers
v0xaaaae3767240_0 .net *"_ivl_13", 0 0, L_0xaaaae3794c70;  1 drivers
v0xaaaae3767330_0 .net *"_ivl_15", 0 0, L_0xaaaae3794e20;  1 drivers
v0xaaaae37673f0_0 .net *"_ivl_4", 0 0, L_0xaaaae3792d50;  1 drivers
v0xaaaae37674d0_0 .net *"_ivl_5", 0 0, L_0xaaaae3792e50;  1 drivers
v0xaaaae37675b0_0 .net *"_ivl_6", 0 0, L_0xaaaae36f32b0;  1 drivers
L_0xffff922d5060 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3767690_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d5060;  1 drivers
L_0xffff922d5018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3767770_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d5018;  1 drivers
L_0xaaaae3794e20 .reduce/nor L_0xaaaae3794c70;
S_0xaaaae36ac120 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae36ad900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae37641a0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000011000>;
P_0xaaaae37641e0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae3764220 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
L_0xaaaae3793070 .functor AND 1, v0xaaaae3765bc0_0, L_0xaaaae3792fd0, C4<1>, C4<1>;
v0xaaaae37664c0_0 .array/port v0xaaaae37664c0, 0;
L_0xaaaae3793190 .functor BUFZ 160, v0xaaaae37664c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae37664c0_1 .array/port v0xaaaae37664c0, 1;
L_0xaaaae3793230 .functor BUFZ 160, v0xaaaae37664c0_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae37664c0_2 .array/port v0xaaaae37664c0, 2;
L_0xaaaae3793300 .functor BUFZ 160, v0xaaaae37664c0_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae3793720 .functor OR 1, L_0xaaaae3793bc0, L_0xaaaae3793070, C4<0>, C4<0>;
L_0xaaaae3793bc0 .functor XOR 1, L_0xaaaae37939f0, L_0xaaaae3793a90, C4<0>, C4<0>;
v0xaaaae3764530_0 .net *"_ivl_1", 0 0, L_0xaaaae3792fd0;  1 drivers
v0xaaaae3764610_0 .net *"_ivl_13", 31 0, L_0xaaaae3793400;  1 drivers
L_0xffff922d50a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37646f0_0 .net *"_ivl_16", 23 0, L_0xffff922d50a8;  1 drivers
L_0xffff922d50f0 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37647b0_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d50f0;  1 drivers
v0xaaaae3764890_0 .net *"_ivl_22", 0 0, L_0xaaaae3793720;  1 drivers
L_0xffff922d5138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae37649a0_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d5138;  1 drivers
v0xaaaae3764a80_0 .net *"_ivl_28", 0 0, L_0xaaaae37939f0;  1 drivers
v0xaaaae3764b60_0 .net *"_ivl_30", 0 0, L_0xaaaae3793a90;  1 drivers
L_0xffff922d5180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3764c40_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5180;  1 drivers
v0xaaaae3764d20_0 .net *"_ivl_35", 0 0, L_0xaaaae3793d10;  1 drivers
v0xaaaae3764de0_0 .net *"_ivl_39", 31 0, L_0xaaaae3793e00;  1 drivers
v0xaaaae3764ec0_0 .net *"_ivl_42", 31 0, L_0xaaaae3793f40;  1 drivers
v0xaaaae3764fa0_0 .net *"_ivl_46", 0 0, L_0xaaaae3794220;  1 drivers
L_0xffff922d51c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3765060_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d51c8;  1 drivers
v0xaaaae3765140_0 .net *"_ivl_49", 0 0, L_0xaaaae37942c0;  1 drivers
L_0xffff922d5210 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae3765200_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d5210;  1 drivers
v0xaaaae37652e0_0 .net *"_ivl_53", 7 0, L_0xaaaae3794420;  1 drivers
L_0xffff922d5258 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae37653c0_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d5258;  1 drivers
v0xaaaae37654a0_0 .net *"_ivl_57", 7 0, L_0xaaaae37945d0;  1 drivers
v0xaaaae3765580_0 .net *"_ivl_59", 7 0, L_0xaaaae37946f0;  1 drivers
v0xaaaae3765660_0 .net "ack_in", 0 0, L_0xaaaae3794f10;  1 drivers
v0xaaaae3765720_0 .var "changed_out", 0 0;
v0xaaaae37657e0_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae3765880_0 .var "col_addr_out", 7 0;
v0xaaaae3765940_0 .var/2s "col_i", 31 0;
v0xaaaae3765a20_0 .var "degree", 3 0;
v0xaaaae3765b00_0 .net "done_out", 0 0, L_0xaaaae3793070;  1 drivers
v0xaaaae3765bc0_0 .var "done_out_buf", 0 0;
v0xaaaae3765c80_0 .var "insert_reg", 1 0;
v0xaaaae3765d60_0 .net "last_row", 0 0, L_0xaaaae37935b0;  1 drivers
v0xaaaae3765e20_0 .var "next_regs_0", 159 0;
v0xaaaae3765f00_0 .var "next_regs_1", 159 0;
v0xaaaae3765fe0_0 .var "next_regs_2", 159 0;
v0xaaaae37660c0_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae37661a0_0 .net "partial_vec_out", 31 0, L_0xaaaae3794030;  alias, 1 drivers
v0xaaaae3766280_0 .var "prune", 0 0;
v0xaaaae3766340_0 .var "read_en_buf", 0 0;
v0xaaaae3766400_0 .net "read_en_out", 0 0, L_0xaaaae3793880;  1 drivers
v0xaaaae37664c0 .array "regs", 0 2, 159 0;
v0xaaaae3766600_0 .net "regs_dbg_0", 159 0, L_0xaaaae3793190;  1 drivers
v0xaaaae37666e0_0 .net "regs_dbg_1", 159 0, L_0xaaaae3793230;  1 drivers
v0xaaaae37667c0_0 .net "regs_dbg_2", 159 0, L_0xaaaae3793300;  1 drivers
v0xaaaae37668a0_0 .var "regs_valid", 0 0;
v0xaaaae3766960_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae3766a00_0 .net "row_addr_out", 7 0, L_0xaaaae3794880;  alias, 1 drivers
v0xaaaae3766ac0_0 .var "row_addr_out_buf", 7 0;
v0xaaaae3766ba0_0 .net "run", 0 0, L_0xaaaae37943b0;  1 drivers
v0xaaaae3766c60_0 .var "store_parity", 1 0;
v0xaaaae3766d40_0 .var/2s "updates_out", 31 0;
v0xaaaae3766e20_0 .net "write_en_out", 0 0, L_0xaaaae3793bc0;  1 drivers
E_0xaaaae363dbd0/0 .event edge, v0xaaaae37664c0_0, v0xaaaae37664c0_0, v0xaaaae37664c0_0, v0xaaaae37664c0_1;
E_0xaaaae363dbd0/1 .event edge, v0xaaaae37664c0_1, v0xaaaae37664c0_2, v0xaaaae37664c0_2, v0xaaaae37664c0_2;
E_0xaaaae363dbd0/2 .event edge, v0xaaaae37664c0_1, v0xaaaae37664c0_0, v0xaaaae37664c0_1, v0xaaaae37664c0_2;
E_0xaaaae363dbd0/3 .event edge, v0xaaaae3765940_0;
E_0xaaaae363dbd0 .event/or E_0xaaaae363dbd0/0, E_0xaaaae363dbd0/1, E_0xaaaae363dbd0/2, E_0xaaaae363dbd0/3;
L_0xaaaae3792fd0 .reduce/nor L_0xaaaae3793bc0;
L_0xaaaae3793400 .concat [ 8 24 0 0], v0xaaaae3766ac0_0, L_0xffff922d50a8;
L_0xaaaae37935b0 .cmp/eq 32, L_0xaaaae3793400, L_0xffff922d50f0;
L_0xaaaae3793880 .functor MUXZ 1, v0xaaaae3766340_0, L_0xffff922d5138, L_0xaaaae3793720, C4<>;
L_0xaaaae37939f0 .part v0xaaaae3766c60_0, 0, 1;
L_0xaaaae3793a90 .part v0xaaaae3766c60_0, 1, 1;
L_0xaaaae3793d10 .cmp/eq 32, v0xaaaae3765940_0, L_0xffff922d5180;
L_0xaaaae3793e00 .part v0xaaaae37664c0_0, 128, 32;
L_0xaaaae3793f40 .part v0xaaaae37664c0_1, 128, 32;
L_0xaaaae3794030 .functor MUXZ 32, L_0xaaaae3793f40, L_0xaaaae3793e00, L_0xaaaae3793d10, C4<>;
L_0xaaaae3794220 .reduce/nor L_0xaaaae3793bc0;
L_0xaaaae37942c0 .cmp/eq 32, v0xaaaae3765940_0, L_0xffff922d51c8;
L_0xaaaae3794420 .arith/sub 8, v0xaaaae3766ac0_0, L_0xffff922d5210;
L_0xaaaae37945d0 .arith/sub 8, v0xaaaae3766ac0_0, L_0xffff922d5258;
L_0xaaaae37946f0 .functor MUXZ 8, L_0xaaaae37945d0, L_0xaaaae3794420, L_0xaaaae37942c0, C4<>;
L_0xaaaae3794880 .functor MUXZ 8, L_0xaaaae37946f0, v0xaaaae3766ac0_0, L_0xaaaae3794220, C4<>;
S_0xaaaae36aca00 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae3767870 .param/l "mach_i" 0 5 53, +C4<01>;
L_0xaaaae3795240 .functor OR 1, L_0xaaaae3795020, L_0xaaaae3795110, C4<0>, C4<0>;
L_0xaaaae37965f0 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae3796810 .functor AND 1, L_0xaaaae3796e40, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae3797150 .functor AND 1, L_0xaaaae3796810, L_0xaaaae37970b0, C4<1>, C4<1>;
v0xaaaae376ad10_0 .net *"_ivl_10", 0 0, L_0xaaaae3796e40;  1 drivers
v0xaaaae376ae10_0 .net *"_ivl_12", 0 0, L_0xaaaae3796810;  1 drivers
v0xaaaae376aed0_0 .net *"_ivl_13", 0 0, L_0xaaaae3796fc0;  1 drivers
v0xaaaae376af90_0 .net *"_ivl_15", 0 0, L_0xaaaae37970b0;  1 drivers
v0xaaaae376b050_0 .net *"_ivl_4", 0 0, L_0xaaaae3795020;  1 drivers
v0xaaaae376b180_0 .net *"_ivl_5", 0 0, L_0xaaaae3795110;  1 drivers
v0xaaaae376b260_0 .net *"_ivl_6", 0 0, L_0xaaaae3795240;  1 drivers
L_0xffff922d52e8 .functor BUFT 1, C4<00000000000000000000000000101111>, C4<0>, C4<0>, C4<0>;
v0xaaaae376b340_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d52e8;  1 drivers
L_0xffff922d52a0 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0xaaaae376b420_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d52a0;  1 drivers
L_0xaaaae37970b0 .reduce/nor L_0xaaaae3796fc0;
S_0xaaaae3767930 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae36aca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae3767b10 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000101111>;
P_0xaaaae3767b50 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae3767b90 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000010111>;
L_0xaaaae37953f0 .functor AND 1, v0xaaaae3769610_0, L_0xaaaae3795350, C4<1>, C4<1>;
v0xaaaae376a0e0_0 .array/port v0xaaaae376a0e0, 0;
L_0xaaaae37954b0 .functor BUFZ 160, v0xaaaae376a0e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae376a0e0_1 .array/port v0xaaaae376a0e0, 1;
L_0xaaaae3795520 .functor BUFZ 160, v0xaaaae376a0e0_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae376a0e0_2 .array/port v0xaaaae376a0e0, 2;
L_0xaaaae3795590 .functor BUFZ 160, v0xaaaae376a0e0_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae3795980 .functor OR 1, L_0xaaaae3795e00, L_0xaaaae37953f0, C4<0>, C4<0>;
L_0xaaaae3795e00 .functor XOR 1, L_0xaaaae3795c00, L_0xaaaae3795ca0, C4<0>, C4<0>;
v0xaaaae3767f30_0 .net *"_ivl_1", 0 0, L_0xaaaae3795350;  1 drivers
v0xaaaae3768010_0 .net *"_ivl_13", 31 0, L_0xaaaae3795690;  1 drivers
L_0xffff922d5330 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37680f0_0 .net *"_ivl_16", 23 0, L_0xffff922d5330;  1 drivers
L_0xffff922d5378 .functor BUFT 1, C4<00000000000000000000000000101111>, C4<0>, C4<0>, C4<0>;
v0xaaaae37681e0_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d5378;  1 drivers
v0xaaaae37682c0_0 .net *"_ivl_22", 0 0, L_0xaaaae3795980;  1 drivers
L_0xffff922d53c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae37683d0_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d53c0;  1 drivers
v0xaaaae37684b0_0 .net *"_ivl_28", 0 0, L_0xaaaae3795c00;  1 drivers
v0xaaaae3768590_0 .net *"_ivl_30", 0 0, L_0xaaaae3795ca0;  1 drivers
L_0xffff922d5408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3768670_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5408;  1 drivers
v0xaaaae3768750_0 .net *"_ivl_35", 0 0, L_0xaaaae3795f50;  1 drivers
v0xaaaae3768810_0 .net *"_ivl_39", 31 0, L_0xaaaae3796040;  1 drivers
v0xaaaae37688f0_0 .net *"_ivl_42", 31 0, L_0xaaaae3796180;  1 drivers
v0xaaaae37689d0_0 .net *"_ivl_46", 0 0, L_0xaaaae3796460;  1 drivers
L_0xffff922d5450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3768a90_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d5450;  1 drivers
v0xaaaae3768b70_0 .net *"_ivl_49", 0 0, L_0xaaaae3796500;  1 drivers
L_0xffff922d5498 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae3768c30_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d5498;  1 drivers
v0xaaaae3768d10_0 .net *"_ivl_53", 7 0, L_0xaaaae3796770;  1 drivers
L_0xffff922d54e0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae3768df0_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d54e0;  1 drivers
v0xaaaae3768ed0_0 .net *"_ivl_57", 7 0, L_0xaaaae3796920;  1 drivers
v0xaaaae3768fb0_0 .net *"_ivl_59", 7 0, L_0xaaaae3796a90;  1 drivers
v0xaaaae3769090_0 .net "ack_in", 0 0, L_0xaaaae3797150;  1 drivers
v0xaaaae3769150_0 .var "changed_out", 0 0;
v0xaaaae3769210_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae37692b0_0 .var "col_addr_out", 7 0;
v0xaaaae3769390_0 .var/2s "col_i", 31 0;
v0xaaaae3769470_0 .var "degree", 3 0;
v0xaaaae3769550_0 .net "done_out", 0 0, L_0xaaaae37953f0;  1 drivers
v0xaaaae3769610_0 .var "done_out_buf", 0 0;
v0xaaaae37696d0_0 .var "insert_reg", 1 0;
v0xaaaae37697b0_0 .net "last_row", 0 0, L_0xaaaae3795810;  1 drivers
v0xaaaae3769870_0 .var "next_regs_0", 159 0;
v0xaaaae3769950_0 .var "next_regs_1", 159 0;
v0xaaaae3769a30_0 .var "next_regs_2", 159 0;
v0xaaaae3769d20_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae3769de0_0 .net "partial_vec_out", 31 0, L_0xaaaae3796270;  alias, 1 drivers
v0xaaaae3769ea0_0 .var "prune", 0 0;
v0xaaaae3769f60_0 .var "read_en_buf", 0 0;
v0xaaaae376a020_0 .net "read_en_out", 0 0, L_0xaaaae3795a90;  1 drivers
v0xaaaae376a0e0 .array "regs", 0 2, 159 0;
v0xaaaae376a220_0 .net "regs_dbg_0", 159 0, L_0xaaaae37954b0;  1 drivers
v0xaaaae376a300_0 .net "regs_dbg_1", 159 0, L_0xaaaae3795520;  1 drivers
v0xaaaae376a3e0_0 .net "regs_dbg_2", 159 0, L_0xaaaae3795590;  1 drivers
v0xaaaae376a4c0_0 .var "regs_valid", 0 0;
v0xaaaae376a580_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae376a670_0 .net "row_addr_out", 7 0, L_0xaaaae3796c20;  alias, 1 drivers
v0xaaaae376a750_0 .var "row_addr_out_buf", 7 0;
v0xaaaae376a830_0 .net "run", 0 0, L_0xaaaae37965f0;  1 drivers
v0xaaaae376a8f0_0 .var "store_parity", 1 0;
v0xaaaae376a9d0_0 .var/2s "updates_out", 31 0;
v0xaaaae376aab0_0 .net "write_en_out", 0 0, L_0xaaaae3795e00;  1 drivers
E_0xaaaae375d7e0/0 .event edge, v0xaaaae376a0e0_0, v0xaaaae376a0e0_0, v0xaaaae376a0e0_0, v0xaaaae376a0e0_1;
E_0xaaaae375d7e0/1 .event edge, v0xaaaae376a0e0_1, v0xaaaae376a0e0_2, v0xaaaae376a0e0_2, v0xaaaae376a0e0_2;
E_0xaaaae375d7e0/2 .event edge, v0xaaaae376a0e0_1, v0xaaaae376a0e0_0, v0xaaaae376a0e0_1, v0xaaaae376a0e0_2;
E_0xaaaae375d7e0/3 .event edge, v0xaaaae3769390_0;
E_0xaaaae375d7e0 .event/or E_0xaaaae375d7e0/0, E_0xaaaae375d7e0/1, E_0xaaaae375d7e0/2, E_0xaaaae375d7e0/3;
L_0xaaaae3795350 .reduce/nor L_0xaaaae3795e00;
L_0xaaaae3795690 .concat [ 8 24 0 0], v0xaaaae376a750_0, L_0xffff922d5330;
L_0xaaaae3795810 .cmp/eq 32, L_0xaaaae3795690, L_0xffff922d5378;
L_0xaaaae3795a90 .functor MUXZ 1, v0xaaaae3769f60_0, L_0xffff922d53c0, L_0xaaaae3795980, C4<>;
L_0xaaaae3795c00 .part v0xaaaae376a8f0_0, 0, 1;
L_0xaaaae3795ca0 .part v0xaaaae376a8f0_0, 1, 1;
L_0xaaaae3795f50 .cmp/eq 32, v0xaaaae3769390_0, L_0xffff922d5408;
L_0xaaaae3796040 .part v0xaaaae376a0e0_0, 128, 32;
L_0xaaaae3796180 .part v0xaaaae376a0e0_1, 128, 32;
L_0xaaaae3796270 .functor MUXZ 32, L_0xaaaae3796180, L_0xaaaae3796040, L_0xaaaae3795f50, C4<>;
L_0xaaaae3796460 .reduce/nor L_0xaaaae3795e00;
L_0xaaaae3796500 .cmp/eq 32, v0xaaaae3769390_0, L_0xffff922d5450;
L_0xaaaae3796770 .arith/sub 8, v0xaaaae376a750_0, L_0xffff922d5498;
L_0xaaaae3796920 .arith/sub 8, v0xaaaae376a750_0, L_0xffff922d54e0;
L_0xaaaae3796a90 .functor MUXZ 8, L_0xaaaae3796920, L_0xaaaae3796770, L_0xaaaae3796500, C4<>;
L_0xaaaae3796c20 .functor MUXZ 8, L_0xaaaae3796a90, v0xaaaae376a750_0, L_0xaaaae3796460, C4<>;
S_0xaaaae376b500 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae376b6b0 .param/l "mach_i" 0 5 53, +C4<010>;
L_0xaaaae3797400 .functor OR 1, L_0xaaaae3797260, L_0xaaaae3797300, C4<0>, C4<0>;
L_0xaaaae3798850 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae3798960 .functor AND 1, L_0xaaaae37990b0, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae3799390 .functor AND 1, L_0xaaaae3798960, L_0xaaaae37992f0, C4<1>, C4<1>;
v0xaaaae376eae0_0 .net *"_ivl_10", 0 0, L_0xaaaae37990b0;  1 drivers
v0xaaaae376ebe0_0 .net *"_ivl_12", 0 0, L_0xaaaae3798960;  1 drivers
v0xaaaae376eca0_0 .net *"_ivl_13", 0 0, L_0xaaaae37991e0;  1 drivers
v0xaaaae376ed60_0 .net *"_ivl_15", 0 0, L_0xaaaae37992f0;  1 drivers
v0xaaaae376ee20_0 .net *"_ivl_4", 0 0, L_0xaaaae3797260;  1 drivers
v0xaaaae376ef50_0 .net *"_ivl_5", 0 0, L_0xaaaae3797300;  1 drivers
v0xaaaae376f030_0 .net *"_ivl_6", 0 0, L_0xaaaae3797400;  1 drivers
L_0xffff922d5570 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae376f110_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d5570;  1 drivers
L_0xffff922d5528 .functor BUFT 1, C4<00000000000000000000000000101110>, C4<0>, C4<0>, C4<0>;
v0xaaaae376f1f0_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d5528;  1 drivers
L_0xaaaae37992f0 .reduce/nor L_0xaaaae37991e0;
S_0xaaaae376b790 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae376b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae376b970 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001000110>;
P_0xaaaae376b9b0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae376b9f0 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000101110>;
L_0xaaaae3797560 .functor AND 1, v0xaaaae376d410_0, L_0xaaaae37974c0, C4<1>, C4<1>;
v0xaaaae376df00_0 .array/port v0xaaaae376df00, 0;
L_0xaaaae3797620 .functor BUFZ 160, v0xaaaae376df00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae376df00_1 .array/port v0xaaaae376df00, 1;
L_0xaaaae3797690 .functor BUFZ 160, v0xaaaae376df00_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae376df00_2 .array/port v0xaaaae376df00, 2;
L_0xaaaae3797760 .functor BUFZ 160, v0xaaaae376df00_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae3797b50 .functor OR 1, L_0xaaaae3797fd0, L_0xaaaae3797560, C4<0>, C4<0>;
L_0xaaaae3797fd0 .functor XOR 1, L_0xaaaae3797dd0, L_0xaaaae3797e70, C4<0>, C4<0>;
v0xaaaae376bd30_0 .net *"_ivl_1", 0 0, L_0xaaaae37974c0;  1 drivers
v0xaaaae376be10_0 .net *"_ivl_13", 31 0, L_0xaaaae3797860;  1 drivers
L_0xffff922d55b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae376bef0_0 .net *"_ivl_16", 23 0, L_0xffff922d55b8;  1 drivers
L_0xffff922d5600 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae376bfe0_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d5600;  1 drivers
v0xaaaae376c0c0_0 .net *"_ivl_22", 0 0, L_0xaaaae3797b50;  1 drivers
L_0xffff922d5648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae376c1d0_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d5648;  1 drivers
v0xaaaae376c2b0_0 .net *"_ivl_28", 0 0, L_0xaaaae3797dd0;  1 drivers
v0xaaaae376c390_0 .net *"_ivl_30", 0 0, L_0xaaaae3797e70;  1 drivers
L_0xffff922d5690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae376c470_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5690;  1 drivers
v0xaaaae376c550_0 .net *"_ivl_35", 0 0, L_0xaaaae3798120;  1 drivers
v0xaaaae376c610_0 .net *"_ivl_39", 31 0, L_0xaaaae3798210;  1 drivers
v0xaaaae376c6f0_0 .net *"_ivl_42", 31 0, L_0xaaaae3798350;  1 drivers
v0xaaaae376c7d0_0 .net *"_ivl_46", 0 0, L_0xaaaae3798630;  1 drivers
L_0xffff922d56d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae376c890_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d56d8;  1 drivers
v0xaaaae376c970_0 .net *"_ivl_49", 0 0, L_0xaaaae3798760;  1 drivers
L_0xffff922d5720 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae376ca30_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d5720;  1 drivers
v0xaaaae376cb10_0 .net *"_ivl_53", 7 0, L_0xaaaae37988c0;  1 drivers
L_0xffff922d5768 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae376cbf0_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d5768;  1 drivers
v0xaaaae376ccd0_0 .net *"_ivl_57", 7 0, L_0xaaaae3798a70;  1 drivers
v0xaaaae376cdb0_0 .net *"_ivl_59", 7 0, L_0xaaaae3798be0;  1 drivers
v0xaaaae376ce90_0 .net "ack_in", 0 0, L_0xaaaae3799390;  1 drivers
v0xaaaae376cf50_0 .var "changed_out", 0 0;
v0xaaaae376d010_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae376d0b0_0 .var "col_addr_out", 7 0;
v0xaaaae376d190_0 .var/2s "col_i", 31 0;
v0xaaaae376d270_0 .var "degree", 3 0;
v0xaaaae376d350_0 .net "done_out", 0 0, L_0xaaaae3797560;  1 drivers
v0xaaaae376d410_0 .var "done_out_buf", 0 0;
v0xaaaae376d4d0_0 .var "insert_reg", 1 0;
v0xaaaae376d5b0_0 .net "last_row", 0 0, L_0xaaaae37979e0;  1 drivers
v0xaaaae376d670_0 .var "next_regs_0", 159 0;
v0xaaaae376d750_0 .var "next_regs_1", 159 0;
v0xaaaae376d830_0 .var "next_regs_2", 159 0;
v0xaaaae376db20_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae376dbe0_0 .net "partial_vec_out", 31 0, L_0xaaaae3798440;  alias, 1 drivers
v0xaaaae376dcc0_0 .var "prune", 0 0;
v0xaaaae376dd80_0 .var "read_en_buf", 0 0;
v0xaaaae376de40_0 .net "read_en_out", 0 0, L_0xaaaae3797c60;  1 drivers
v0xaaaae376df00 .array "regs", 0 2, 159 0;
v0xaaaae376e040_0 .net "regs_dbg_0", 159 0, L_0xaaaae3797620;  1 drivers
v0xaaaae376e120_0 .net "regs_dbg_1", 159 0, L_0xaaaae3797690;  1 drivers
v0xaaaae376e200_0 .net "regs_dbg_2", 159 0, L_0xaaaae3797760;  1 drivers
v0xaaaae376e2e0_0 .var "regs_valid", 0 0;
v0xaaaae376e3a0_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae376e440_0 .net "row_addr_out", 7 0, L_0xaaaae3798d70;  alias, 1 drivers
v0xaaaae376e520_0 .var "row_addr_out_buf", 7 0;
v0xaaaae376e600_0 .net "run", 0 0, L_0xaaaae3798850;  1 drivers
v0xaaaae376e6c0_0 .var "store_parity", 1 0;
v0xaaaae376e7a0_0 .var/2s "updates_out", 31 0;
v0xaaaae376e880_0 .net "write_en_out", 0 0, L_0xaaaae3797fd0;  1 drivers
E_0xaaaae375d820/0 .event edge, v0xaaaae376df00_0, v0xaaaae376df00_0, v0xaaaae376df00_0, v0xaaaae376df00_1;
E_0xaaaae375d820/1 .event edge, v0xaaaae376df00_1, v0xaaaae376df00_2, v0xaaaae376df00_2, v0xaaaae376df00_2;
E_0xaaaae375d820/2 .event edge, v0xaaaae376df00_1, v0xaaaae376df00_0, v0xaaaae376df00_1, v0xaaaae376df00_2;
E_0xaaaae375d820/3 .event edge, v0xaaaae376d190_0;
E_0xaaaae375d820 .event/or E_0xaaaae375d820/0, E_0xaaaae375d820/1, E_0xaaaae375d820/2, E_0xaaaae375d820/3;
L_0xaaaae37974c0 .reduce/nor L_0xaaaae3797fd0;
L_0xaaaae3797860 .concat [ 8 24 0 0], v0xaaaae376e520_0, L_0xffff922d55b8;
L_0xaaaae37979e0 .cmp/eq 32, L_0xaaaae3797860, L_0xffff922d5600;
L_0xaaaae3797c60 .functor MUXZ 1, v0xaaaae376dd80_0, L_0xffff922d5648, L_0xaaaae3797b50, C4<>;
L_0xaaaae3797dd0 .part v0xaaaae376e6c0_0, 0, 1;
L_0xaaaae3797e70 .part v0xaaaae376e6c0_0, 1, 1;
L_0xaaaae3798120 .cmp/eq 32, v0xaaaae376d190_0, L_0xffff922d5690;
L_0xaaaae3798210 .part v0xaaaae376df00_0, 128, 32;
L_0xaaaae3798350 .part v0xaaaae376df00_1, 128, 32;
L_0xaaaae3798440 .functor MUXZ 32, L_0xaaaae3798350, L_0xaaaae3798210, L_0xaaaae3798120, C4<>;
L_0xaaaae3798630 .reduce/nor L_0xaaaae3797fd0;
L_0xaaaae3798760 .cmp/eq 32, v0xaaaae376d190_0, L_0xffff922d56d8;
L_0xaaaae37988c0 .arith/sub 8, v0xaaaae376e520_0, L_0xffff922d5720;
L_0xaaaae3798a70 .arith/sub 8, v0xaaaae376e520_0, L_0xffff922d5768;
L_0xaaaae3798be0 .functor MUXZ 8, L_0xaaaae3798a70, L_0xaaaae37988c0, L_0xaaaae3798760, C4<>;
L_0xaaaae3798d70 .functor MUXZ 8, L_0xaaaae3798be0, v0xaaaae376e520_0, L_0xaaaae3798630, C4<>;
S_0xaaaae376f2d0 .scope generate, "mach_gen[3]" "mach_gen[3]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae376f4d0 .param/l "mach_i" 0 5 53, +C4<011>;
L_0xaaaae3799280 .functor OR 1, L_0xaaaae3799450, L_0xaaaae3799580, C4<0>, C4<0>;
L_0xaaaae379ad00 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae379ae10 .functor AND 1, L_0xaaaae379b560, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae379b7d0 .functor AND 1, L_0xaaaae379ae10, L_0xaaaae379b730, C4<1>, C4<1>;
v0xaaaae3772910_0 .net *"_ivl_10", 0 0, L_0xaaaae379b560;  1 drivers
v0xaaaae3772a10_0 .net *"_ivl_12", 0 0, L_0xaaaae379ae10;  1 drivers
v0xaaaae3772ad0_0 .net *"_ivl_13", 0 0, L_0xaaaae379b600;  1 drivers
v0xaaaae3772b90_0 .net *"_ivl_15", 0 0, L_0xaaaae379b730;  1 drivers
v0xaaaae3772c50_0 .net *"_ivl_4", 0 0, L_0xaaaae3799450;  1 drivers
v0xaaaae3772d30_0 .net *"_ivl_5", 0 0, L_0xaaaae3799580;  1 drivers
v0xaaaae3772e10_0 .net *"_ivl_6", 0 0, L_0xaaaae3799280;  1 drivers
L_0xffff922d57f8 .functor BUFT 1, C4<00000000000000000000000001011101>, C4<0>, C4<0>, C4<0>;
v0xaaaae3772ef0_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d57f8;  1 drivers
L_0xffff922d57b0 .functor BUFT 1, C4<00000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0xaaaae3772fd0_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d57b0;  1 drivers
L_0xaaaae379b730 .reduce/nor L_0xaaaae379b600;
S_0xaaaae376f5b0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae376f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae376f790 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001011101>;
P_0xaaaae376f7d0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae376f810 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001000101>;
L_0xaaaae37997d0 .functor AND 1, v0xaaaae3771240_0, L_0xaaaae3799730, C4<1>, C4<1>;
v0xaaaae3771d30_0 .array/port v0xaaaae3771d30, 0;
L_0xaaaae3799890 .functor BUFZ 160, v0xaaaae3771d30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3771d30_1 .array/port v0xaaaae3771d30, 1;
L_0xaaaae3799930 .functor BUFZ 160, v0xaaaae3771d30_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3771d30_2 .array/port v0xaaaae3771d30, 2;
L_0xaaaae3799a00 .functor BUFZ 160, v0xaaaae3771d30_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae3799df0 .functor OR 1, L_0xaaaae379a270, L_0xaaaae37997d0, C4<0>, C4<0>;
L_0xaaaae379a270 .functor XOR 1, L_0xaaaae379a070, L_0xaaaae379a110, C4<0>, C4<0>;
v0xaaaae376fb60_0 .net *"_ivl_1", 0 0, L_0xaaaae3799730;  1 drivers
v0xaaaae376fc40_0 .net *"_ivl_13", 31 0, L_0xaaaae3799b00;  1 drivers
L_0xffff922d5840 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae376fd20_0 .net *"_ivl_16", 23 0, L_0xffff922d5840;  1 drivers
L_0xffff922d5888 .functor BUFT 1, C4<00000000000000000000000001011101>, C4<0>, C4<0>, C4<0>;
v0xaaaae376fe10_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d5888;  1 drivers
v0xaaaae376fef0_0 .net *"_ivl_22", 0 0, L_0xaaaae3799df0;  1 drivers
L_0xffff922d58d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae3770000_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d58d0;  1 drivers
v0xaaaae37700e0_0 .net *"_ivl_28", 0 0, L_0xaaaae379a070;  1 drivers
v0xaaaae37701c0_0 .net *"_ivl_30", 0 0, L_0xaaaae379a110;  1 drivers
L_0xffff922d5918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37702a0_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5918;  1 drivers
v0xaaaae3770380_0 .net *"_ivl_35", 0 0, L_0xaaaae379a5d0;  1 drivers
v0xaaaae3770440_0 .net *"_ivl_39", 31 0, L_0xaaaae379a6c0;  1 drivers
v0xaaaae3770520_0 .net *"_ivl_42", 31 0, L_0xaaaae379a800;  1 drivers
v0xaaaae3770600_0 .net *"_ivl_46", 0 0, L_0xaaaae379aae0;  1 drivers
L_0xffff922d5960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37706c0_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d5960;  1 drivers
v0xaaaae37707a0_0 .net *"_ivl_49", 0 0, L_0xaaaae379ac10;  1 drivers
L_0xffff922d59a8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae3770860_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d59a8;  1 drivers
v0xaaaae3770940_0 .net *"_ivl_53", 7 0, L_0xaaaae379ad70;  1 drivers
L_0xffff922d59f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae3770a20_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d59f0;  1 drivers
v0xaaaae3770b00_0 .net *"_ivl_57", 7 0, L_0xaaaae379af20;  1 drivers
v0xaaaae3770be0_0 .net *"_ivl_59", 7 0, L_0xaaaae379b090;  1 drivers
v0xaaaae3770cc0_0 .net "ack_in", 0 0, L_0xaaaae379b7d0;  1 drivers
v0xaaaae3770d80_0 .var "changed_out", 0 0;
v0xaaaae3770e40_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae3770ee0_0 .var "col_addr_out", 7 0;
v0xaaaae3770fc0_0 .var/2s "col_i", 31 0;
v0xaaaae37710a0_0 .var "degree", 3 0;
v0xaaaae3771180_0 .net "done_out", 0 0, L_0xaaaae37997d0;  1 drivers
v0xaaaae3771240_0 .var "done_out_buf", 0 0;
v0xaaaae3771300_0 .var "insert_reg", 1 0;
v0xaaaae37713e0_0 .net "last_row", 0 0, L_0xaaaae3799c80;  1 drivers
v0xaaaae37714a0_0 .var "next_regs_0", 159 0;
v0xaaaae3771580_0 .var "next_regs_1", 159 0;
v0xaaaae3771660_0 .var "next_regs_2", 159 0;
v0xaaaae3771950_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae3771a10_0 .net "partial_vec_out", 31 0, L_0xaaaae379a8f0;  alias, 1 drivers
v0xaaaae3771af0_0 .var "prune", 0 0;
v0xaaaae3771bb0_0 .var "read_en_buf", 0 0;
v0xaaaae3771c70_0 .net "read_en_out", 0 0, L_0xaaaae3799f00;  1 drivers
v0xaaaae3771d30 .array "regs", 0 2, 159 0;
v0xaaaae3771e70_0 .net "regs_dbg_0", 159 0, L_0xaaaae3799890;  1 drivers
v0xaaaae3771f50_0 .net "regs_dbg_1", 159 0, L_0xaaaae3799930;  1 drivers
v0xaaaae3772030_0 .net "regs_dbg_2", 159 0, L_0xaaaae3799a00;  1 drivers
v0xaaaae3772110_0 .var "regs_valid", 0 0;
v0xaaaae37721d0_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae3772270_0 .net "row_addr_out", 7 0, L_0xaaaae379b220;  alias, 1 drivers
v0xaaaae3772350_0 .var "row_addr_out_buf", 7 0;
v0xaaaae3772430_0 .net "run", 0 0, L_0xaaaae379ad00;  1 drivers
v0xaaaae37724f0_0 .var "store_parity", 1 0;
v0xaaaae37725d0_0 .var/2s "updates_out", 31 0;
v0xaaaae37726b0_0 .net "write_en_out", 0 0, L_0xaaaae379a270;  1 drivers
E_0xaaaae376fa90/0 .event edge, v0xaaaae3771d30_0, v0xaaaae3771d30_0, v0xaaaae3771d30_0, v0xaaaae3771d30_1;
E_0xaaaae376fa90/1 .event edge, v0xaaaae3771d30_1, v0xaaaae3771d30_2, v0xaaaae3771d30_2, v0xaaaae3771d30_2;
E_0xaaaae376fa90/2 .event edge, v0xaaaae3771d30_1, v0xaaaae3771d30_0, v0xaaaae3771d30_1, v0xaaaae3771d30_2;
E_0xaaaae376fa90/3 .event edge, v0xaaaae3770fc0_0;
E_0xaaaae376fa90 .event/or E_0xaaaae376fa90/0, E_0xaaaae376fa90/1, E_0xaaaae376fa90/2, E_0xaaaae376fa90/3;
L_0xaaaae3799730 .reduce/nor L_0xaaaae379a270;
L_0xaaaae3799b00 .concat [ 8 24 0 0], v0xaaaae3772350_0, L_0xffff922d5840;
L_0xaaaae3799c80 .cmp/eq 32, L_0xaaaae3799b00, L_0xffff922d5888;
L_0xaaaae3799f00 .functor MUXZ 1, v0xaaaae3771bb0_0, L_0xffff922d58d0, L_0xaaaae3799df0, C4<>;
L_0xaaaae379a070 .part v0xaaaae37724f0_0, 0, 1;
L_0xaaaae379a110 .part v0xaaaae37724f0_0, 1, 1;
L_0xaaaae379a5d0 .cmp/eq 32, v0xaaaae3770fc0_0, L_0xffff922d5918;
L_0xaaaae379a6c0 .part v0xaaaae3771d30_0, 128, 32;
L_0xaaaae379a800 .part v0xaaaae3771d30_1, 128, 32;
L_0xaaaae379a8f0 .functor MUXZ 32, L_0xaaaae379a800, L_0xaaaae379a6c0, L_0xaaaae379a5d0, C4<>;
L_0xaaaae379aae0 .reduce/nor L_0xaaaae379a270;
L_0xaaaae379ac10 .cmp/eq 32, v0xaaaae3770fc0_0, L_0xffff922d5960;
L_0xaaaae379ad70 .arith/sub 8, v0xaaaae3772350_0, L_0xffff922d59a8;
L_0xaaaae379af20 .arith/sub 8, v0xaaaae3772350_0, L_0xffff922d59f0;
L_0xaaaae379b090 .functor MUXZ 8, L_0xaaaae379af20, L_0xaaaae379ad70, L_0xaaaae379ac10, C4<>;
L_0xaaaae379b220 .functor MUXZ 8, L_0xaaaae379b090, v0xaaaae3772350_0, L_0xaaaae379aae0, C4<>;
S_0xaaaae37730b0 .scope generate, "mach_gen[4]" "mach_gen[4]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae3768360 .param/l "mach_i" 0 5 53, +C4<0100>;
L_0xaaaae379bac0 .functor OR 1, L_0xaaaae379b8e0, L_0xaaaae379b980, C4<0>, C4<0>;
L_0xaaaae379cf00 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae379d010 .functor AND 1, L_0xaaaae379d6d0, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae379d910 .functor AND 1, L_0xaaaae379d010, L_0xaaaae379ba20, C4<1>, C4<1>;
v0xaaaae3776660_0 .net *"_ivl_10", 0 0, L_0xaaaae379d6d0;  1 drivers
v0xaaaae3776760_0 .net *"_ivl_12", 0 0, L_0xaaaae379d010;  1 drivers
v0xaaaae3776820_0 .net *"_ivl_13", 0 0, L_0xaaaae379d770;  1 drivers
v0xaaaae37768e0_0 .net *"_ivl_15", 0 0, L_0xaaaae379ba20;  1 drivers
v0xaaaae37769a0_0 .net *"_ivl_4", 0 0, L_0xaaaae379b8e0;  1 drivers
v0xaaaae3776a80_0 .net *"_ivl_5", 0 0, L_0xaaaae379b980;  1 drivers
v0xaaaae3776b60_0 .net *"_ivl_6", 0 0, L_0xaaaae379bac0;  1 drivers
L_0xffff922d5a80 .functor BUFT 1, C4<00000000000000000000000001110100>, C4<0>, C4<0>, C4<0>;
v0xaaaae3776c40_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d5a80;  1 drivers
L_0xffff922d5a38 .functor BUFT 1, C4<00000000000000000000000001011100>, C4<0>, C4<0>, C4<0>;
v0xaaaae3776d20_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d5a38;  1 drivers
L_0xaaaae379ba20 .reduce/nor L_0xaaaae379d770;
S_0xaaaae37732f0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae37730b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae3773480 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001110100>;
P_0xaaaae37734c0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae3773500 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001011100>;
L_0xaaaae379bc70 .functor AND 1, v0xaaaae3774f90_0, L_0xaaaae379bbd0, C4<1>, C4<1>;
v0xaaaae3775a80_0 .array/port v0xaaaae3775a80, 0;
L_0xaaaae379bd30 .functor BUFZ 160, v0xaaaae3775a80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3775a80_1 .array/port v0xaaaae3775a80, 1;
L_0xaaaae379bdd0 .functor BUFZ 160, v0xaaaae3775a80_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3775a80_2 .array/port v0xaaaae3775a80, 2;
L_0xaaaae379bea0 .functor BUFZ 160, v0xaaaae3775a80_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae379c290 .functor OR 1, L_0xaaaae379c710, L_0xaaaae379bc70, C4<0>, C4<0>;
L_0xaaaae379c710 .functor XOR 1, L_0xaaaae379c510, L_0xaaaae379c5b0, C4<0>, C4<0>;
v0xaaaae37738b0_0 .net *"_ivl_1", 0 0, L_0xaaaae379bbd0;  1 drivers
v0xaaaae3773990_0 .net *"_ivl_13", 31 0, L_0xaaaae379bfa0;  1 drivers
L_0xffff922d5ac8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3773a70_0 .net *"_ivl_16", 23 0, L_0xffff922d5ac8;  1 drivers
L_0xffff922d5b10 .functor BUFT 1, C4<00000000000000000000000001110100>, C4<0>, C4<0>, C4<0>;
v0xaaaae3773b60_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d5b10;  1 drivers
v0xaaaae3773c40_0 .net *"_ivl_22", 0 0, L_0xaaaae379c290;  1 drivers
L_0xffff922d5b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae3773d50_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d5b58;  1 drivers
v0xaaaae3773e30_0 .net *"_ivl_28", 0 0, L_0xaaaae379c510;  1 drivers
v0xaaaae3773f10_0 .net *"_ivl_30", 0 0, L_0xaaaae379c5b0;  1 drivers
L_0xffff922d5ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3773ff0_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5ba0;  1 drivers
v0xaaaae37740d0_0 .net *"_ivl_35", 0 0, L_0xaaaae379c860;  1 drivers
v0xaaaae3774190_0 .net *"_ivl_39", 31 0, L_0xaaaae379c950;  1 drivers
v0xaaaae3774270_0 .net *"_ivl_42", 31 0, L_0xaaaae379ca90;  1 drivers
v0xaaaae3774350_0 .net *"_ivl_46", 0 0, L_0xaaaae379cd70;  1 drivers
L_0xffff922d5be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3774410_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d5be8;  1 drivers
v0xaaaae37744f0_0 .net *"_ivl_49", 0 0, L_0xaaaae379ce10;  1 drivers
L_0xffff922d5c30 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae37745b0_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d5c30;  1 drivers
v0xaaaae3774690_0 .net *"_ivl_53", 7 0, L_0xaaaae379cf70;  1 drivers
L_0xffff922d5c78 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae3774770_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d5c78;  1 drivers
v0xaaaae3774850_0 .net *"_ivl_57", 7 0, L_0xaaaae379d120;  1 drivers
v0xaaaae3774930_0 .net *"_ivl_59", 7 0, L_0xaaaae379d290;  1 drivers
v0xaaaae3774a10_0 .net "ack_in", 0 0, L_0xaaaae379d910;  1 drivers
v0xaaaae3774ad0_0 .var "changed_out", 0 0;
v0xaaaae3774b90_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae3774c30_0 .var "col_addr_out", 7 0;
v0xaaaae3774d10_0 .var/2s "col_i", 31 0;
v0xaaaae3774df0_0 .var "degree", 3 0;
v0xaaaae3774ed0_0 .net "done_out", 0 0, L_0xaaaae379bc70;  1 drivers
v0xaaaae3774f90_0 .var "done_out_buf", 0 0;
v0xaaaae3775050_0 .var "insert_reg", 1 0;
v0xaaaae3775130_0 .net "last_row", 0 0, L_0xaaaae379c120;  1 drivers
v0xaaaae37751f0_0 .var "next_regs_0", 159 0;
v0xaaaae37752d0_0 .var "next_regs_1", 159 0;
v0xaaaae37753b0_0 .var "next_regs_2", 159 0;
v0xaaaae37756a0_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae3775760_0 .net "partial_vec_out", 31 0, L_0xaaaae379cb80;  alias, 1 drivers
v0xaaaae3775840_0 .var "prune", 0 0;
v0xaaaae3775900_0 .var "read_en_buf", 0 0;
v0xaaaae37759c0_0 .net "read_en_out", 0 0, L_0xaaaae379c3a0;  1 drivers
v0xaaaae3775a80 .array "regs", 0 2, 159 0;
v0xaaaae3775bc0_0 .net "regs_dbg_0", 159 0, L_0xaaaae379bd30;  1 drivers
v0xaaaae3775ca0_0 .net "regs_dbg_1", 159 0, L_0xaaaae379bdd0;  1 drivers
v0xaaaae3775d80_0 .net "regs_dbg_2", 159 0, L_0xaaaae379bea0;  1 drivers
v0xaaaae3775e60_0 .var "regs_valid", 0 0;
v0xaaaae3775f20_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae3775fc0_0 .net "row_addr_out", 7 0, L_0xaaaae379d420;  alias, 1 drivers
v0xaaaae37760a0_0 .var "row_addr_out_buf", 7 0;
v0xaaaae3776180_0 .net "run", 0 0, L_0xaaaae379cf00;  1 drivers
v0xaaaae3776240_0 .var "store_parity", 1 0;
v0xaaaae3776320_0 .var/2s "updates_out", 31 0;
v0xaaaae3776400_0 .net "write_en_out", 0 0, L_0xaaaae379c710;  1 drivers
E_0xaaaae37737e0/0 .event edge, v0xaaaae3775a80_0, v0xaaaae3775a80_0, v0xaaaae3775a80_0, v0xaaaae3775a80_1;
E_0xaaaae37737e0/1 .event edge, v0xaaaae3775a80_1, v0xaaaae3775a80_2, v0xaaaae3775a80_2, v0xaaaae3775a80_2;
E_0xaaaae37737e0/2 .event edge, v0xaaaae3775a80_1, v0xaaaae3775a80_0, v0xaaaae3775a80_1, v0xaaaae3775a80_2;
E_0xaaaae37737e0/3 .event edge, v0xaaaae3774d10_0;
E_0xaaaae37737e0 .event/or E_0xaaaae37737e0/0, E_0xaaaae37737e0/1, E_0xaaaae37737e0/2, E_0xaaaae37737e0/3;
L_0xaaaae379bbd0 .reduce/nor L_0xaaaae379c710;
L_0xaaaae379bfa0 .concat [ 8 24 0 0], v0xaaaae37760a0_0, L_0xffff922d5ac8;
L_0xaaaae379c120 .cmp/eq 32, L_0xaaaae379bfa0, L_0xffff922d5b10;
L_0xaaaae379c3a0 .functor MUXZ 1, v0xaaaae3775900_0, L_0xffff922d5b58, L_0xaaaae379c290, C4<>;
L_0xaaaae379c510 .part v0xaaaae3776240_0, 0, 1;
L_0xaaaae379c5b0 .part v0xaaaae3776240_0, 1, 1;
L_0xaaaae379c860 .cmp/eq 32, v0xaaaae3774d10_0, L_0xffff922d5ba0;
L_0xaaaae379c950 .part v0xaaaae3775a80_0, 128, 32;
L_0xaaaae379ca90 .part v0xaaaae3775a80_1, 128, 32;
L_0xaaaae379cb80 .functor MUXZ 32, L_0xaaaae379ca90, L_0xaaaae379c950, L_0xaaaae379c860, C4<>;
L_0xaaaae379cd70 .reduce/nor L_0xaaaae379c710;
L_0xaaaae379ce10 .cmp/eq 32, v0xaaaae3774d10_0, L_0xffff922d5be8;
L_0xaaaae379cf70 .arith/sub 8, v0xaaaae37760a0_0, L_0xffff922d5c30;
L_0xaaaae379d120 .arith/sub 8, v0xaaaae37760a0_0, L_0xffff922d5c78;
L_0xaaaae379d290 .functor MUXZ 8, L_0xaaaae379d120, L_0xaaaae379cf70, L_0xaaaae379ce10, C4<>;
L_0xaaaae379d420 .functor MUXZ 8, L_0xaaaae379d290, v0xaaaae37760a0_0, L_0xaaaae379cd70, C4<>;
S_0xaaaae3776e90 .scope generate, "mach_gen[5]" "mach_gen[5]" 5 53, 5 53 0, S_0xaaaae36acf00;
 .timescale 0 0;
P_0xaaaae3773ce0 .param/l "mach_i" 0 5 53, +C4<0101>;
L_0xaaaae379dea0 .functor OR 1, L_0xaaaae379dca0, L_0xaaaae379de00, C4<0>, C4<0>;
L_0xaaaae379f270 .functor OR 1, v0xaaaae3781f40_0, v0xaaaae3780110_0, C4<0>, C4<0>;
L_0xaaaae379f380 .functor AND 1, L_0xaaaae379fa40, L_0xaaaae37a0e10, C4<1>, C4<1>;
L_0xaaaae379fd40 .functor AND 1, L_0xaaaae379f380, L_0xaaaae379fc50, C4<1>, C4<1>;
v0xaaaae377a520_0 .net *"_ivl_10", 0 0, L_0xaaaae379fa40;  1 drivers
v0xaaaae377a620_0 .net *"_ivl_12", 0 0, L_0xaaaae379f380;  1 drivers
v0xaaaae377a6e0_0 .net *"_ivl_13", 0 0, L_0xaaaae379fbb0;  1 drivers
v0xaaaae377a7a0_0 .net *"_ivl_15", 0 0, L_0xaaaae379fc50;  1 drivers
v0xaaaae377a860_0 .net *"_ivl_4", 0 0, L_0xaaaae379dca0;  1 drivers
v0xaaaae377a940_0 .net *"_ivl_5", 0 0, L_0xaaaae379de00;  1 drivers
v0xaaaae377aa20_0 .net *"_ivl_6", 0 0, L_0xaaaae379dea0;  1 drivers
L_0xffff922d5d08 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaaae377ab00_0 .net/2s "end_row_dbg", 31 0, L_0xffff922d5d08;  1 drivers
L_0xffff922d5cc0 .functor BUFT 1, C4<00000000000000000000000001110011>, C4<0>, C4<0>, C4<0>;
v0xaaaae377abe0_0 .net/2s "start_row_dbg", 31 0, L_0xffff922d5cc0;  1 drivers
L_0xaaaae379fc50 .reduce/nor L_0xaaaae379fbb0;
S_0xaaaae37770d0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaae3776e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 32 "partial_vec_out";
P_0xaaaae37772b0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000010001011>;
P_0xaaaae37772f0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000101>;
P_0xaaaae3777330 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001110011>;
L_0xaaaae379e0a0 .functor AND 1, v0xaaaae3778e50_0, L_0xaaaae379e000, C4<1>, C4<1>;
v0xaaaae3779940_0 .array/port v0xaaaae3779940, 0;
L_0xaaaae379e160 .functor BUFZ 160, v0xaaaae3779940_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3779940_1 .array/port v0xaaaae3779940, 1;
L_0xaaaae379e1d0 .functor BUFZ 160, v0xaaaae3779940_1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaae3779940_2 .array/port v0xaaaae3779940, 2;
L_0xaaaae379e240 .functor BUFZ 160, v0xaaaae3779940_2, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaae379e570 .functor OR 1, L_0xaaaae379e9f0, L_0xaaaae379e0a0, C4<0>, C4<0>;
L_0xaaaae379e9f0 .functor XOR 1, L_0xaaaae379e7f0, L_0xaaaae379e890, C4<0>, C4<0>;
v0xaaaae3777770_0 .net *"_ivl_1", 0 0, L_0xaaaae379e000;  1 drivers
v0xaaaae3777850_0 .net *"_ivl_13", 31 0, L_0xaaaae379e2e0;  1 drivers
L_0xffff922d5d50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3777930_0 .net *"_ivl_16", 23 0, L_0xffff922d5d50;  1 drivers
L_0xffff922d5d98 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaaae3777a20_0 .net/2u *"_ivl_17", 31 0, L_0xffff922d5d98;  1 drivers
v0xaaaae3777b00_0 .net *"_ivl_22", 0 0, L_0xaaaae379e570;  1 drivers
L_0xffff922d5de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae3777c10_0 .net/2u *"_ivl_23", 0 0, L_0xffff922d5de0;  1 drivers
v0xaaaae3777cf0_0 .net *"_ivl_28", 0 0, L_0xaaaae379e7f0;  1 drivers
v0xaaaae3777dd0_0 .net *"_ivl_30", 0 0, L_0xaaaae379e890;  1 drivers
L_0xffff922d5e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae3777eb0_0 .net/2u *"_ivl_33", 31 0, L_0xffff922d5e28;  1 drivers
v0xaaaae3777f90_0 .net *"_ivl_35", 0 0, L_0xaaaae379eb40;  1 drivers
v0xaaaae3778050_0 .net *"_ivl_39", 31 0, L_0xaaaae379ec30;  1 drivers
v0xaaaae3778130_0 .net *"_ivl_42", 31 0, L_0xaaaae379ed70;  1 drivers
v0xaaaae3778210_0 .net *"_ivl_46", 0 0, L_0xaaaae379f050;  1 drivers
L_0xffff922d5e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae37782d0_0 .net/2u *"_ivl_47", 31 0, L_0xffff922d5e70;  1 drivers
v0xaaaae37783b0_0 .net *"_ivl_49", 0 0, L_0xaaaae379f180;  1 drivers
L_0xffff922d5eb8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae3778470_0 .net/2u *"_ivl_51", 7 0, L_0xffff922d5eb8;  1 drivers
v0xaaaae3778550_0 .net *"_ivl_53", 7 0, L_0xaaaae379f2e0;  1 drivers
L_0xffff922d5f00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae3778630_0 .net/2u *"_ivl_55", 7 0, L_0xffff922d5f00;  1 drivers
v0xaaaae3778710_0 .net *"_ivl_57", 7 0, L_0xaaaae379f490;  1 drivers
v0xaaaae37787f0_0 .net *"_ivl_59", 7 0, L_0xaaaae379f600;  1 drivers
v0xaaaae37788d0_0 .net "ack_in", 0 0, L_0xaaaae379fd40;  1 drivers
v0xaaaae3778990_0 .var "changed_out", 0 0;
v0xaaaae3778a50_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae3778af0_0 .var "col_addr_out", 7 0;
v0xaaaae3778bd0_0 .var/2s "col_i", 31 0;
v0xaaaae3778cb0_0 .var "degree", 3 0;
v0xaaaae3778d90_0 .net "done_out", 0 0, L_0xaaaae379e0a0;  1 drivers
v0xaaaae3778e50_0 .var "done_out_buf", 0 0;
v0xaaaae3778f10_0 .var "insert_reg", 1 0;
v0xaaaae3778ff0_0 .net "last_row", 0 0, L_0xaaaae379e400;  1 drivers
v0xaaaae37790b0_0 .var "next_regs_0", 159 0;
v0xaaaae3779190_0 .var "next_regs_1", 159 0;
v0xaaaae3779270_0 .var "next_regs_2", 159 0;
v0xaaaae3779560_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae3779620_0 .net "partial_vec_out", 31 0, L_0xaaaae379ee60;  alias, 1 drivers
v0xaaaae3779700_0 .var "prune", 0 0;
v0xaaaae37797c0_0 .var "read_en_buf", 0 0;
v0xaaaae3779880_0 .net "read_en_out", 0 0, L_0xaaaae379e680;  1 drivers
v0xaaaae3779940 .array "regs", 0 2, 159 0;
v0xaaaae3779a80_0 .net "regs_dbg_0", 159 0, L_0xaaaae379e160;  1 drivers
v0xaaaae3779b60_0 .net "regs_dbg_1", 159 0, L_0xaaaae379e1d0;  1 drivers
v0xaaaae3779c40_0 .net "regs_dbg_2", 159 0, L_0xaaaae379e240;  1 drivers
v0xaaaae3779d20_0 .var "regs_valid", 0 0;
v0xaaaae3779de0_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae3779e80_0 .net "row_addr_out", 7 0, L_0xaaaae379f790;  alias, 1 drivers
v0xaaaae3779f60_0 .var "row_addr_out_buf", 7 0;
v0xaaaae377a040_0 .net "run", 0 0, L_0xaaaae379f270;  1 drivers
v0xaaaae377a100_0 .var "store_parity", 1 0;
v0xaaaae377a1e0_0 .var/2s "updates_out", 31 0;
v0xaaaae377a2c0_0 .net "write_en_out", 0 0, L_0xaaaae379e9f0;  1 drivers
E_0xaaaae37776a0/0 .event edge, v0xaaaae3779940_0, v0xaaaae3779940_0, v0xaaaae3779940_0, v0xaaaae3779940_1;
E_0xaaaae37776a0/1 .event edge, v0xaaaae3779940_1, v0xaaaae3779940_2, v0xaaaae3779940_2, v0xaaaae3779940_2;
E_0xaaaae37776a0/2 .event edge, v0xaaaae3779940_1, v0xaaaae3779940_0, v0xaaaae3779940_1, v0xaaaae3779940_2;
E_0xaaaae37776a0/3 .event edge, v0xaaaae3778bd0_0;
E_0xaaaae37776a0 .event/or E_0xaaaae37776a0/0, E_0xaaaae37776a0/1, E_0xaaaae37776a0/2, E_0xaaaae37776a0/3;
L_0xaaaae379e000 .reduce/nor L_0xaaaae379e9f0;
L_0xaaaae379e2e0 .concat [ 8 24 0 0], v0xaaaae3779f60_0, L_0xffff922d5d50;
L_0xaaaae379e400 .cmp/eq 32, L_0xaaaae379e2e0, L_0xffff922d5d98;
L_0xaaaae379e680 .functor MUXZ 1, v0xaaaae37797c0_0, L_0xffff922d5de0, L_0xaaaae379e570, C4<>;
L_0xaaaae379e7f0 .part v0xaaaae377a100_0, 0, 1;
L_0xaaaae379e890 .part v0xaaaae377a100_0, 1, 1;
L_0xaaaae379eb40 .cmp/eq 32, v0xaaaae3778bd0_0, L_0xffff922d5e28;
L_0xaaaae379ec30 .part v0xaaaae3779940_0, 128, 32;
L_0xaaaae379ed70 .part v0xaaaae3779940_1, 128, 32;
L_0xaaaae379ee60 .functor MUXZ 32, L_0xaaaae379ed70, L_0xaaaae379ec30, L_0xaaaae379eb40, C4<>;
L_0xaaaae379f050 .reduce/nor L_0xaaaae379e9f0;
L_0xaaaae379f180 .cmp/eq 32, v0xaaaae3778bd0_0, L_0xffff922d5e70;
L_0xaaaae379f2e0 .arith/sub 8, v0xaaaae3779f60_0, L_0xffff922d5eb8;
L_0xaaaae379f490 .arith/sub 8, v0xaaaae3779f60_0, L_0xffff922d5f00;
L_0xaaaae379f600 .functor MUXZ 8, L_0xaaaae379f490, L_0xaaaae379f2e0, L_0xaaaae379f180, C4<>;
L_0xaaaae379f790 .functor MUXZ 8, L_0xaaaae379f600, v0xaaaae3779f60_0, L_0xaaaae379f050, C4<>;
S_0xaaaae377acc0 .scope module, "main_mem" "mem" 5 27, 8 5 0, S_0xaaaae36acf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 8 "row_addr_in";
    .port_info 6 /INPUT 32 "partial_vec_in";
    .port_info 7 /INPUT 8 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 32 "partial_vec_out";
enum0xaaaae3623dc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaae37a0550 .functor AND 1, v0xaaaae377cec0_0, L_0xaaaae37a04b0, C4<1>, C4<1>;
L_0xaaaae37a0610 .functor OR 1, L_0xaaaae37a3160, L_0xaaaae37a3cf0, C4<0>, C4<0>;
L_0xaaaae37a0810 .functor AND 1, L_0xaaaae37a0610, L_0xaaaae37a0720, C4<1>, C4<1>;
L_0xaaaae37a0a60 .functor OR 1, L_0xaaaae37a0810, L_0xaaaae37a0920, C4<0>, C4<0>;
L_0xaaaae37a0b50 .functor OR 1, L_0xaaaae37a3160, L_0xaaaae37a3cf0, C4<0>, C4<0>;
L_0xaaaae37a0bc0 .functor OR 1, L_0xaaaae37a0b50, L_0xaaaae37a0920, C4<0>, C4<0>;
L_0xaaaae37a0d10 .functor AND 1, L_0xaaaae37a0550, L_0xaaaae37a3160, C4<1>, C4<1>;
L_0xaaaae37a0e10 .functor OR 1, L_0xaaaae37a0d10, L_0xaaaae37a0920, C4<0>, C4<0>;
L_0xffff922d5fd8 .functor BUFT 1, C4<11111111111111111111111111100000>, C4<0>, C4<0>, C4<0>;
L_0xaaaae37a0ff0 .functor AND 32, L_0xaaaae37a0ed0, L_0xffff922d5fd8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaae377bbb0_0 .net *"_ivl_0", 0 0, L_0xaaaae37a04b0;  1 drivers
L_0xffff922d5f48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae377bc90_0 .net/2u *"_ivl_10", 1 0, L_0xffff922d5f48;  1 drivers
v0xaaaae377bd70_0 .net *"_ivl_17", 0 0, L_0xaaaae37a0b50;  1 drivers
v0xaaaae377be10_0 .net *"_ivl_21", 0 0, L_0xaaaae37a0d10;  1 drivers
v0xaaaae377bed0_0 .net *"_ivl_24", 31 0, L_0xaaaae37a0ed0;  1 drivers
L_0xffff922d5f90 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae377c000_0 .net *"_ivl_27", 23 0, L_0xffff922d5f90;  1 drivers
v0xaaaae377c0e0_0 .net/2u *"_ivl_28", 31 0, L_0xffff922d5fd8;  1 drivers
v0xaaaae377c1c0_0 .net *"_ivl_30", 31 0, L_0xaaaae37a0ff0;  1 drivers
v0xaaaae377c2a0_0 .net *"_ivl_5", 0 0, L_0xaaaae37a0610;  1 drivers
v0xaaaae377c360_0 .net *"_ivl_7", 0 0, L_0xaaaae37a0720;  1 drivers
v0xaaaae377c420_0 .net "ack", 0 0, L_0xaaaae37a0e10;  alias, 1 drivers
v0xaaaae377c4c0_0 .net "addr_saved", 0 0, L_0xaaaae37a0550;  1 drivers
v0xaaaae377c560_0 .net "bank_read_data", 159 0, v0xaaaae377b7e0_0;  1 drivers
v0xaaaae377c650_0 .var "bank_vec_addr_saved", 7 0;
v0xaaaae377c710_0 .var "bank_vec_stable", 159 0;
v0xaaaae377c800_0 .net "busy", 0 0, L_0xaaaae37a0bc0;  alias, 1 drivers
v0xaaaae377c8a0_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae377cb60_0 .net "col_addr_in", 7 0, L_0xaaaae37a27c0;  alias, 1 drivers
v0xaaaae377cc40_0 .var "dirty_list", 138 0;
v0xaaaae377cd20_0 .net "fetch_en", 0 0, L_0xaaaae37a0810;  1 drivers
v0xaaaae377cde0_0 .var "fetch_state", 1 0;
v0xaaaae377cec0_0 .var "mem_init", 0 0;
v0xaaaae377cf80_0 .var "next_fetch_state", 1 0;
v0xaaaae377d060_0 .net "pad_en", 0 0, v0xaaaae3781c80_0;  alias, 1 drivers
v0xaaaae377d120_0 .net "partial_vec_in", 31 0, L_0xaaaae37a1a50;  alias, 1 drivers
v0xaaaae377d200_0 .net "partial_vec_out", 31 0, L_0xaaaae37a1100;  alias, 1 drivers
v0xaaaae377d2c0_0 .net "read_en", 0 0, L_0xaaaae37a3160;  alias, 1 drivers
v0xaaaae377d380_0 .net "reset", 0 0, v0xaaaae3781dc0_0;  alias, 1 drivers
v0xaaaae377d420_0 .net "row_addr_in", 7 0, L_0xaaaae37a21d0;  alias, 1 drivers
v0xaaaae377d510_0 .net "write_en", 0 0, L_0xaaaae37a3cf0;  alias, 1 drivers
v0xaaaae377d5b0_0 .net "writeback_commit", 0 0, L_0xaaaae37a0920;  1 drivers
E_0xaaaae377ae50 .event edge, v0xaaaae377cde0_0, v0xaaaae377cd20_0, v0xaaaae377c4c0_0, v0xaaaae377d510_0;
L_0xaaaae37a04b0 .cmp/eq 8, L_0xaaaae37a21d0, v0xaaaae377c650_0;
L_0xaaaae37a0720 .reduce/nor L_0xaaaae37a0550;
L_0xaaaae37a0920 .cmp/eq 2, v0xaaaae377cde0_0, L_0xffff922d5f48;
L_0xaaaae37a0ed0 .concat [ 8 24 0 0], L_0xaaaae37a27c0, L_0xffff922d5f90;
L_0xaaaae37a1100 .part/v v0xaaaae377c710_0, L_0xaaaae37a0ff0, 32;
S_0xaaaae377af00 .scope module, "data" "single_port_sync_ram" 8 32, 9 1 0, S_0xaaaae377acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 160 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 160 "read_data";
P_0xaaaae377b100 .param/l "ADDR_WIDTH" 0 9 2, +C4<00000000000000000000000000001000>;
P_0xaaaae377b140 .param/l "DATA_WIDTH" 0 9 4, +C4<0000000000000000000000000000000000000000000000000000000000010100000>;
P_0xaaaae377b180 .param/l "DEPTH" 0 9 3, +C4<00000000000000000000000010001011>;
v0xaaaae377b4b0_0 .net "addr", 7 0, L_0xaaaae37a21d0;  alias, 1 drivers
v0xaaaae377b5b0_0 .net "bank_en", 0 0, L_0xaaaae37a0a60;  1 drivers
v0xaaaae377b670_0 .net "clock", 0 0, v0xaaaae3781600_0;  alias, 1 drivers
v0xaaaae377b740 .array "mem", 0 138, 159 0;
v0xaaaae377b7e0_0 .var "read_data", 159 0;
v0xaaaae377b910_0 .net "write_data", 159 0, v0xaaaae377c710_0;  1 drivers
v0xaaaae377b9f0_0 .net "write_en", 0 0, L_0xaaaae37a0920;  alias, 1 drivers
S_0xaaaae3780a70 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaaae36ac590;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaae3780c20;
    %jmp t_0;
    .scope S_0xaaaae3780c20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae3780e00_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaae3780e00_0;
    %cmpi/s 139, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%3d: %1b", v0xaaaae3780e00_0, &A<v0xaaaae377b740, v0xaaaae3780e00_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaae3780e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaae3780e00_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaae3780a70;
t_0 %join;
    %end;
S_0xaaaae3780c20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaaae3780a70;
 .timescale 0 0;
v0xaaaae3780e00_0 .var/2s "i", 31 0;
S_0xaaaae3780f00 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaaae36ac590;
 .timescale 0 0;
v0xaaaae3781230_0 .var "col_i", 7 0;
v0xaaaae3781330_0 .var "partial_vec", 31 0;
v0xaaaae3781410_0 .var "row_i", 7 0;
E_0xaaaae3781110 .event negedge, v0xaaaae377fe30_0;
E_0xaaaae3781170 .event posedge, v0xaaaae377fe30_0;
E_0xaaaae37811d0 .event negedge, v0xaaaae36c1000_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaae37811d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae3781c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %load/vec4 v0xaaaae3781330_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 32;
    %load/vec4 v0xaaaae3781410_0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 8;
    %load/vec4 v0xaaaae3781230_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 8;
    %load/vec4 v0xaaaae3781ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaae3781170;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781c80_0, 0, 1;
    %load/vec4 v0xaaaae3781bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaaae3781110;
T_2.17 ;
    %end;
    .scope S_0xaaaae36ac120;
T_3 ;
Ewait_0 .event/or E_0xaaaae363dbd0, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae3765a20_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae3765a20_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae3766280_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3765e20_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3765f00_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae37664c0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3765fe0_0, 0, 160;
    %load/vec4 v0xaaaae3766280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae3765f00_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaaae3765940_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaaae3765f00_0;
    %store/vec4 v0xaaaae3765e20_0, 0, 160;
    %load/vec4 v0xaaaae3765fe0_0;
    %store/vec4 v0xaaaae3765f00_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae3765fe0_0, 0, 160;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaae36ac120;
T_4 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3766960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae37668a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaae3766ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae37668a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3765c80_0, 0;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaae3765c80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaae3766e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaae3765660_0;
    %load/vec4 v0xaaaae37668a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaae37660c0_0;
    %load/vec4 v0xaaaae3765c80_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae3765880_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae37664c0, 5, 6;
    %load/vec4 v0xaaaae3765880_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae3765d60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaaae3765c80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3765d60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaae3765c80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae3765c80_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae37668a0_0, 0;
    %load/vec4 v0xaaaae3766a00_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaae37668a0_0;
    %load/vec4 v0xaaaae3765bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae3766e20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaae3765e20_0;
    %load/vec4 v0xaaaae3765f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae3765fe0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae37664c0, 0, 4;
    %load/vec4 v0xaaaae3765940_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae37668a0_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae36ac120;
T_5 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3766960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3765bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3766d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3766c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3765720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3766340_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaae3766ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3766340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3766c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3765bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3765720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3766ac0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaae3766e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaaae3765660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaae3766c60_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae3766c60_0, 4, 5;
    %load/vec4 v0xaaaae3765940_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaae3765660_0;
    %load/vec4 v0xaaaae37668a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaae3765880_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae3765d60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaaae3765880_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaaae3765c80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3765d60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaaae3766ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3766ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3765940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3766340_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaae37668a0_0;
    %load/vec4 v0xaaaae3765bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae3766e20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaae3766280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaaae3766d40_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3766d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3765720_0, 0;
T_5.16 ;
    %load/vec4 v0xaaaae3765940_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaaae3765d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3765bc0_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3766340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3765940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
    %load/vec4 v0xaaaae3766ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3766ac0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaaae3765940_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3765940_0, 0;
T_5.19 ;
    %load/vec4 v0xaaaae3765940_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaaae3766c60_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae3766c60_0, 4, 5;
    %load/vec4 v0xaaaae3765940_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3765880_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaae3767930;
T_6 ;
Ewait_1 .event/or E_0xaaaae375d7e0, E_0x0;
    %wait Ewait_1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae3769470_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae3769470_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae3769ea0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3769870_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3769950_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376a0e0, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3769a30_0, 0, 160;
    %load/vec4 v0xaaaae3769ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae3769950_0, 4, 1;
T_6.0 ;
    %load/vec4 v0xaaaae3769390_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaaae3769950_0;
    %store/vec4 v0xaaaae3769870_0, 0, 160;
    %load/vec4 v0xaaaae3769a30_0;
    %store/vec4 v0xaaaae3769950_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae3769a30_0, 0, 160;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaae3767930;
T_7 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae376a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376a4c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaae376a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376a4c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae37696d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaae376aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaae3769090_0;
    %load/vec4 v0xaaaae376a4c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaaae3769d20_0;
    %load/vec4 v0xaaaae37696d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae37692b0_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae376a0e0, 5, 6;
    %load/vec4 v0xaaaae37692b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae37697b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.8, 9;
    %load/vec4 v0xaaaae37696d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae37697b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xaaaae37696d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae37696d0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376a4c0_0, 0;
    %load/vec4 v0xaaaae376a670_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xaaaae376a4c0_0;
    %load/vec4 v0xaaaae3769610_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae376aab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0xaaaae3769870_0;
    %load/vec4 v0xaaaae3769950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae3769a30_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376a0e0, 0, 4;
    %load/vec4 v0xaaaae3769390_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376a4c0_0, 0;
T_7.16 ;
T_7.14 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae3767930;
T_8 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae376a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3769610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae376a9d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae376a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3769150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3769f60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaae376a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3769f60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae376a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3769610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3769150_0, 0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0xaaaae376a750_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaae376aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xaaaae3769090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaae376a8f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae376a8f0_0, 4, 5;
    %load/vec4 v0xaaaae3769390_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xaaaae3769090_0;
    %load/vec4 v0xaaaae376a4c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaae37692b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae37697b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaaae37692b0_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xaaaae37696d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae37697b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0xaaaae376a750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae376a750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3769390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3769f60_0, 0;
T_8.13 ;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaae376a4c0_0;
    %load/vec4 v0xaaaae3769610_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae376aab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0xaaaae3769ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0xaaaae376a9d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae376a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3769150_0, 0;
T_8.16 ;
    %load/vec4 v0xaaaae3769390_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0xaaaae37697b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3769610_0, 0;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3769f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3769390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
    %load/vec4 v0xaaaae376a750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae376a750_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0xaaaae3769390_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3769390_0, 0;
T_8.19 ;
    %load/vec4 v0xaaaae3769390_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v0xaaaae376a8f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae376a8f0_0, 4, 5;
    %load/vec4 v0xaaaae3769390_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae37692b0_0, 0;
T_8.22 ;
T_8.14 ;
T_8.9 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaae376b790;
T_9 ;
Ewait_2 .event/or E_0xaaaae375d820, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae376d270_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae376d270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae376dcc0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae376d670_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae376d750_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae376df00, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae376d830_0, 0, 160;
    %load/vec4 v0xaaaae376dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae376d750_0, 4, 1;
T_9.0 ;
    %load/vec4 v0xaaaae376d190_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaaaae376d750_0;
    %store/vec4 v0xaaaae376d670_0, 0, 160;
    %load/vec4 v0xaaaae376d830_0;
    %store/vec4 v0xaaaae376d750_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae376d830_0, 0, 160;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaae376b790;
T_10 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae376e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376e2e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaae376e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376e2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae376d4d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaae376e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0xaaaae376ce90_0;
    %load/vec4 v0xaaaae376e2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0xaaaae376db20_0;
    %load/vec4 v0xaaaae376d4d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae376d0b0_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae376df00, 5, 6;
    %load/vec4 v0xaaaae376d0b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae376d5b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.8, 9;
    %load/vec4 v0xaaaae376d4d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae376d5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0xaaaae376d4d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae376d4d0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376e2e0_0, 0;
    %load/vec4 v0xaaaae376e440_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
T_10.12 ;
T_10.11 ;
T_10.8 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0xaaaae376e2e0_0;
    %load/vec4 v0xaaaae376d410_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae376e880_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0xaaaae376d670_0;
    %load/vec4 v0xaaaae376d750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae376d830_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae376df00, 0, 4;
    %load/vec4 v0xaaaae376d190_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376e2e0_0, 0;
T_10.16 ;
T_10.14 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaae376b790;
T_11 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae376e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376d410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae376e7a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae376e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376dd80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaae376e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae376e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376cf50_0, 0;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0xaaaae376e520_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xaaaae376e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0xaaaae376ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xaaaae376e6c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae376e6c0_0, 4, 5;
    %load/vec4 v0xaaaae376d190_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaae376ce90_0;
    %load/vec4 v0xaaaae376e2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0xaaaae376d0b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae376d5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0xaaaae376d0b0_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0xaaaae376d4d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae376d5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0xaaaae376e520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae376e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae376d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae376dd80_0, 0;
T_11.13 ;
T_11.11 ;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0xaaaae376e2e0_0;
    %load/vec4 v0xaaaae376d410_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae376e880_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0xaaaae376dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0xaaaae376e7a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae376e7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376cf50_0, 0;
T_11.16 ;
    %load/vec4 v0xaaaae376d190_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0xaaaae376d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376d410_0, 0;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae376dd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae376d190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
    %load/vec4 v0xaaaae376e520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae376e520_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0xaaaae376d190_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae376d190_0, 0;
T_11.19 ;
    %load/vec4 v0xaaaae376d190_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_11.22, 4;
    %load/vec4 v0xaaaae376e6c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae376e6c0_0, 4, 5;
    %load/vec4 v0xaaaae376d190_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae376d0b0_0, 0;
T_11.22 ;
T_11.14 ;
T_11.9 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaae376f5b0;
T_12 ;
Ewait_3 .event/or E_0xaaaae376fa90, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae37710a0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae37710a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae3771af0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae37714a0_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3771580_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3771d30, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3771660_0, 0, 160;
    %load/vec4 v0xaaaae3771af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae3771580_0, 4, 1;
T_12.0 ;
    %load/vec4 v0xaaaae3770fc0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xaaaae3771580_0;
    %store/vec4 v0xaaaae37714a0_0, 0, 160;
    %load/vec4 v0xaaaae3771660_0;
    %store/vec4 v0xaaaae3771580_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae3771660_0, 0, 160;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaae376f5b0;
T_13 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae37721d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3772110_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaae3772430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3772110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3771300_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaae37726b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaaae3770cc0_0;
    %load/vec4 v0xaaaae3772110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0xaaaae3771950_0;
    %load/vec4 v0xaaaae3771300_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae3770ee0_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae3771d30, 5, 6;
    %load/vec4 v0xaaaae3770ee0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae37713e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.8, 9;
    %load/vec4 v0xaaaae3771300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae37713e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0xaaaae3771300_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae3771300_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3772110_0, 0;
    %load/vec4 v0xaaaae3772270_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
T_13.12 ;
T_13.11 ;
T_13.8 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0xaaaae3772110_0;
    %load/vec4 v0xaaaae3771240_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae37726b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0xaaaae37714a0_0;
    %load/vec4 v0xaaaae3771580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae3771660_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3771d30, 0, 4;
    %load/vec4 v0xaaaae3770fc0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3772110_0, 0;
T_13.16 ;
T_13.14 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaae376f5b0;
T_14 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae37721d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3771240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae37725d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae37724f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3770d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3771bb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaae3772430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3771bb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae37724f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3771240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3770d80_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0xaaaae3772350_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaaae37726b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0xaaaae3770cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0xaaaae37724f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae37724f0_0, 4, 5;
    %load/vec4 v0xaaaae3770fc0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0xaaaae3770cc0_0;
    %load/vec4 v0xaaaae3772110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0xaaaae3770ee0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae37713e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0xaaaae3770ee0_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0xaaaae3771300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae37713e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0xaaaae3772350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3772350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3770fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3771bb0_0, 0;
T_14.13 ;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0xaaaae3772110_0;
    %load/vec4 v0xaaaae3771240_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae37726b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0xaaaae3771af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0xaaaae37725d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae37725d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3770d80_0, 0;
T_14.16 ;
    %load/vec4 v0xaaaae3770fc0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0xaaaae37713e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3771240_0, 0;
T_14.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3771bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3770fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
    %load/vec4 v0xaaaae3772350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3772350_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0xaaaae3770fc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3770fc0_0, 0;
T_14.19 ;
    %load/vec4 v0xaaaae3770fc0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_14.22, 4;
    %load/vec4 v0xaaaae37724f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae37724f0_0, 4, 5;
    %load/vec4 v0xaaaae3770fc0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3770ee0_0, 0;
T_14.22 ;
T_14.14 ;
T_14.9 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaae37732f0;
T_15 ;
Ewait_4 .event/or E_0xaaaae37737e0, E_0x0;
    %wait Ewait_4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae3774df0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae3774df0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae3775840_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae37751f0_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae37752d0_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3775a80, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae37753b0_0, 0, 160;
    %load/vec4 v0xaaaae3775840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37752d0_0, 4, 1;
T_15.0 ;
    %load/vec4 v0xaaaae3774d10_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xaaaae37752d0_0;
    %store/vec4 v0xaaaae37751f0_0, 0, 160;
    %load/vec4 v0xaaaae37753b0_0;
    %store/vec4 v0xaaaae37752d0_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae37753b0_0, 0, 160;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaae37732f0;
T_16 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3775f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3775e60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaae3776180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3775e60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3775050_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xaaaae3776400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0xaaaae3774a10_0;
    %load/vec4 v0xaaaae3775e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0xaaaae37756a0_0;
    %load/vec4 v0xaaaae3775050_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae3774c30_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae3775a80, 5, 6;
    %load/vec4 v0xaaaae3774c30_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae3775130_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.8, 9;
    %load/vec4 v0xaaaae3775050_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3775130_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0xaaaae3775050_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae3775050_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3775e60_0, 0;
    %load/vec4 v0xaaaae3775fc0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
T_16.12 ;
T_16.11 ;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0xaaaae3775e60_0;
    %load/vec4 v0xaaaae3774f90_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae3776400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0xaaaae37751f0_0;
    %load/vec4 v0xaaaae37752d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae37753b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3775a80, 0, 4;
    %load/vec4 v0xaaaae3774d10_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3775e60_0, 0;
T_16.16 ;
T_16.14 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaae37732f0;
T_17 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3775f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3774f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3776320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3776240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3774ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3775900_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaae3776180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3775900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3776240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3774f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3774ad0_0, 0;
    %pushi/vec4 91, 0, 8;
    %assign/vec4 v0xaaaae37760a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xaaaae3776400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0xaaaae3774a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0xaaaae3776240_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae3776240_0, 4, 5;
    %load/vec4 v0xaaaae3774d10_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0xaaaae3774a10_0;
    %load/vec4 v0xaaaae3775e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0xaaaae3774c30_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae3775130_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0xaaaae3774c30_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0xaaaae3775050_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3775130_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0xaaaae37760a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae37760a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3774d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3775900_0, 0;
T_17.13 ;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0xaaaae3775e60_0;
    %load/vec4 v0xaaaae3774f90_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae3776400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0xaaaae3775840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0xaaaae3776320_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3776320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3774ad0_0, 0;
T_17.16 ;
    %load/vec4 v0xaaaae3774d10_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_17.18, 4;
    %load/vec4 v0xaaaae3775130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3774f90_0, 0;
T_17.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3775900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3774d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
    %load/vec4 v0xaaaae37760a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae37760a0_0, 0;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0xaaaae3774d10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3774d10_0, 0;
T_17.19 ;
    %load/vec4 v0xaaaae3774d10_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_17.22, 4;
    %load/vec4 v0xaaaae3776240_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae3776240_0, 4, 5;
    %load/vec4 v0xaaaae3774d10_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3774c30_0, 0;
T_17.22 ;
T_17.14 ;
T_17.9 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaae37770d0;
T_18 ;
Ewait_5 .event/or E_0xaaaae37776a0, E_0x0;
    %wait Ewait_5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae3778cb0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaae3778cb0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaae3779700_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae37790b0_0, 0, 160;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3779190_0, 0, 160;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae3779940, 4;
    %parti/s 159, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae3779270_0, 0, 160;
    %load/vec4 v0xaaaae3779700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae3779190_0, 4, 1;
T_18.0 ;
    %load/vec4 v0xaaaae3778bd0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0xaaaae3779190_0;
    %store/vec4 v0xaaaae37790b0_0, 0, 160;
    %load/vec4 v0xaaaae3779270_0;
    %store/vec4 v0xaaaae3779190_0, 0, 160;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae3779270_0, 0, 160;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaae37770d0;
T_19 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3779de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 480;
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3779d20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaae377a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3779d20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae3778f10_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0xaaaae377a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0xaaaae37788d0_0;
    %load/vec4 v0xaaaae3779d20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0xaaaae3779560_0;
    %load/vec4 v0xaaaae3778f10_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae3778af0_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaae3779940, 5, 6;
    %load/vec4 v0xaaaae3778af0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaae3778ff0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.8, 9;
    %load/vec4 v0xaaaae3778f10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3778ff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0xaaaae3778f10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaae3778f10_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3779d20_0, 0;
    %load/vec4 v0xaaaae3779e80_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
T_19.12 ;
T_19.11 ;
T_19.8 ;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0xaaaae3779d20_0;
    %load/vec4 v0xaaaae3778e50_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae377a2c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %load/vec4 v0xaaaae37790b0_0;
    %load/vec4 v0xaaaae3779190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae3779270_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 160;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %split/vec4 160;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae3779940, 0, 4;
    %load/vec4 v0xaaaae3778bd0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3779d20_0, 0;
T_19.16 ;
T_19.14 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaae37770d0;
T_20 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3779de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3778e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae377a1e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae377a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3778990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae37797c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaaae377a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae37797c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae377a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3778e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3778990_0, 0;
    %pushi/vec4 114, 0, 8;
    %assign/vec4 v0xaaaae3779f60_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xaaaae377a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0xaaaae37788d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0xaaaae377a100_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae377a100_0, 4, 5;
    %load/vec4 v0xaaaae3778bd0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0xaaaae37788d0_0;
    %load/vec4 v0xaaaae3779d20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0xaaaae3778af0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaae3778ff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0xaaaae3778af0_0;
    %addi 32, 0, 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0xaaaae3778f10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae3778ff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0xaaaae3779f60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3779f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3778bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae37797c0_0, 0;
T_20.13 ;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0xaaaae3779d20_0;
    %load/vec4 v0xaaaae3778e50_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaae377a2c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0xaaaae3779700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0xaaaae377a1e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae377a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3778990_0, 0;
T_20.16 ;
    %load/vec4 v0xaaaae3778bd0_0;
    %cmpi/e 159, 0, 32;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0xaaaae3778ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3778e50_0, 0;
T_20.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae37797c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3778bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
    %load/vec4 v0xaaaae3779f60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae3779f60_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0xaaaae3778bd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae3778bd0_0, 0;
T_20.19 ;
    %load/vec4 v0xaaaae3778bd0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_20.22, 4;
    %load/vec4 v0xaaaae377a100_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae377a100_0, 4, 5;
    %load/vec4 v0xaaaae3778bd0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaae3778af0_0, 0;
T_20.22 ;
T_20.14 ;
T_20.9 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaaae377af00;
T_21 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae377b5b0_0;
    %load/vec4 v0xaaaae377b9f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xaaaae377b910_0;
    %load/vec4 v0xaaaae377b4b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae377b740, 0, 4;
T_21.0 ;
    %load/vec4 v0xaaaae377b5b0_0;
    %load/vec4 v0xaaaae377b9f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaae377b4b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaaaae377b740, 4;
    %assign/vec4 v0xaaaae377b7e0_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaae377acc0;
T_22 ;
Ewait_6 .event/or E_0xaaaae377ae50, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaae377cde0_0;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
    %load/vec4 v0xaaaae377cde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0xaaaae377cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0xaaaae377c4c0_0;
    %load/vec4 v0xaaaae377d510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0xaaaae377d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
T_22.9 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae377cf80_0, 0, 2;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaae377acc0;
T_23 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae377d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae377cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae377cec0_0, 0;
    %pushi/vec4 0, 0, 139;
    %assign/vec4 v0xaaaae377cc40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaae377cf80_0;
    %assign/vec4 v0xaaaae377cde0_0, 0;
    %load/vec4 v0xaaaae377cde0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0xaaaae377cc40_0;
    %load/vec4 v0xaaaae377d420_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 0, 0, 160;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v0xaaaae377c560_0;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %assign/vec4 v0xaaaae377c710_0, 0;
    %load/vec4 v0xaaaae377d420_0;
    %assign/vec4 v0xaaaae377c650_0, 0;
    %load/vec4 v0xaaaae377d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0xaaaae377d120_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaae377cb60_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %load/vec4 v0xaaaae377d060_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaae377c710_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaae377d420_0;
    %assign/vec4/off/d v0xaaaae377cc40_0, 4, 5;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae377cec0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xaaaae377c4c0_0;
    %load/vec4 v0xaaaae377d510_0;
    %and;
    %load/vec4 v0xaaaae377cde0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0xaaaae377d120_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaae377cb60_0;
    %pad/u 32;
    %pushi/vec4 4294967264, 0, 32;
    %and;
    %load/vec4 v0xaaaae377d060_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaae377c710_0, 4, 5;
T_23.8 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaae36ad400;
T_24 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3763e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaae36c4c40_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaae36c4c40_0;
    %nor/r;
    %load/vec4 v0xaaaae3763d50_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %fork t_3, S_0xaaaae374b910;
    %jmp t_2;
    .scope S_0xaaaae374b910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae36da5b0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0xaaaae36da5b0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v0xaaaae3763d50_0;
    %load/vec4 v0xaaaae36da5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 6;
    %load/vec4 v0xaaaae36da5b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaae36c4c40_0, 0;
    %load/vec4 v0xaaaae36da5b0_0;
    %assign/vec4 v0xaaaae3763c70_0, 0;
T_24.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaae36da5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaae36da5b0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %end;
    .scope S_0xaaaae36ad400;
t_2 %join;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0xaaaae36c4c40_0;
    %or/r;
    %load/vec4 v0xaaaae3763d50_0;
    %load/vec4 v0xaaaae36c4c40_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaae36c4c40_0, 0;
T_24.8 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaae36acf00;
T_25 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3780350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3780110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3780580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae3780890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae377ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae377f1f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaae377f1f0_0;
    %load/vec4 v0xaaaae377ed00_0;
    %cmpi/s 6, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaae377ed00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae377ed00_0, 0;
    %load/vec4 v0xaaaae3780890_0;
    %ix/getv/s 4, v0xaaaae377ed00_0;
    %load/vec4a v0xaaaae37806c0, 4;
    %add;
    %cast2;
    %assign/vec4 v0xaaaae3780890_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xaaaae3780580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae3780110_0, 0;
    %load/vec4 v0xaaaae377f850_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0xaaaae377f3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae377f1f0_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3780110_0, 0;
T_25.9 ;
T_25.6 ;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0xaaaae37804e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae3780580_0, 0;
T_25.10 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaae36ac590;
T_26 ;
T_26.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaae3781600_0;
    %inv;
    %store/vec4 v0xaaaae3781600_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
    .scope S_0xaaaae36ac590;
T_27 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaae36ac590 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0xaaaae36ac590;
T_28 ;
    %wait E_0xaaaae360cff0;
    %load/vec4 v0xaaaae3781dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae3781850_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaaae3781790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0xaaaae3781850_0;
    %addi 1, 0, 64;
    %cast2;
    %assign/vec4 v0xaaaae3781850_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaaae36ac590;
T_29 ;
    %vpi_func 4 83 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaae3781a20_0, 0, 32;
    %load/vec4 v0xaaaae3781a20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %vpi_call/w 4 84 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae3781dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae3781e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae37816c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae3781d20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781790_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_29.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.3, 5;
    %jmp/1 T_29.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae37811d0;
    %jmp T_29.2;
T_29.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781dc0_0, 0, 1;
    %wait E_0xaaaae37811d0;
T_29.4 ;
    %load/vec4 v0xaaaae37820a0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_29.5, 8;
    %vpi_func 4 107 "$fgetc" 32, v0xaaaae3781a20_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaae3781500_0, 0, 32;
    %load/vec4 v0xaaaae3781500_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae37820a0_0, 4, 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0xaaaae3781500_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_29.8, 4;
    %load/vec4 v0xaaaae3781d20_0;
    %store/vec4 v0xaaaae3781330_0, 0, 32;
    %load/vec4 v0xaaaae3781e60_0;
    %pad/s 8;
    %store/vec4 v0xaaaae3781410_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0xaaaae3781230_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaae3780f00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae37816c0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaae3781e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaae3781e60_0, 0, 32;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0xaaaae37816c0_0;
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaae37816c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0xaaaae3781d20_0;
    %store/vec4 v0xaaaae3781330_0, 0, 32;
    %load/vec4 v0xaaaae3781e60_0;
    %pad/s 8;
    %store/vec4 v0xaaaae3781410_0, 0, 8;
    %load/vec4 v0xaaaae37816c0_0;
    %subi 32, 0, 32;
    %pad/s 8;
    %store/vec4 v0xaaaae3781230_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaae3780f00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae3781d20_0, 0, 32;
T_29.10 ;
    %load/vec4 v0xaaaae3781500_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae37816c0_0;
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaae3781d20_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaae37816c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaae37816c0_0, 0, 32;
T_29.9 ;
T_29.7 ;
    %jmp T_29.4;
T_29.5 ;
    %load/vec4 v0xaaaae37816c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.12, 4;
    %load/vec4 v0xaaaae3781d20_0;
    %store/vec4 v0xaaaae3781330_0, 0, 32;
    %load/vec4 v0xaaaae3781e60_0;
    %pad/s 8;
    %store/vec4 v0xaaaae3781410_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0xaaaae3781230_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaae3780f00;
    %join;
T_29.12 ;
    %wait E_0xaaaae37811d0;
    %fork TD_aoc4_tb.print_mem, S_0xaaaae3780a70;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae3781f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae3781790_0, 0, 1;
    %wait E_0xaaaae37811d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae3781f40_0, 0, 1;
    %wait E_0xaaaae363cc80;
    %wait E_0xaaaae360cff0;
    %vpi_call/w 4 138 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaaae3780a70;
    %join;
    %vpi_call/w 4 140 "$display", "Updates: %0d", v0xaaaae3782680_0 {0 0 0};
    %load/vec4 v0xaaaae3782680_0;
    %pushi/vec4 8484, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 141 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 142 "$display", "Cycles: %0d", v0xaaaae3781850_0 {0 0 0};
    %vpi_call/w 4 144 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
