
Efinity Interface Designer Timing Report
Version: 2025.1.110.5.9
Date: 2025-11-12 23:50

Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.

Device: Ti375C529
Project: tools_core
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+
|  pll_inst2   | PLL_BL0  |     external    |                          |  local  |                   |              0.000              |              0.000              |
+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+

+-----------+-------------+----------------------------+-----------------------+----------+
|   Clock   | Period (ns) | Enable Dynamic Phase Shift | Phase Shift (degrees) | Inverted |
+-----------+-------------+----------------------------+-----------------------+----------+
|  regACLK  |    20.000   |           False            |          0.0          |  false   |
| axi0_ACLK |    5.556    |           False            |          0.0          |  false   |
| axi1_ACLK |    5.556    |           False            |          0.0          |  false   |
+-----------+-------------+----------------------------+-----------------------+----------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+-----------+-----------+----------+----------+
| Instance Name |  Pin Name | Parameter | Max (ns) | Min (ns) |
+---------------+-----------+-----------+----------+----------+
|   ddr_pllin   | ddr_pllin |  GPIO_IN  |  3.698   |  2.074   |
+---------------+-----------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 3. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  3.358   |  2.099   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  2.531   |  1.560   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------

---------- 5. Clock Network Delay Report (begin) ----------

+-----------+----------+----------+
| Clock Pin | Max (ns) | Min (ns) |
+-----------+----------+----------+
| axi0_ACLK |  2.102   |  1.360   |
| axi1_ACLK |  2.101   |  1.360   |
|  regACLK  |  2.103   |  1.361   |
+-----------+----------+----------+

---------- Clock Network Delay Report (end) ----------
