#include "qemu/osdep.h"
#include "qemu/units.h"
#include "qapi/error.h"
#include "qapi/visitor.h"
#include "hw/boards.h"
#include "cpu.h"
#include "sysemu/reset.h"
#include "sysemu/sysemu.h"
#include "hw/qdev-properties.h"
#include "hw/ppc/ppc.h"
#include "hw/ppc/dcr_mpic.h"
#include "hw/char/pl011.h"
#include "hw/net/greth.h"
#include "hw/sd/sd.h"
#include "hw/sd/keyasic_sd.h"
#include "hw/irq.h"
#include "exec/memory.h"
#include "exec/address-spaces.h"
#include "hw/comm-port/commport.h"

typedef struct {
    MachineState parent;

    PowerPCCPU *cpu;

    MpicState mpic;

    PL011State uart[2];

    DeviceState *gpio[2];

    GRETHState greth[2];

    KeyasicSdState sdio;

    CommState comm[2];

    /* board properties */
    uint8_t boot_cfg;
}  MT174MachineState;

#define TYPE_MT174_MACHINE MACHINE_TYPE_NAME("mt174.04")
#define MT174_MACHINE(obj) \
    OBJECT_CHECK(MT174MachineState, obj, TYPE_MT174_MACHINE)

#define MT174_USE_INTERNAL_ROM 7
#define MT174_SD_CARD_INSERTED_GPIO 3
#define MT174_BOOT_IN_HOST_MODE 1
#define MT174_BOOT_CFG_DEFVAL \
    (1 << MT174_USE_INTERNAL_ROM | 1 << MT174_BOOT_IN_HOST_MODE)

/* DCR registers */
static int dcr_read_error(int dcrn)
{
    printf("DCR: error reading register with address 0x%x\n", dcrn);
    return 0;
}

static int dcr_write_error(int dcrn)
{
    printf("DCR: error writing register with address 0x%x\n", dcrn);
    return 0;
}

static uint32_t plb4arb8m_dcr_read (void *opaque, int dcrn)
{
    return 0;
}

static void plb4arb8m_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_plb4arb8m_register(CPUPPCState *env, uint32_t base)
{
    ppc_dcr_register(env, base + 0x2, NULL, plb4arb8m_dcr_read, plb4arb8m_dcr_write);
    ppc_dcr_register(env, base + 0x3, NULL, plb4arb8m_dcr_read, plb4arb8m_dcr_write);
    ppc_dcr_register(env, base + 0x4, NULL, plb4arb8m_dcr_read, plb4arb8m_dcr_write);
    ppc_dcr_register(env, base + 0x6, NULL, plb4arb8m_dcr_read, plb4arb8m_dcr_write);
    ppc_dcr_register(env, base + 0x7, NULL, plb4arb8m_dcr_read, plb4arb8m_dcr_write);
}

static uint32_t dmaplb6_dcr_read (void *opaque, int dcrn)
{
    return 0;
}

static void dmaplb6_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_dmaplb6_register(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0; i <= 0x4b; i++) {
        ppc_dcr_register(env, base + i, NULL, dmaplb6_dcr_read, dmaplb6_dcr_write);
    }
}

static uint32_t p6bc_dcr_read (void *opaque, int dcrn)
{
    return 0;
}

static void p6bc_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_p6bc_register(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0; i <= 0x11; i++) {
        ppc_dcr_register(env, base + i, NULL, p6bc_dcr_read, p6bc_dcr_write);
    }
}

static uint32_t dcrarb_dcr_read (void *opaque, int dcrn)
{
    return 0;
}

static void dcrarb_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_dcrarb_register(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0; i <= 0x7; i++) {
        ppc_dcr_register(env, base + i, NULL, dcrarb_dcr_read, dcrarb_dcr_write);
    }
}

static uint32_t ddr_mclfir_dcr_read (void *opaque, int dcrn)
{
    return 0;
}

static void ddr_mclfir_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_ddr_mclfir_register(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0x0; i <= 0x35; i++) {
        ppc_dcr_register(env, base + i, NULL, ddr_mclfir_dcr_read, ddr_mclfir_dcr_write);
    }
}

static uint32_t ddr_plb6mcif2_dcr_read (void *opaque, int dcrn)
{
    if (dcrn == 0x80050020) {
        return 0x80000000;
    }

    return 0;
}

static void ddr_plb6mcif2_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_ddr_plb6mcif2_register(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0x0; i <= 0x3f; i++) {
        ppc_dcr_register(env, base + i, NULL, ddr_plb6mcif2_dcr_read, ddr_plb6mcif2_dcr_write);
    }
}

static uint32_t sctl_dcr_read (void *opaque, int dcrn)
{
    MT174MachineState *s = opaque;

    if (dcrn == 0x80090000) {
        return s->boot_cfg;
    }

    return 0;
}

static void sctl_dcr_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_sctl_register(CPUPPCState *env, uint32_t base, void *opaque)
{
    uint32_t i;

    for (i = 0x0; i <= 0x100; i++) {
        ppc_dcr_register(env, base + i, opaque, sctl_dcr_read, sctl_dcr_write);
    }
}

static uint32_t dcr_unknown_read (void *opaque, int dcrn)
{
    return 0;
}

static void dcr_unknown_write (void *opaque, int dcrn, uint32_t val)
{
}

static void dcr_unknown16(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0x0; i < 0x10; i++) {
        ppc_dcr_register(env, base + i, NULL, dcr_unknown_read, dcr_unknown_write);
    }
}

static void dcr_unknown256(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0x0; i < 0x100; i++) {
        ppc_dcr_register(env, base + i, NULL, dcr_unknown_read, dcr_unknown_write);
    }
}

static void dcr_unknown64k(CPUPPCState *env, uint32_t base)
{
    uint32_t i;

    for (i = 0x0; i < 0x10000; i++) {
        ppc_dcr_register(env, base + i, NULL, dcr_unknown_read, dcr_unknown_write);
    }
}

/**/
static void mt174_sdio_card_inserted(void *opaque, int n, int level) {
    MT174MachineState *s = MT174_MACHINE(opaque);

    // set boot_cfg 3rd bit according to "card-inserted" state
    if (level) {
        s->boot_cfg |= 1u << MT174_SD_CARD_INSERTED_GPIO;
    } else {
        s->boot_cfg &= ~(1u << MT174_SD_CARD_INSERTED_GPIO);
    }

    qemu_set_irq(qdev_get_gpio_in(s->gpio[0], MT174_SD_CARD_INSERTED_GPIO), level);
}

/* Machine init */
static void create_initial_mapping(CPUPPCState *env)
{
    ppcemb_tlb_t *tlb = &env->tlb.tlbe[0xf0 + 3 * env->tlb_per_way];

    tlb->attr = 0;
    tlb->prot = PAGE_VALID | ((PAGE_READ | PAGE_EXEC) << 4);
    tlb->size = 4 * KiB;
    tlb->EPN = 0xfffff000 & TARGET_PAGE_MASK;
    tlb->RPN = 0x3fffffff000;
    tlb->PID = 0;
}

static void cpu_reset_temp(void *opaque)
{
    PowerPCCPU *cpu = opaque;

    cpu_reset(CPU(cpu));

    /* Create mapping */
    create_initial_mapping(&cpu->env);
}

static void mt174_init(MachineState *machine)
{
    MT174MachineState *s = MT174_MACHINE(machine);
    SysBusDevice *busdev;

    const uint32_t cpu_freq = 200 * 1000 * 1000;

    /* init CPUs */
    s->cpu = POWERPC_CPU(cpu_create(machine->cpu_type));
    ppc_booke_timers_init(s->cpu, cpu_freq, 0);

    CPUPPCState *env = &s->cpu->env;
    ppc_dcr_init(env, dcr_read_error, dcr_write_error);

    dcr_plb4arb8m_register(env, 0x00000010);
    dcr_unknown16(env, 0x30);
    dcr_unknown16(env, 0x40);
    dcr_unknown16(env, 0x50);
    dcr_plb4arb8m_register(env, 0x00000060);

    dcr_dmaplb6_register(env, 0x80000100);
    dcr_p6bc_register(env, 0x80000200);
    dcr_unknown256(env, 0x80000300);
    dcr_unknown256(env, 0x80000400);
    dcr_unknown256(env, 0x80000600);
    dcr_dcrarb_register(env, 0x80000700);
    dcr_unknown256(env, 0x80000800);
    dcr_unknown256(env, 0x80000900);
    dcr_unknown256(env, 0x80000A00);

    dcr_ddr_plb6mcif2_register(env, 0x80050000);
    dcr_unknown64k(env, 0x80060000);
    dcr_ddr_mclfir_register(env, 0x80070000);
    dcr_unknown64k(env, 0x80080000);
    dcr_sctl_register(env, 0x80090000, s);
    dcr_unknown64k(env, 0x800a0000);
    dcr_unknown64k(env, 0x800b0000);
    dcr_unknown64k(env, 0x800c0000);
    dcr_unknown64k(env, 0x800d0000);

    // FIXME: данный диапазон DCR регистров не приведен в документации
    // но используется в rumboot-е...
    dcr_unknown64k(env, 0x800e0000);

    object_initialize_child(OBJECT(s), "mpic", &s->mpic, TYPE_MPIC);
    object_property_set_int(OBJECT(&s->mpic), "baseaddr", 0xffc00000, &error_fatal);
    object_property_set_int(OBJECT(&s->mpic), "timer-freq", cpu_freq / 8, &error_fatal);
    object_property_set_link(OBJECT(&s->mpic), "cpu-state", OBJECT(s->cpu), &error_fatal);
    qdev_realize(DEVICE(&s->mpic), NULL, &error_fatal);
    qdev_connect_gpio_out_named(DEVICE(&s->mpic), "non_crit_int", 0,
                                qdev_get_gpio_in(DEVICE(s->cpu), PPC40x_INPUT_INT));
    qdev_connect_gpio_out_named(DEVICE(&s->mpic), "crit_int", 0,
                                qdev_get_gpio_in(DEVICE(s->cpu), PPC40x_INPUT_CINT));

    /* Board has separated AXI bus for peripherial devices */
    MemoryRegion *axi_mem = g_new(MemoryRegion, 1);
    AddressSpace *axi_addr_space = g_new(AddressSpace, 1);
    memory_region_init(axi_mem, NULL, "axi_mem", ~0u);
    address_space_init(axi_addr_space, axi_mem, "axi_addr_space");

    MemoryRegion *EMI = g_new(MemoryRegion, 1);
    memory_region_init_ram(EMI, NULL, "EMI", 2 * GiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x0, EMI);

    MemoryRegion *EMI_on_AXI = g_new(MemoryRegion, 1);
    memory_region_init_alias(EMI_on_AXI, NULL, "EMI_on_AXI", EMI, 0, 2 * GiB);
    memory_region_add_subregion(axi_mem, 0x0, EMI_on_AXI);

    DriveInfo *dinfo = drive_get(IF_PFLASH, 0, 0);
    if (dinfo) {
        DeviceState *pflash = qdev_new("cfi.pflash02");

        qdev_prop_set_drive(pflash, "drive", blk_by_legacy_dinfo(dinfo));

        // TODO: we can get input file size using blk_getlength(). do we need it?
        qdev_prop_set_uint32(pflash, "num-blocks", 256);
        qdev_prop_set_uint32(pflash, "sector-length", 256 * KiB);

        qdev_prop_set_uint8(pflash, "width", 4);
        // replicate nor-flash to fill the bank of 256 MB
        qdev_prop_set_uint8(pflash, "mappings", 4);
        qdev_prop_set_uint8(pflash, "big-endian", 1);
        qdev_prop_set_uint16(pflash, "id0", 0x0001);
        qdev_prop_set_uint16(pflash, "id1", 0x0000);
        qdev_prop_set_uint16(pflash, "id2", 0x0003);
        qdev_prop_set_uint16(pflash, "id3", 0x0001);
        qdev_prop_set_uint16(pflash, "unlock-addr0", 0x0555);
        qdev_prop_set_uint16(pflash, "unlock-addr1", 0x02AA);
        qdev_prop_set_string(pflash, "name", "nor_flash");
        sysbus_realize_and_unref(SYS_BUS_DEVICE(pflash), &error_fatal);

        MemoryRegion *pflash_region = sysbus_mmio_get_region(SYS_BUS_DEVICE(pflash), 0);
        memory_region_add_subregion_overlap(EMI, 0x70000000, pflash_region, 1);
    }

    MemoryRegion *IM0 = g_new(MemoryRegion, 1);
    memory_region_init_ram(IM0, NULL, "IM0", 128 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x1080000000, IM0);

    MemoryRegion *rom = g_new(MemoryRegion, 1);
    memory_region_init_rom(rom, NULL, "rom", 64 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x1fffff0000, rom);

    MemoryRegion *IM1 = g_new(MemoryRegion, 1);
    memory_region_init_ram(IM1, NULL, "IM1", 128 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0000000, IM1);

    MemoryRegion *IM1_on_AXI = g_new(MemoryRegion, 1);
    memory_region_init_alias(IM1_on_AXI, NULL, "IM1_on_AXI", IM1, 0, 128 * KiB);
    memory_region_add_subregion(axi_mem, 0xc0000000, IM1_on_AXI);

    MemoryRegion *mko0 = g_new(MemoryRegion, 1);
    memory_region_init_ram(mko0, NULL, "mko0", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0020000, mko0);

    MemoryRegion *mko2 = g_new(MemoryRegion, 1);
    memory_region_init_ram(mko2, NULL, "mko2", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0021000, mko2);

    s->gpio[0] = sysbus_create_simple("pl061", 0x20c0028000,
                                      qdev_get_gpio_in(DEVICE(&s->mpic), 32));

    if (serial_hd(0)) {
        object_initialize_child(OBJECT(s), "uart0", &s->uart[0], TYPE_PL011);
        qdev_prop_set_chr(DEVICE(&s->uart[0]), "chardev", serial_hd(0));
        sysbus_realize(SYS_BUS_DEVICE(&s->uart[0]), &error_fatal);
        busdev = SYS_BUS_DEVICE(&s->uart[0]);
        memory_region_add_subregion(get_system_memory(), 0x20c0029000,
                                    sysbus_mmio_get_region(busdev, 0));
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 36));
    }

    // FIXME: those are for mt150.02
    uint8_t edcl_mac[][6] = {
        {0xec, 0x17, 0x66, 0x0e, 0x10, 0x00},
        {0xec, 0x17, 0x66, 0x0e, 0x10, 0x01},
    };

    object_initialize_child(OBJECT(s), "eth0", &s->greth[0], TYPE_GRETH);
    if (nd_table[0].used) {
        qemu_check_nic_model(&nd_table[0], TYPE_GRETH);
        qdev_set_nic_properties(DEVICE(&s->greth[0]), &nd_table[0]);
    }
    greth_change_address_space(&s->greth[0], axi_addr_space, &error_fatal);
    qdev_prop_set_macaddr(DEVICE(&s->greth[0]), "edcl_mac", edcl_mac[0]);
    /* set ip 192.168.1.48 as one number */
    qdev_prop_set_uint32(DEVICE(&s->greth[0]), "edcl_ip", 0xc0a80130);
    qdev_prop_set_uint32(DEVICE(&s->greth[0]), "edcl_disabled", 0);
    sysbus_realize(SYS_BUS_DEVICE(&s->greth[0]), &error_fatal);
    busdev = SYS_BUS_DEVICE(&s->greth[0]);
    memory_region_add_subregion(get_system_memory(), 0x20c002a000,
                                sysbus_mmio_get_region(busdev, 0));
    sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 52));

    MemoryRegion *spi0 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spi0, NULL, "spi0", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c002b000, spi0);

    object_initialize_child(OBJECT(s), "sdio", &s->sdio, TYPE_KEYASIC_SD);
    keyasic_sd_change_address_space(&s->sdio, axi_addr_space, &error_fatal);
    sysbus_realize(SYS_BUS_DEVICE(&s->sdio), &error_fatal);
    busdev = SYS_BUS_DEVICE(&s->sdio);
    memory_region_add_subregion(get_system_memory(), 0x20c002c000,
                                sysbus_mmio_get_region(busdev, 0));
    sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 34));

    // Connect SD card presence (3rd pin of gpio0) with SDIO controller
    qdev_connect_gpio_out_named(DEVICE(&s->sdio), "card-inserted", 0,
                          qemu_allocate_irq(mt174_sdio_card_inserted, s, 1));

    dinfo = drive_get(IF_SD, 0, 0);
    if (dinfo) {
        DeviceState *card;

        card = qdev_new(TYPE_SD_CARD);
        qdev_prop_set_drive_err(card, "drive", blk_by_legacy_dinfo(dinfo),
                                &error_fatal);
        qdev_prop_set_uint8(card, "spec_version", SD_PHY_SPECv3_01_VERS);
        qdev_realize_and_unref(card, qdev_get_child_bus(DEVICE(&s->sdio), "sd-bus"),
                               &error_fatal);
    }

    MemoryRegion *mko1 = g_new(MemoryRegion, 1);
    memory_region_init_ram(mko1, NULL, "mko1", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0030000, mko1);

    MemoryRegion *mko3 = g_new(MemoryRegion, 1);
    memory_region_init_ram(mko3, NULL, "mko3", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0031000, mko3);

    s->gpio[1] = sysbus_create_simple("pl061", 0x20c0038000,
                                      qdev_get_gpio_in(DEVICE(&s->mpic), 33));

    if (serial_hd(1)) {
        object_initialize_child(OBJECT(s), "uart1", &s->uart[1], TYPE_PL011);
        qdev_prop_set_chr(DEVICE(&s->uart[1]), "chardev", serial_hd(1));
        sysbus_realize(SYS_BUS_DEVICE(&s->uart[1]), &error_fatal);
        busdev = SYS_BUS_DEVICE(&s->uart[1]);
        memory_region_add_subregion(get_system_memory(), 0x20c0039000,
                                    sysbus_mmio_get_region(busdev, 0));
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 37));
    }

    object_initialize_child(OBJECT(s), "eth1", &s->greth[1], TYPE_GRETH);
    greth_change_address_space(&s->greth[1], axi_addr_space, &error_fatal);
    qdev_prop_set_macaddr(DEVICE(&s->greth[1]), "edcl_mac", edcl_mac[1]);
    /* set ip 192.168.1.49 as one number */
    qdev_prop_set_uint32(DEVICE(&s->greth[1]), "edcl_ip", 0xc0a80131);
    qdev_prop_set_uint32(DEVICE(&s->greth[1]), "edcl_disabled", 0);
    sysbus_realize(SYS_BUS_DEVICE(&s->greth[1]), &error_fatal);
    busdev = SYS_BUS_DEVICE(&s->greth[1]);
    memory_region_add_subregion(get_system_memory(), 0x20c003a000,
                                sysbus_mmio_get_region(busdev, 0));
    sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 53));

    MemoryRegion *spi1 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spi1, NULL, "spi1", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c003b000, spi1);

    MemoryRegion *sdio1 = g_new(MemoryRegion, 1);
    memory_region_init_ram(sdio1, NULL, "sdio1", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c003c000, sdio1);

    MemoryRegion *IM2 = g_new(MemoryRegion, 1);
    memory_region_init_ram(IM2, NULL, "IM2", 128 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0040000, IM2);

    MemoryRegion *IM2_on_AXI = g_new(MemoryRegion, 1);
    memory_region_init_alias(IM2_on_AXI, NULL, "IM2_on_AXI", IM2, 0, 128 * KiB);
    memory_region_add_subregion(axi_mem, 0xc0040000, IM2_on_AXI);

    MemoryRegion *IM3 = g_new(MemoryRegion, 1);
    memory_region_init_ram(IM3, NULL, "IM3", 128 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0060000, IM3);

    MemoryRegion *switch_axi32l = g_new(MemoryRegion, 1);
    memory_region_init_ram(switch_axi32l, NULL, "switch_axi32l", 1 * MiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0100000, switch_axi32l);

    MemoryRegion *switch_axi32r = g_new(MemoryRegion, 1);
    memory_region_init_ram(switch_axi32r, NULL, "switch_axi32r", 1 * MiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0200000, switch_axi32r);

    MemoryRegion *spacewire0 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spacewire0, NULL, "spacewire0", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0300000, spacewire0);

    MemoryRegion *spacewire1 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spacewire1, NULL, "spacewire1", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0301000, spacewire1);

    MemoryRegion *spacewire2 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spacewire2, NULL, "spacewire2", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0302000, spacewire2);

    MemoryRegion *spacewire3 = g_new(MemoryRegion, 1);
    memory_region_init_ram(spacewire3, NULL, "spacewire3", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0303000, spacewire3);

    if (qemu_chr_find("NMCOMM0")) {
        object_initialize_child(OBJECT(s), "comm0", &s->comm[0], TYPE_COMM);
        comm_change_address_space(&s->comm[0], axi_addr_space, &error_fatal);
        qdev_prop_set_chr(DEVICE(&s->comm[0]), "CommChardev", qemu_chr_find("NMCOMM0"));
        qdev_prop_set_uint8(DEVICE(&s->comm[0]), "RegistersMode", 1);
        sysbus_realize(SYS_BUS_DEVICE(&s->comm[0]), &error_fatal);
        busdev = SYS_BUS_DEVICE(&s->comm[0]);
        memory_region_add_subregion(get_system_memory(), 0x20c0304000,
                                    sysbus_mmio_get_region(busdev, 0));
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 79));
        sysbus_connect_irq(busdev, 1, qdev_get_gpio_in(DEVICE(&s->mpic), 78));
    }

    if (qemu_chr_find("NMCOMM1")) {
        object_initialize_child(OBJECT(s), "comm1", &s->comm[1], TYPE_COMM);
        comm_change_address_space(&s->comm[1], axi_addr_space, &error_fatal);
        qdev_prop_set_chr(DEVICE(&s->comm[1]), "CommChardev", qemu_chr_find("NMCOMM1"));
        qdev_prop_set_uint8(DEVICE(&s->comm[1]), "RegistersMode", 1);
        sysbus_realize(SYS_BUS_DEVICE(&s->comm[1]), &error_fatal);
        busdev = SYS_BUS_DEVICE(&s->comm[1]);
        memory_region_add_subregion(get_system_memory(), 0x20c0305000,
                                    sysbus_mmio_get_region(busdev, 0));
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(&s->mpic), 81));
        sysbus_connect_irq(busdev, 1, qdev_get_gpio_in(DEVICE(&s->mpic), 80));
    }

    MemoryRegion *AXI_DMA = g_new(MemoryRegion, 1);
    memory_region_init_ram(AXI_DMA, NULL, "AXI_DMA", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0306000, AXI_DMA);

    MemoryRegion *SCRB = g_new(MemoryRegion, 1);
    memory_region_init_ram(SCRB, NULL, "SCRB", 4 * KiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0307000, SCRB);

    MemoryRegion *switch_axi64 = g_new(MemoryRegion, 1);
    memory_region_init_ram(switch_axi64, NULL, "switch_axi64", 1 * MiB, &error_fatal);
    memory_region_add_subregion(get_system_memory(), 0x20c0400000, switch_axi64);

    MemoryRegion *rom_alias = g_new(MemoryRegion, 1);
    if (s->boot_cfg & (1 << MT174_USE_INTERNAL_ROM)) {
        memory_region_init_alias(rom_alias, NULL, NULL, rom, 0, 64 * KiB);
    } else {
        memory_region_init_alias(rom_alias, NULL, NULL, EMI, 0x7fff0000, 64 * KiB);
    }
    memory_region_add_subregion(get_system_memory(), 0x3ffffff0000, rom_alias);

    qemu_register_reset(cpu_reset_temp, s->cpu);
}

static void mt174_reset(MachineState *machine, ShutdownCause reason)
{
    MT174MachineState *s = MT174_MACHINE(machine);

    // default action
    qemu_devices_reset(reason);

    // FIXME: не надо ли как-то по-другому помещать прошивку в память?
    {
        uint32_t file_size = 64 * KiB;
        uint8_t data[64 * KiB];
        int fd = open(machine->firmware, O_RDONLY);

        if (fd == -1) {
            printf("No bios file '%s' found\n", machine->firmware);
            exit(-1);
        }

        if (read(fd, data, file_size) != file_size) {
            printf("File size is less then expected %u bytes\n", file_size);
        }

        close(fd);

        address_space_write_rom(&address_space_memory, 0x1fffff0000,
            MEMTXATTRS_UNSPECIFIED, data, file_size);
    }

    // Set GPIO0 pins
    uint32_t boot_cfg = s->boot_cfg;
    for (int i = 0; boot_cfg; i++, boot_cfg >>= 1) {
        if (boot_cfg & (1<<i)) {
            qemu_irq_raise(qdev_get_gpio_in(s->gpio[0], i));
        }
    }
}

static void mt174_boot_cfg_get_and_set(Object *obj, Visitor *v, const char *name,
                                        void *opaque, Error **errp)
{
    MT174MachineState *s = MT174_MACHINE(obj);

    visit_type_uint8(v, name, &s->boot_cfg, errp);
}

static void mt174_class_init(ObjectClass *oc, void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "MT174.04 board";

    mc->init = mt174_init;
    mc->reset = mt174_reset;
    mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("476fp");

    ObjectProperty *prop;
    prop = object_class_property_add(oc, "boot-cfg", "uint8", mt174_boot_cfg_get_and_set,
                                     mt174_boot_cfg_get_and_set, NULL, NULL);
    object_property_set_default_uint(prop, MT174_BOOT_CFG_DEFVAL);
}

static const TypeInfo mt174_info = {
    .name = TYPE_MT174_MACHINE,
    .parent = TYPE_MACHINE,
    .instance_size = sizeof(MT174MachineState),
    .class_init = mt174_class_init,
};

static void mt174_machines_init(void)
{
    type_register_static(&mt174_info);
}

type_init(mt174_machines_init)
