`timescale 1 ns / 1 ns module R30HhMEPBfU8v8v4r4uvVC (p0E5U5ysrwNYFWhaD6aOTT, c2UJNE6Z3dXlstgbJ1NhIFE, DKtuEu8YDlDAVk5CGQsPXB, EQen1uPbgSJA8J6nEVg0ND, xj2txhdk3kH1ioK0rKOVrG, j1uIcoV7v9bK8G4sjK7BUqC, b1D8wSsV4Ksuy5G0qxKYMs); input p0E5U5ysrwNYFWhaD6aOTT; input c2UJNE6Z3dXlstgbJ1NhIFE; input DKtuEu8YDlDAVk5CGQsPXB; input [1:0] EQen1uPbgSJA8J6nEVg0ND; input xj2txhdk3kH1ioK0rKOVrG; output [1:0] j1uIcoV7v9bK8G4sjK7BUqC; output b1D8wSsV4Ksuy5G0qxKYMs; reg [1:0] bImx6wqeHyRS9LAsCo6AcH [0:1]; wire [1:0] ePoTBiwwlTCXmPteA7bnUF [0:1]; wire [1:0] AfWMfPxwHovW1y3tzoUhCH; reg [0:1] EZgdba8FKnxNeIXFlVPoyD; wire [0:1] slvHLQKCf3XFxFgK7OsxcF; wire XU7cZat3eXFaae6H2eNOnF; wire m8JXRr8caWjg79vh19II64C; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : ghpMQurQDmniTGUkvikYuB if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin bImx6wqeHyRS9LAsCo6AcH[0] <= 2'b00; bImx6wqeHyRS9LAsCo6AcH[1] <= 2'b00; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin bImx6wqeHyRS9LAsCo6AcH[0] <= ePoTBiwwlTCXmPteA7bnUF[0]; bImx6wqeHyRS9LAsCo6AcH[1] <= ePoTBiwwlTCXmPteA7bnUF[1]; end end end assign AfWMfPxwHovW1y3tzoUhCH = bImx6wqeHyRS9LAsCo6AcH[1]; assign ePoTBiwwlTCXmPteA7bnUF[0] = EQen1uPbgSJA8J6nEVg0ND; assign ePoTBiwwlTCXmPteA7bnUF[1] = bImx6wqeHyRS9LAsCo6AcH[0]; assign j1uIcoV7v9bK8G4sjK7BUqC = AfWMfPxwHovW1y3tzoUhCH; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : J52OlBdOcz1AoT09E3DFsF if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin EZgdba8FKnxNeIXFlVPoyD[0] <= 1'b0; EZgdba8FKnxNeIXFlVPoyD[1] <= 1'b0; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin EZgdba8FKnxNeIXFlVPoyD[0] <= slvHLQKCf3XFxFgK7OsxcF[0]; EZgdba8FKnxNeIXFlVPoyD[1] <= slvHLQKCf3XFxFgK7OsxcF[1]; end end end assign XU7cZat3eXFaae6H2eNOnF = EZgdba8FKnxNeIXFlVPoyD[1]; assign slvHLQKCf3XFxFgK7OsxcF[0] = xj2txhdk3kH1ioK0rKOVrG; assign slvHLQKCf3XFxFgK7OsxcF[1] = EZgdba8FKnxNeIXFlVPoyD[0]; assign b1D8wSsV4Ksuy5G0qxKYMs = XU7cZat3eXFaae6H2eNOnF; endmodule