v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48900 46900 1 0 0 asic-pmos-1.sym
{
T 50300 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49700 47700 5 10 1 1 0 0 1
refdes=M4
T 49700 47500 5 8 1 1 0 0 1
model-name=pch
T 49700 47200 5 8 1 0 0 0 1
w=10u
T 49700 47000 5 8 1 0 0 0 1
l=1u
}
C 47200 46900 1 0 1 asic-pmos-1.sym
{
T 45800 47700 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 46400 47700 5 10 1 1 0 6 1
refdes=M3
T 46400 47500 5 8 1 1 0 6 1
model-name=pch
T 46400 47200 5 8 1 0 0 6 1
w=10u
T 46400 47000 5 8 1 0 0 6 1
l=1u
}
C 46000 45500 1 0 0 asic-nmos-1.sym
{
T 47400 46300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46800 46300 5 10 1 1 0 0 1
refdes=M5
T 46800 46100 5 8 1 1 0 0 1
model-name=nch
T 46800 45800 5 8 1 0 0 0 1
w=1u
T 46800 45600 5 8 1 0 0 0 1
l=3u
}
C 50100 45500 1 0 1 asic-nmos-1.sym
{
T 48700 46300 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 49300 46300 5 10 1 1 0 6 1
refdes=M6
T 49300 46100 5 8 1 1 0 6 1
model-name=nch
T 49300 45800 5 8 1 0 0 6 1
w=1u
T 49300 45600 5 8 1 0 0 6 1
l=3u
}
N 47200 47400 48900 47400 4
N 48100 47400 48100 46700 4
N 48100 46700 49500 46700 4
N 49500 46500 49500 46900 4
N 46600 46900 46600 46500 4
N 46600 48300 49500 48300 4
N 46600 48300 46600 47900 4
N 49500 48000 49700 48000 4
N 49700 48000 49700 47400 4
N 49700 47400 49600 47400 4
N 49500 47900 49500 48300 4
N 46600 48100 46400 48100 4
N 46400 48100 46400 47400 4
N 46500 47400 46400 47400 4
N 49400 46000 49300 46000 4
N 49300 45400 49300 46000 4
N 49500 45400 49300 45400 4
N 49500 44700 49500 45500 4
N 46800 46000 46800 45400 4
N 46800 45400 46600 45400 4
N 46700 46000 46800 46000 4
N 46600 44700 46600 45500 4
C 49300 44700 1 270 0 current-1.sym
{
T 50300 44100 5 10 0 0 270 0 1
device=CURRENT_SOURCE
T 49800 44200 5 10 1 1 0 0 1
refdes=I2
T 49800 44000 5 10 1 1 0 0 1
value=100uA
}
C 46400 44700 1 270 0 current-1.sym
{
T 47400 44100 5 10 0 0 270 0 1
device=CURRENT_SOURCE
T 46900 44200 5 10 1 1 0 0 1
refdes=I1
T 46900 44000 5 10 1 1 0 0 1
value=100uA
}
C 44900 45800 1 270 0 voltage-3.sym
{
T 45600 45600 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44600 45400 5 10 1 1 0 0 1
refdes=Vb
T 44600 44900 5 10 1 1 0 0 1
value=3V
}
N 46000 46000 45100 46000 4
N 45100 46000 45100 45800 4
C 47600 45000 1 0 0 asic-res-4.sym
{
T 48800 45300 5 8 0 0 0 0 1
device=RESISTOR
T 47800 44700 5 10 1 1 0 0 1
refdes=Rs
T 48300 44700 5 10 1 1 0 0 1
value=1k
}
N 47600 45100 46600 45100 4
N 48700 45100 49500 45100 4
C 45600 46600 1 0 1 out-1.sym
{
T 45600 46900 5 10 0 0 0 6 1
device=OUTPUT
T 45600 46800 5 10 1 1 0 6 1
refdes=OUT
T 45600 46600 5 10 0 0 0 6 1
pinseq=2
}
N 45600 46700 46600 46700 4
C 50900 45900 1 0 1 in-1.sym
{
T 50900 46200 5 10 0 0 0 6 1
device=INPUT
T 50900 46200 5 10 1 1 0 6 1
refdes=IN
T 50900 45900 5 10 0 0 0 6 1
pinseq=1
}
N 50100 46000 50300 46000 4
N 48100 48300 48100 48600 4
{
T 47900 48700 5 10 1 1 0 0 1
netname=Vdd
}
N 46600 43500 46600 43800 4
{
T 46700 43400 5 10 1 1 0 0 1
netname=Vss
}
N 49500 43500 49500 43800 4
{
T 49600 43400 5 10 1 1 0 0 1
netname=Vss
}
N 45100 44600 45100 44900 4
{
T 45200 44500 5 10 1 1 0 0 1
netname=Vss
}
T 49700 49100 8 10 1 1 0 0 1
spice-prolog=.subckt GM2 %up
