# Tue Mar 18 21:11:11 2025

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Removing sequential instance SWEEP_ROMEO_0.sweep_table_read_wait[1:0] (in view: work.Science(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_1kHz[8:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance cnt_1Hz[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance cnt_50Hz[5:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance cnt_4kHz[6:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":57:8:57:9|Removing sequential instance div_by2[4:0] (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":115:8:115:9|Removing sequential instance clk_1Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_4kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":76:8:76:9|Removing sequential instance clk_1kHz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":100:8:100:9|Removing sequential instance clk_50Hz (in view: work.ClockDivs(architecture_clockdivs)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Removing sequential instance DAC_zero_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Removing sequential instance sweep_en (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Removing sequential instance DAC_max_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Removing sequential instance data_b[17:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Removing sequential instance data_a[17:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Removing sequential instance Science_0.SWEEP_ROMEO_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_ROMEO_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance seconds[19:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1Hz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@N: MF238 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd":69:30:69:43|Found 5-bit incrementor, 'un2_cnt_800khz[4:0]'
Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\interrupt_generator.vhd":44:4:44:5|Found counter in view:work.Interrupt_Generator(architecture_interrupt_generator) instance counter[9:0] 
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[5] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|There are no possible illegal states for state machine state[0:3] (in view: work.Eject_Signal_Debounce(architecture_eject_signal_debounce)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Found counter in view:work.General_Controller(architecture_general_controller) instance sweep_table_sweep_cnt[15:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Found counter in view:work.General_Controller(architecture_general_controller) instance state_seconds[19:0] 
Encoding state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000 -> 00000
   00001 -> 00001
   00010 -> 00011
   00011 -> 00010
   00100 -> 00110
   00101 -> 00111
   00110 -> 00101
   00111 -> 00100
   01000 -> 01100
   01001 -> 01101
   01010 -> 01111
   01011 -> 01110
   01100 -> 01010
   01101 -> 01011
   01110 -> 01001
   01111 -> 01000
   10000 -> 11000
   10001 -> 11001
   10010 -> 11011
   10011 -> 11010
   10100 -> 11110
   10101 -> 11111
   10110 -> 11101
   10111 -> 11100
   11000 -> 10100
   11001 -> 10101
   11010 -> 10111
   11011 -> 10110
   11100 -> 10010
   11101 -> 10011
   11110 -> 10001
   11111 -> 10000
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|There are no possible illegal states for state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller)); safe FSM implementation is not required.
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[12] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[14] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF239 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":104:69:104:76|Found 6-bit decrementor, 'un3_s_vector[5:0]'
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":133:8:133:9|Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_passthrough.vhd":51:8:51:9|Removing sequential instance state[4] (in view: work.I2C_PassThrough(architecture_i2c_passthrough)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\pressure_signal_debounce.vhd":47:4:47:5|There are no possible illegal states for state machine state[0:3] (in view: work.Pressure_Signal_Debounce(architecture_pressure_signal_debounce)); safe FSM implementation is not required.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd":73:2:73:3|Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":63:2:63:3|Found counter in view:work.ADC_READ(behavioral) instance cnt[7:0] 
Encoding state machine state[0:5] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 000001
   00000010 -> 000010
   00000100 -> 000100
   00001000 -> 001000
   00010000 -> 010000
   00100000 -> 100000
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Found counter in view:work.DAC_SET(behavioral) instance cnt[4:0] 
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance state[4] (in view: work.SET_LP_GAIN(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance state[5] (in view: work.SET_LP_GAIN(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance state[6] (in view: work.SET_LP_GAIN(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance state[7] (in view: work.SET_LP_GAIN(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_0(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_0(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:8] (in view: work.LSM303AGR_I2C_Interface(architecture_lsm303agr_i2c_interface))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_1(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_1(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
Encoding state machine state[0:4] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine subState[0:12] (in view: work.L3GD20H_Interface(architecture_l3gd20h_interface))
original code -> new code
   00001 -> 0000000000001
   00010 -> 0000000000010
   00011 -> 0000000000100
   00100 -> 0000000001000
   00101 -> 0000000010000
   00110 -> 0000000100000
   00111 -> 0000001000000
   01000 -> 0000010000000
   01001 -> 0000100000000
   01010 -> 0001000000000
   01011 -> 0010000000000
   01100 -> 0100000000000
   01101 -> 1000000000000
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Found counter in view:work.I2C_Master_2(architecture_i2c_master) instance byte_cnt[3:0] 
Encoding state machine state[0:8] (in view: work.I2C_Master_2(architecture_i2c_master))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd":68:8:68:9|Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Found counter in view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface) instance ms_cnt[7:0] 
Encoding state machine state[0:5] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0001000 -> 000100
   0010000 -> 001000
   0100000 -> 010000
   1000000 -> 100000
Encoding state machine subState[0:8] (in view: work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface))
original code -> new code
   00001 -> 000000001
   00010 -> 000000010
   00011 -> 000000100
   00100 -> 000001000
   00101 -> 000010000
   00110 -> 000100000
   00111 -> 001000000
   01000 -> 010000000
   01001 -> 100000000
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance milliseconds[23:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance microseconds[23:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Found counter in view:work.Timing(architecture_timing) instance f_time[6:0] 
@N: MF238 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":76:19:76:29|Found 8-bit incrementor, 'un1_m_count_1[7:0]'
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[6] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[5] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 132MB)

@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L3WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L2WR. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L2WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L1WR. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 151MB)

@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd":99:8:99:9|Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Eject_Signal_Debounce_0.old_1kHz. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 149MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 149MB peak: 174MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 147MB peak: 174MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 201MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                              Fanout, notes                   
--------------------------------------------------------------------------------------------------------
CLKINT_1 / Y                                                            910 : 859 asynchronous set/reset
Communications_0.UART_1.tx_rdy / Q                                      26                              
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[2] / Q     27                              
Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[0] / Q     39                              
Sensors_0.Accelerometer_0.I2C_Master_0.state[8] / Q                     26                              
GS_Readout_0.un3_s_vector.I_5 / Y                                       29                              
GS_Readout_0.subState[0] / Q                                            56                              
General_Controller_0.uc_rx_byte[0] / Q                                  26                              
General_Controller_0.uc_rx_byte[2] / Q                                  27                              
General_Controller_0.uc_rx_state[0] / Q                                 26                              
Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P / Q                    42 : 42 asynchronous set/reset  
Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P / Q                     48 : 48 asynchronous set/reset  
Data_Saving_0.Packet_Saver_0.word_cnt[0] / Q                            35                              
Data_Saving_0.Packet_Saver_0.packet_select[12] / Q                      70                              
Data_Saving_0.Packet_Saver_0.packet_select[11] / Q                      72                              
Data_Saving_0.Packet_Saver_0.packet_select[10] / Q                      74                              
Data_Saving_0.Packet_Saver_0.packet_select[9] / Q                       82                              
Data_Saving_0.Packet_Saver_0.packet_select[8] / Q                       33                              
Data_Saving_0.Packet_Saver_0.un1_pres_cal1_flag8_0 / Y                  32                              
Data_Saving_0.Packet_Saver_0.data_out_7_sn_m1 / Y                       33                              
General_Controller_0.uc_send48 / Y                                      28                              
General_Controller_0.status_bits_0_sqmuxa / Y                           31                              
General_Controller_0.st_waddr_1_sqmuxa_0_a2_0_a2 / Y                    28                              
========================================================================================================

@N: FP130 |Promoting Net ClockDivs_0_clk_800kHz on CLKINT  ClockDivs_0.clk_800kHz_inferred_clock 
@N: FP130 |Promoting Net Data_Saving_0.Packet_Saver_0.packet_select[9] on CLKINT  I_493 
@N: FP130 |Promoting Net Data_Saving_0.Packet_Saver_0.packet_select[10] on CLKINT  I_494 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 200MB peak: 204MB)

Replicating Combinational Instance General_Controller_0.st_waddr_1_sqmuxa_0_a2_0_a2, fanout 28 segments 2
Replicating Combinational Instance General_Controller_0.status_bits_0_sqmuxa, fanout 31 segments 2
Replicating Combinational Instance General_Controller_0.uc_send48, fanout 28 segments 2
Replicating Combinational Instance Data_Saving_0.Packet_Saver_0.data_out_7_sn_m1, fanout 33 segments 2
Replicating Combinational Instance Data_Saving_0.Packet_Saver_0.un1_pres_cal1_flag8_0, fanout 32 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[8], fanout 33 segments 2
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[11], fanout 72 segments 3
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.packet_select[12], fanout 70 segments 3
Replicating Sequential Instance Data_Saving_0.Packet_Saver_0.word_cnt[0], fanout 36 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P, fanout 48 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P, fanout 42 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_state[0], fanout 26 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[2], fanout 27 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[0], fanout 26 segments 2
Replicating Sequential Instance GS_Readout_0.subState[0], fanout 56 segments 3
Replicating Combinational Instance GS_Readout_0.un3_s_vector.I_5, fanout 29 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.I2C_Master_0.state[8], fanout 26 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[0], fanout 39 segments 2
Replicating Sequential Instance Sensors_0.Accelerometer_0.LSM303AGR_I2C_Interface_0.subState[2], fanout 27 segments 2
Replicating Sequential Instance Communications_0.UART_1.tx_rdy, fanout 26 segments 2
Replicating Sequential Instance General_Controller_0.uc_tx_substate[1], fanout 25 segments 2

Added 0 Buffers
Added 24 Cells via replication
	Added 18 Sequential Cells via replication
	Added 6 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 201MB peak: 204MB)

@N: MT611 :|Automatically generated clock ClockDivs|clk_1kHz_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ClockDivs|clk_50Hz_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1262 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 instances converted, 123 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0004       CLOCK               port                   1207       Timing_0.s_count[7]                         
@K:CKID0005       FMC_CLK             port                   55         Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\
====================================================================================================================
=========================================================================================== Gated/Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                        Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockDivs_0.clk_800kHz     DFN1C1                 106        Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]     No generated or derived clock directive on output of sequential instance
@K:CKID0002       Timing_0.m_time[7]         DFN1C1                 13         Pressure_Signal_Debounce_0.ms_cnt[9]                   No generated or derived clock directive on output of sequential instance
@K:CKID0003       Timing_0.s_time[5]         DFN1C1                 4          Science_0.ADC_RESET_0.state[1]                         No generated or derived clock directive on output of sequential instance
==============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 189MB peak: 204MB)

Writing Analyst data base C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 204MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 197MB peak: 204MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 204MB)

@W: MT420 |Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"
@W: MT420 |Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"
@W: MT420 |Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"
@W: MT420 |Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"
@W: MT420 |Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"
@W: MT420 |Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 18 21:11:21 2025
#


Top view:               Toplevel
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.754

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
ClockDivs|clk_800kHz_inferred_clock     32.0 MHz      34.7 MHz      31.250        28.849        1.200      inferred     Inferred_clkgroup_1
DAC_SET|ADR_inferred_clock[1]           32.0 MHz      NA            31.250        NA            NA         inferred     Inferred_clkgroup_2
Timing|m_time_inferred_clock[7]         32.0 MHz      68.8 MHz      31.250        14.530        16.720     inferred     Inferred_clkgroup_4
Timing|s_time_inferred_clock[5]         32.0 MHz      246.3 MHz     31.250        4.060         27.190     inferred     Inferred_clkgroup_3
Toplevel|CLOCK                          32.0 MHz      25.8 MHz      31.250        38.759        -3.754     inferred     Inferred_clkgroup_0
Toplevel|FMC_CLK                        32.0 MHz      64.0 MHz      31.250        15.613        15.637     inferred     Inferred_clkgroup_5
===========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Toplevel|CLOCK                       Toplevel|CLOCK                       |  31.250      9.671   |  31.250      22.560  |  15.625      8.707  |  15.625      -3.754
Toplevel|CLOCK                       ClockDivs|clk_800kHz_inferred_clock  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -     
Toplevel|CLOCK                       Timing|s_time_inferred_clock[5]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Timing|m_time_inferred_clock[7]      |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                       Toplevel|FMC_CLK                     |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
ClockDivs|clk_800kHz_inferred_clock  Toplevel|CLOCK                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
ClockDivs|clk_800kHz_inferred_clock  ClockDivs|clk_800kHz_inferred_clock  |  31.250      25.739  |  31.250      15.088  |  15.625      1.200  |  15.625      9.019 
Timing|s_time_inferred_clock[5]      Timing|s_time_inferred_clock[5]      |  31.250      27.190  |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Timing|m_time_inferred_clock[7]      Timing|m_time_inferred_clock[7]      |  31.250      16.720  |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|CLOCK                       |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                     Toplevel|FMC_CLK                     |  31.250      15.637  |  No paths    -       |  No paths    -      |  No paths    -     
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDivs|clk_800kHz_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                      Arrival           
Instance                                              Reference                               Type       Pin     Net                Time        Slack 
                                                      Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.scl            ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       ACCE_SCL_c         0.737       1.200 
Sensors_0.Gyro_0.I2C_Master_0.scl                     ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       GYRO_SCL_c         0.737       1.256 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.scl          ClockDivs|clk_800kHz_inferred_clock     DFN1P1     Q       PRESSURE_SCL_c     0.737       3.103 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[8]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]           0.653       9.019 
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[0]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       10.116
Sensors_0.Gyro_0.I2C_Master_0.state[8]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state[8]           0.653       10.926
Sensors_0.Gyro_0.I2C_Master_0.state[0]                ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       11.121
Sensors_0.Accelerometer_0.I2C_Master_0.state[0]       ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[0]           0.653       11.233
Sensors_0.Accelerometer_0.I2C_Master_0.state_0[8]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     Q       state_0[8]         0.653       11.289
Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[7]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     Q       state[7]           0.653       11.325
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                    Required          
Instance                                               Reference                               Type       Pin     Net              Time         Slack
                                                       Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3]       ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       1.200
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[3]                ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       1.256
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[2]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       2.062
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[2]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       2.118
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[3]     ClockDivs|clk_800kHz_inferred_clock     DFN0C1     D       bitcnt_12[3]     14.913       3.103
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[1]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       3.324
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[1]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[1]     14.913       3.380
Sensors_0.Pressure_Sensor_0.I2C_Master_0.bitcnt[2]     ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[2]     14.913       3.972
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[0]       ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[0]     14.913       4.188
Sensors_0.Gyro_0.I2C_Master_0.bitcnt[0]                ClockDivs|clk_800kHz_inferred_clock     DFN0P1     D       bitcnt_12[0]     14.913       4.243
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.913

    - Propagation time:                      13.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.200

    Number of logic level(s):                9
    Starting point:                          Sensors_0.Accelerometer_0.I2C_Master_0.scl / Q
    Ending point:                            Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3] / D
    The start point is clocked by            ClockDivs|clk_800kHz_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ClockDivs|clk_800kHz_inferred_clock [falling] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
Sensors_0.Accelerometer_0.I2C_Master_0.scl                   DFN1P1     Q        Out     0.737     0.737       -         
ACCE_SCL_c                                                   Net        -        -       2.437     -           23        
Sensors_0.Accelerometer_0.I2C_Master_0.scl_RNIJUCI           NOR2B      B        In      -         3.174       -         
Sensors_0.Accelerometer_0.I2C_Master_0.scl_RNIJUCI           NOR2B      Y        Out     0.627     3.801       -         
N_422                                                        Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNICLQQ[8]      OR2        B        In      -         4.187       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNICLQQ[8]      OR2        Y        Out     0.646     4.833       -         
un1_state_4_0_1_0                                            Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIUFMV2[1]     AO1        C        In      -         5.155       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIUFMV2[1]     AO1        Y        Out     0.633     5.787       -         
un1_state_4_1                                                Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIEJRJ5[0]     NOR3       C        In      -         6.173       -         
Sensors_0.Accelerometer_0.I2C_Master_0.state_RNIEJRJ5[0]     NOR3       Y        Out     0.751     6.924       -         
state_RNIEJRJ5[0]                                            Net        -        -       1.669     -           9         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       B        In      -         8.592       -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_9        XOR2       Y        Out     0.937     9.529       -         
DWACT_ADD_CI_0_pog_array_0[0]                                Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_20       AO1        A        In      -         9.851       -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_20       AO1        Y        Out     0.520     10.370      -         
DWACT_ADD_CI_0_g_array_1[0]                                  Net        -        -       0.386     -           2         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_22       AO1        B        In      -         10.756      -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_22       AO1        Y        Out     0.567     11.323      -         
DWACT_ADD_CI_0_g_array_12[0]                                 Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       B        In      -         11.644      -         
Sensors_0.Accelerometer_0.I2C_Master_0.un1_bitcnt.I_16       XOR2       Y        Out     0.937     12.581      -         
I_16                                                         Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      A        In      -         12.902      -         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt_RNO[3]         NOR2B      Y        Out     0.488     13.391      -         
bitcnt_12[3]                                                 Net        -        -       0.322     -           1         
Sensors_0.Accelerometer_0.I2C_Master_0.bitcnt[3]             DFN0C1     D        In      -         13.712      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 14.425 is 7.555(52.4%) logic and 6.870(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|m_time_inferred_clock[7]
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                             Arrival           
Instance                                 Reference                           Type       Pin     Net           Time        Slack 
                                         Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[1]      0.737       16.720
Pressure_Signal_Debounce_0.state[0]      Timing|m_time_inferred_clock[7]     DFN1C1     Q       state[0]      0.737       19.841
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[4]     0.737       21.273
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[2]     0.737       21.412
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[0]     0.737       21.464
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[1]     0.737       21.551
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[5]     0.580       21.879
Pressure_Signal_Debounce_0.ms_cnt[7]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[7]     0.580       21.978
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[3]     0.580       22.006
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1       Q       ms_cnt[9]     0.580       22.328
================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                 Required           
Instance                                 Reference                           Type     Pin     Net                 Time         Slack 
                                         Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.ms_cnt[7]     Timing|m_time_inferred_clock[7]     DFN1     D       N_20                30.711       16.720
Pressure_Signal_Debounce_0.ms_cnt[9]     Timing|m_time_inferred_clock[7]     DFN1     D       N_16_i              30.711       16.720
Pressure_Signal_Debounce_0.ms_cnt[6]     Timing|m_time_inferred_clock[7]     DFN1     D       N_17                30.711       17.529
Pressure_Signal_Debounce_0.ms_cnt[8]     Timing|m_time_inferred_clock[7]     DFN1     D       N_28                30.711       17.529
Pressure_Signal_Debounce_0.ms_cnt[5]     Timing|m_time_inferred_clock[7]     DFN1     D       N_13                30.711       17.594
Pressure_Signal_Debounce_0.ms_cnt[4]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[4]     30.711       18.207
Pressure_Signal_Debounce_0.ms_cnt[3]     Timing|m_time_inferred_clock[7]     DFN1     D       N_10                30.711       19.266
Pressure_Signal_Debounce_0.ms_cnt[2]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[2]     30.711       19.879
Pressure_Signal_Debounce_0.ms_cnt[1]     Timing|m_time_inferred_clock[7]     DFN1     D       ms_cnt_RNO_0[1]     30.711       21.174
Pressure_Signal_Debounce_0.ms_cnt[0]     Timing|m_time_inferred_clock[7]     DFN1     D       N_8                 30.677       21.273
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      13.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.720

    Number of logic level(s):                11
    Starting point:                          Pressure_Signal_Debounce_0.state[1] / Q
    Ending point:                            Pressure_Signal_Debounce_0.ms_cnt[7] / D
    The start point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK
    The end   point is clocked by            Timing|m_time_inferred_clock[7] [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
Pressure_Signal_Debounce_0.state[1]                        DFN1C1     Q        Out     0.737     0.737       -         
state[1]                                                   Net        -        -       1.526     -           7         
Pressure_Signal_Debounce_0.state_RNIKHBR6[1]               NOR2B      B        In      -         2.263       -         
Pressure_Signal_Debounce_0.state_RNIKHBR6[1]               NOR2B      Y        Out     0.627     2.890       -         
N_139                                                      Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.state_RNI3RI6A[1]               OR2        B        In      -         3.212       -         
Pressure_Signal_Debounce_0.state_RNI3RI6A[1]               OR2        Y        Out     0.646     3.858       -         
un1_reset_0_0_o3_1                                         Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.un1_reset_0_0_o3_0_RNIUSKBA     OR2        A        In      -         4.180       -         
Pressure_Signal_Debounce_0.un1_reset_0_0_o3_0_RNIUSKBA     OR2        Y        Out     0.507     4.687       -         
N_358                                                      Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.state_RNIJEOVA[0]               OA1C       A        In      -         5.073       -         
Pressure_Signal_Debounce_0.state_RNIJEOVA[0]               OA1C       Y        Out     0.931     6.005       -         
state_RNIJEOVA[0]                                          Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1                  AND2       B        In      -         6.390       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_1                  AND2       Y        Out     0.516     6.906       -         
DWACT_ADD_CI_0_TMP[0]                                      Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56                 NOR2B      A        In      -         7.292       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_56                 NOR2B      Y        Out     0.488     7.781       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net        -        -       0.806     -           3         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55                 NOR2B      A        In      -         8.587       -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_55                 NOR2B      Y        Out     0.488     9.075       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net        -        -       1.184     -           4         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51                 NOR2B      A        In      -         10.259      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_51                 NOR2B      Y        Out     0.488     10.747      -         
DWACT_ADD_CI_0_g_array_11[0]                               Net        -        -       0.386     -           2         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52                 NOR2B      A        In      -         11.133      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_52                 NOR2B      Y        Out     0.488     11.621      -         
DWACT_ADD_CI_0_g_array_12_2[0]                             Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39                 XOR2       B        In      -         11.943      -         
Pressure_Signal_Debounce_0.un1_ms_cnt.I_39                 XOR2       Y        Out     0.937     12.879      -         
un1_ms_cnt_i_li[2]                                         Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]                   AO1B       A        In      -         13.201      -         
Pressure_Signal_Debounce_0.ms_cnt_RNO[7]                   AO1B       Y        Out     0.469     13.670      -         
N_20                                                       Net        -        -       0.322     -           1         
Pressure_Signal_Debounce_0.ms_cnt[7]                       DFN1       D        In      -         13.992      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 14.530 is 7.864(54.1%) logic and 6.667(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Timing|s_time_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival           
Instance                             Reference                           Type         Pin     Net            Time        Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[1]       0.737       27.190
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[0]       0.737       27.750
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     Q       old_enable     0.737       28.843
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                Required           
Instance                             Reference                           Type         Pin     Net            Time         Slack 
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_13           30.711       27.190
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     E       state_d[2]     30.850       28.275
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_14           30.711       28.440
Science_0.ADC_RESET_0.ADCRESET       Timing|s_time_inferred_clock[5]     DFN1C1       D       state[1]       30.677       29.133
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      3.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.190

    Number of logic level(s):                2
    Starting point:                          Science_0.ADC_RESET_0.state[1] / Q
    Ending point:                            Science_0.ADC_RESET_0.state[0] / D
    The start point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK
    The end   point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]             DFN1E0     Q        Out     0.737     0.737       -         
state[1]                                   Net        -        -       0.806     -           3         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       B        In      -         1.543       -         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       Y        Out     0.646     2.190       -         
state_d[2]                                 Net        -        -       0.386     -           2         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      B        In      -         2.576       -         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      Y        Out     0.624     3.200       -         
N_13                                       Net        -        -       0.322     -           1         
Science_0.ADC_RESET_0.state[0]             DFN1E0     D        In      -         3.521       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.060 is 2.546(62.7%) logic and 1.514(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|CLOCK
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                         Arrival           
Instance                                   Reference          Type         Pin     Net                                      Time        Slack 
                                           Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we            Toplevel|CLOCK     DFN0E1C1     Q       Packet_Saver_0_we                        0.653       -3.754
General_Controller_0.status_bits_1[42]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[42]     0.737       8.707 
General_Controller_0.status_bits_1[43]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[43]     0.737       8.707 
General_Controller_0.status_bits_1[44]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[44]     0.737       8.707 
General_Controller_0.status_bits_1[45]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[45]     0.737       8.707 
General_Controller_0.status_bits_1[46]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[46]     0.737       8.707 
General_Controller_0.status_bits_1[47]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[47]     0.737       8.707 
General_Controller_0.status_bits_1[48]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[48]     0.737       8.707 
General_Controller_0.status_bits_1[49]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[49]     0.737       8.707 
General_Controller_0.status_bits_1[50]     Toplevel|CLOCK     DFN1         Q       Data_Hub_Packets_0_status_packet[50]     0.737       8.707 
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                         Required           
Instance                                                  Reference          Type       Pin     Net                        Time         Slack 
                                                          Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                  Toplevel|CLOCK     DFN1C0     D       OR2_0_Y                    15.052       -3.754
Data_Saving_0.FPGA_Buffer_0.DFN1C0_full                   Toplevel|CLOCK     DFN1C0     D       FULLINT                    15.086       1.854 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[6\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_37_Y                  15.086       4.348 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[7\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_44_Y                  15.086       4.796 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[4\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_47_Y                  15.086       5.067 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[5\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_26_Y                  15.086       5.250 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[7\]\\     Toplevel|CLOCK     DFN1C0     D       Z\\WBINNXTSHIFT\[7\]\\     15.052       5.571 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[8\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_46_Y                  15.086       5.903 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[3\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_54_Y                  15.086       6.099 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[5\]\\     Toplevel|CLOCK     DFN1C0     D       Z\\WBINNXTSHIFT\[5\]\\     15.086       6.325 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.754

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.525     9.512       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.553      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.874      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.540      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.861      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.527      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.848      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.484      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.806      -         
=================================================================================================================
Total path delay (propagation time + setup) of 19.379 is 10.053(51.9%) logic and 9.326(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.654
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.603

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net          -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2         B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2         Y        Out     0.937     9.698       -         
XOR2_18_Y                                          Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1          C        In      -         10.083      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1          Y        Out     0.645     10.728      -         
G_23_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          A        In      -         11.050      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.520     11.569      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.955      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.351      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.673      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.658      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.464      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.401      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.723      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.388      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.710      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.375      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.697      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.333      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.654      -         
=================================================================================================================
Total path delay (propagation time + setup) of 19.228 is 10.210(53.1%) logic and 9.018(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.332

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net          -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B        B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B        Y        Out     0.516     9.277       -         
G_31_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3         C        In      -         9.598       -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3         Y        Out     0.723     10.322      -         
G_24_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          C        In      -         10.643      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.655     11.298      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.684      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.080      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.402      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.387      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.194      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.130      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.452      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.117      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.439      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.104      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.426      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.062      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.384      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.957 is 10.003(52.8%) logic and 8.954(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.186

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2         B        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2         Y        Out     0.937     4.555       -         
Z\\WBINNXTSHIFT\[2\]\\                             Net          -        -       1.423     -           6         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B        B        In      -         5.979       -         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B        Y        Out     0.516     6.495       -         
AND2_69_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1          C        In      -         6.816       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1          Y        Out     0.655     7.471       -         
AO1_14_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        C        In      -         8.278       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.666     8.943       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.265       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     9.779       -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         10.586      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.152      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.538      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     11.934      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.256      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.241      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.047      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     14.984      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.306      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     15.971      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.293      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     16.958      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.280      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     17.916      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.237      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.811 is 9.965(53.0%) logic and 8.846(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.009

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.525     9.512       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A         A        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A         Y        Out     0.466     15.082      -         
OR2A_0_Y                                           Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A       C        In      -         15.467      -         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A       Y        Out     0.624     16.091      -         
NAND3A_0_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C         C        In      -         16.413      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C         Y        Out     0.641     17.054      -         
G_5_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         A        In      -         17.375      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.363     17.739      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.060      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.634 is 9.244(49.6%) logic and 9.390(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|FMC_CLK
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                        Arrival           
Instance                                                  Reference            Type       Pin     Net                     Time        Slack 
                                                          Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                  Toplevel|FMC_CLK     DFN1P0     Q       empty                   0.580       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[1\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[1\]\\     0.737       16.613
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[0\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[0\]\\     0.737       16.686
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[2\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[2\]\\     0.737       17.034
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[3\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[3\]\\     0.737       17.063
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[4\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[4\]\\     0.737       17.832
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[5\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[5\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[6\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[6\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[7\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[7\]\\     0.737       17.891
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[6\]\\      Toplevel|FMC_CLK     DFN1C0     Q       Z\\WGRYSYNC\[6\]\\      0.737       20.618
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                            Required           
Instance                                                   Reference            Type       Pin     Net                         Time         Slack 
                                                           Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   Toplevel|FMC_CLK     DFN1P0     D       EMPTYINT                    30.677       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[8\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_55_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[9\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_30_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[6\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_56_Y                   30.711       18.134
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[10\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_66_Y                   30.711       18.162
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[7\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_16_Y                   30.711       18.583
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[9\]\\      Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[9\]\\      30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[10\]\\     Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[10\]\\     30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[5\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_69_Y                   30.711       19.054
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[4\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_63_Y                   30.711       19.118
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.677

    - Propagation time:                      15.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.637

    Number of logic level(s):                12
    Starting point:                          Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / D
    The start point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK
    The end   point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     Q        Out     0.580     0.580       -         
empty                                                      Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      A        In      -         0.966       -         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      Y        Out     0.488     1.454       -         
NAND2_1_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       A        In      -         1.776       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       Y        Out     0.514     2.290       -         
MEMORYRE                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       B        In      -         3.097       -         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       Y        Out     0.627     3.724       -         
AND2_61_Y                                                  Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        B        In      -         4.110       -         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        Y        Out     0.598     4.708       -         
AO1_17_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        B        In      -         5.514       -         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        Y        Out     0.598     6.112       -         
AO1_18_Y                                                   Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        B        In      -         7.296       -         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        Y        Out     0.598     7.893       -         
AO1_35_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        B        In      -         8.700       -         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        Y        Out     0.598     9.298       -         
AO1_26_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       B        In      -         9.619       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       Y        Out     0.937     10.556      -         
Z\\RBINNXTSHIFT\[9\]\\                                     Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      A        In      -         11.739      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      Y        Out     0.408     12.148      -         
XNOR2_17_Y                                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       B        In      -         12.469      -         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       Y        Out     0.627     13.097      -         
AND2_63_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       A        In      -         13.418      -         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       Y        Out     0.464     13.882      -         
AND3_7_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       A        In      -         14.204      -         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       Y        Out     0.514     14.718      -         
EMPTYINT                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     D        In      -         15.040      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 15.613 is 8.126(52.0%) logic and 7.487(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 204MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 204MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
Report for cell Toplevel.rtl
  Core Cell usage:
              cell count     area count*area
              AND2    85      1.0       85.0
             AND2A     1      1.0        1.0
              AND3    14      1.0       14.0
               AO1   254      1.0      254.0
              AO16     1      1.0        1.0
              AO1A    86      1.0       86.0
              AO1B    14      1.0       14.0
              AO1C    16      1.0       16.0
              AO1D    13      1.0       13.0
              AOI1    21      1.0       21.0
             AOI1B    12      1.0       12.0
               AX1     4      1.0        4.0
              AX1A     1      1.0        1.0
              AX1B     8      1.0        8.0
              AX1C    41      1.0       41.0
              AX1D     5      1.0        5.0
              AX1E     1      1.0        1.0
              AXO5     3      1.0        3.0
             AXOI3     1      1.0        1.0
             AXOI4     3      1.0        3.0
             AXOI5     2      1.0        2.0
             AXOI7     4      1.0        4.0
              BUFF     2      1.0        2.0
            CLKINT     6      0.0        0.0
               GND    36      0.0        0.0
               INV    27      1.0       27.0
              MAJ3     4      1.0        4.0
               MX2   367      1.0      367.0
              MX2A    32      1.0       32.0
              MX2B     6      1.0        6.0
              MX2C    11      1.0       11.0
             NAND2     2      1.0        2.0
            NAND3A     4      1.0        4.0
              NOR2   172      1.0      172.0
             NOR2A   315      1.0      315.0
             NOR2B   517      1.0      517.0
              NOR3    45      1.0       45.0
             NOR3A   165      1.0      165.0
             NOR3B   172      1.0      172.0
             NOR3C   141      1.0      141.0
               OA1    73      1.0       73.0
              OA1A    24      1.0       24.0
              OA1B    28      1.0       28.0
              OA1C    30      1.0       30.0
              OAI1     4      1.0        4.0
               OR2   236      1.0      236.0
              OR2A   117      1.0      117.0
              OR2B    49      1.0       49.0
               OR3   253      1.0      253.0
              OR3A    45      1.0       45.0
              OR3B     9      1.0        9.0
              OR3C     8      1.0        8.0
               VCC    36      0.0        0.0
               XA1    11      1.0       11.0
              XA1A     7      1.0        7.0
              XA1B    11      1.0       11.0
              XA1C    21      1.0       21.0
             XNOR2    50      1.0       50.0
             XNOR3    26      1.0       26.0
               XO1     5      1.0        5.0
              XO1A     6      1.0        6.0
              XOR2   259      1.0      259.0
              XOR3    11      1.0       11.0


          DFI1E1C1     2      1.0        2.0
            DFN0C1    30      1.0       30.0
            DFN0E0     6      1.0        6.0
          DFN0E0C1    42      1.0       42.0
          DFN0E0P1     9      1.0        9.0
            DFN0E1     3      1.0        3.0
          DFN0E1C1    51      1.0       51.0
            DFN0P1    20      1.0       20.0
              DFN1    52      1.0       52.0
            DFN1C0    83      1.0       83.0
            DFN1C1   184      1.0      184.0
            DFN1E0    27      1.0       27.0
          DFN1E0C1   120      1.0      120.0
          DFN1E0P1     7      1.0        7.0
            DFN1E1   320      1.0      320.0
          DFN1E1C0     8      1.0        8.0
          DFN1E1C1   368      1.0      368.0
          DFN1E1P1     1      1.0        1.0
            DFN1P0     1      1.0        1.0
            DFN1P1    39      1.0       39.0
            RAM4K9     4      0.0        0.0
         RAM512X18     2      0.0        0.0
                   -----          ----------
             TOTAL  5312              5228.0


  IO Cell usage:
              cell count
             BIBUF     5
             INBUF    12
            OUTBUF    32
           TRIBUFF     1
                   -----
             TOTAL    50


Core Cells         : 5228 of 6144 (85%)
IO Cells           : 50

  RAM/ROM Usage Summary
Block Rams : 6 of 8 (75%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 37MB peak: 204MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime
# Tue Mar 18 21:11:21 2025

###########################################################]
