Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@240:250@HdlIdDef

/* Count link enable */
wire [8*16-1:0] up_irq_event_cnt_bus;
wire [15:0] up_link_enable_cnt_s;

genvar i;
generate if (ENABLE_LINK_STATS == 1) begin : g_link_stats

  reg [15:0] up_link_enable_cnt = 'h0;
  reg up_reset_core_d1 = 'b1;


Diff Content:
- 245 genvar i;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@238:248
  end
end

/* Count link enable */
wire [8*16-1:0] up_irq_event_cnt_bus;
wire [15:0] up_link_enable_cnt_s;

genvar i;
generate if (ENABLE_LINK_STATS == 1) begin : g_link_stats

  reg [15:0] up_link_enable_cnt = 'h0;

