# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_processing_system7_0_0/sim/Convolution_Controller_processing_system7_0_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/sim/BRAM.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/hdl/BRAM_wrapper.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/bram_coupler.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/sim/Convolution_Controller_Convolution_Controll_0_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_0/sim/Convolution_Controller_auto_pc_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_0/sim/Convolution_Controller_auto_us_0.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_1/sim/Convolution_Controller_auto_us_1.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_1/sim/Convolution_Controller_auto_pc_1.v" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/sim/Convolution_Controller.v" \
"../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/hdl/Convolution_Controller_wrapper.v" \
"../../../../../../Sources/Multiplier/fixedmultiplyCompute.v" \
"../../../../../../Sources/General/matrixAccelerator.v" \
"../../../../../../Sources/Multiplier/multiplyComputePynq.v" \
"../../../../../../Sources/Adder/param_int_adder.v" \
"../../../../../../Sources/General/Convolution_Top_s.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
