from .rp_base import Rp_base
from ..io.rf import RfIn, RfOut
from ..io.digital import DigitalIo
from ..io.analog import AnalogOut
from ..io.scope import Scope
from ..io.sync import Sync
from ..io.led import Led


class Rp_125_14(Rp_base):
    """Base class for Red Pitaya STEMLab 125-14 devices (125 MHz, 14-bit ADC/DAC).

    :param ip: IP address or URL
    :param label: User-defined name
    :param daisy_0_en: Enable daisy chain sync connector 0
    :param daisy_1_en: Enable daisy chain sync connector 1
    :param force: Force bitstream reloading (resets FPGA configuration)
    
    """

    CLK_FREQ = 125e6
    IO_DICT = {
        "rf_out_0": {"class": RfOut, "addr": 0x0},
        "rf_out_1": {"class": RfOut, "addr": 0x1},
        #"rf_in_0": {"class": RfIn, "addr": 0x2}, #TODO: Implement configurable RF input 0
        #"rf_in_1": {"class": RfIn, "addr": 0x3}, #TODO: Implement configurable RF input 1
        "digital_io_0": {"class": DigitalIo, "addr": 0x4},
        "digital_io_1": {"class": DigitalIo, "addr": 0x5},
        "digital_io_2": {"class": DigitalIo, "addr": 0x6},
        "digital_io_3": {"class": DigitalIo, "addr": 0x7},
        "analog_out_0": {"class": AnalogOut, "addr": 0x8},
        "analog_out_1": {"class": AnalogOut, "addr": 0x9},
        "analog_out_2": {"class": AnalogOut, "addr": 0xA},
        "analog_out_3": {"class": AnalogOut, "addr": 0xB},
        "scope_0": {"class": Scope, "addr": 0xC},    
        "scope_1": {"class": Scope, "addr": 0xD},
        "led": {"class": Led, "addr": 0xE},
        "_sync": {"class": Sync, "addr": 0xF}
    }
    MMAP_DICT = {
        "pl" : {"addr": 0x4000_0000, "size": 0x0010_0000},
        "mem_instr" : {"addr": 0x0100_0000, "size": 0x0100_0000},
        "mem_scope_0" : {"addr": 0x0200_0000, "size": 0x0080_0000},
        "mem_scope_1" : {"addr": 0x0280_0000, "size": 0x0080_0000}
    }
    ADDR_DICT = {
        "reg_bank_err" : 0x4000_0000, 
        "reg_bank_done" : 0x4000_0004,
        "reg_bank_sync_counter" : 0x4000_0008,
        "reg_bank_en" : 0x4000_0040,
        "reg_bank_flush" : 0x4000_0044,
        "reg_bank_scope_0_samples" : 0x4000_0048,
        "reg_bank_scope_1_samples" : 0x4000_004C,
        "reg_bank_daisy_0_sel" : 0x4000_0050,
        "reg_bank_daisy_1_sel" : 0x4000_0054,
        "dma_instr" : 0x4001_0000,
        "dma_scope_0" : 0x4002_0000,
        "dma_scope_1" : 0x4003_0000
    }

    def __init__(self, ip: str, label: str, daisy_0_en: bool, daisy_1_en: bool, force: bool ):
        super().__init__(ip, label, daisy_0_en, daisy_1_en, force)



class Rp_125_14_Z7010(Rp_125_14):
    """
    Red Pitaya-124-14 device class (7010 FPGA chipset).

    :param ip: IP address or URL
    :param label: User-defined name
    :param daisy_0_en: Enable daisy chain sync connector 0
    :param daisy_1_en: Enable daisy chain sync connector 1
    :param force: Force bitstream reloading (resets FPGA configuration)
    """

    BITSTREAM = "bitstream/io_sync_rp_125_14_z7010.bit"
    
    def __init__(self, ip: str, label: str = "rp_125_14_z7010", daisy_0_en: bool = False, daisy_1_en: bool = False, force: bool = False):
        super().__init__(ip, label, daisy_0_en, daisy_1_en, force)  

    


class Rp_125_14_Z7020(Rp_125_14):
    """
    Red Pitaya-124-14 device class (Z7020 FPGA chipset).

    :param ip: IP address or URL
    :param label: User-defined name
    :param daisy_0_en: Enable daisy chain sync connector 0
    :param daisy_1_en: Enable daisy chain sync connector 1
    :param force: Force bitstream reloading (resets FPGA configuration)
    """

    BITSTREAM = "bitstream/io_sync_rp_125_14_z7020.bit"

    def __init__(self, ip: str, label: str = "rp_125_14_z7020", daisy_0_en: bool = False, daisy_1_en: bool = False, force: bool = False):
        super().__init__(ip, label, daisy_0_en, daisy_1_en, force)  

Rp_125_14_Z7010.COMPATIBLE_DEVICES = [Rp_125_14_Z7020]
Rp_125_14_Z7020.COMPATIBLE_DEVICES = [Rp_125_14_Z7010]