-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:43:54 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     487  105317     105323            0  0        ? 
    Design Total:                                    487  105317     105323            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(10,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_in(9,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_in_wait(7)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(13)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_9e6b06881060c48119593246171fb95f6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e()        64.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3          10 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050         11           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(22,0,1,1,23)                                     22.000     0.000     22.000           21.000 1.215          1           0 
    mgc_add(22,0,11,1,23)                                    22.000     0.000     22.000           21.000 1.215          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          5          27 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          1           8 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(6,0,2,1,7)                                        6.000     0.000      6.000            5.000 0.975          1           0 
    mgc_add(6,0,6,0,6)                                        6.000     0.000      6.000            5.000 0.975          1           0 
    mgc_add(7,0,7,0,7)                                        7.000     0.000      7.000            6.000 0.990          1           1 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           1 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          2           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         248 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          53 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          23 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_and(1,6)                                              1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0          11 
    mgc_and(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           7 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           3 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(6,2)                                              6.000     0.000      6.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           4 
    mgc_mul(32,0,32,0,32)                                  1840.000     3.000     16.000            0.000 4.768          0           4 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mul(7,0,7,0,7)                                      608.000     1.000      0.000            0.000 3.594          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0         260 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           6 
    mgc_mux(22,1,2)                                          22.000     0.000     22.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          1          44 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           4 
    mgc_mux(5,1,2)                                            5.000     0.000      5.000            0.000 0.080          0           1 
    mgc_mux(6,1,2)                                            6.000     0.000      6.000            0.000 0.080          0           2 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           1 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           2 
    mgc_mux1hot(1,12)                                         4.903     0.000      4.903            0.000 1.500          0           1 
    mgc_mux1hot(1,13)                                         5.287     0.000      5.287            0.000 1.500          0           1 
    mgc_mux1hot(1,14)                                         5.671     0.000      5.671            0.000 1.500          0           1 
    mgc_mux1hot(1,15)                                         6.055     0.000      6.055            0.000 1.500          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(10,8)                                        33.664     0.000     33.664            0.000 1.500          0           1 
    mgc_mux1hot(3,6)                                          7.795     0.000      7.795            0.000 1.500          0           1 
    mgc_mux1hot(32,16)                                      206.036     0.000    206.036            0.000 1.500          0           2 
    mgc_mux1hot(32,4)                                        58.571     0.000     58.571            0.000 1.500          0           6 
    mgc_mux1hot(4,13)                                        21.146     0.000     21.146            0.000 1.500          0           1 
    mgc_mux1hot(4,3)                                          5.785     0.000      5.785            0.000 0.550          0           2 
    mgc_mux1hot(6,16)                                        38.632     0.000     38.632            0.000 1.500          0           1 
    mgc_mux1hot(6,5)                                         13.286     0.000     13.286            0.000 1.500          0           1 
    mgc_mux1hot(7,3)                                         10.124     0.000     10.124            0.000 0.550          0           1 
    mgc_mux1hot(7,6)                                         18.189     0.000     18.189            0.000 1.500          0           1 
    mgc_mux1hot(8,4)                                         14.643     0.000     14.643            0.000 1.500          0           1 
    mgc_mux1hot(8,5)                                         17.715     0.000     17.715            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          16 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(10,2)                                           10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          74 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(3,2)                                              3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         337 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0          48 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(6)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,11)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,12)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,13)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,16)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0         103 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          50 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          29 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_or(4,2)                                               4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          45 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(6,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,6)                                      5.197     0.000      5.197            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                        17968.945    21.000   5040.000         1242.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- --------------- ---------------- ----------------
    Total Area Score:   4347.5          66448.3          17991.9        
    Total Reg:             0.0              0.0              0.0        
                                                                        
    DataPath:           4347.5 (100%)   66425.3 (100%)   17968.9 (100%) 
      MUX:                32.0   (1%)    2154.7   (3%)    2789.5  (16%) 
      FUNC:             4315.5  (99%)   63670.6  (96%)   14366.4  (80%) 
      LOGIC:               0.0            600.0   (1%)     813.0   (5%) 
      BUFFER:              0.0              0.0              0.0        
      MEM:                 0.0              0.0              0.0        
      ROM:                 0.0              0.0              0.0        
      REG:                 0.0              0.0              0.0        
                                                                        
    
    FSM:                   0.0             23.0   (0%)      23.0   (0%) 
      FSM-REG:             0.0              0.0              0.0        
      FSM-COMB:            0.0             23.0 (100%)      23.0 (100%) 
                                                                        
    
  Register-to-Variable Mappings
    Register                                                                          Size(bits) Gated Register CG Opt Done Variables                                                                         
    --------------------------------------------------------------------------------- ---------- -------------- ----------- ---------------------------------------------------------------------------------
    COMP_LOOP-10:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-10:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-11:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-12:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-13:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-14:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-15:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-16:mult:z:mul.itm                                                       
                                                                                                                            COMP_LOOP-1:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-2:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-3:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-4:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-5:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-6:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-7:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-8:mult:z:mul.itm                                                        
                                                                                                                            COMP_LOOP-9:mult:z:mul.itm                                                        
                                                                                                                            VEC_LOOP:modulo_sub(return)#1.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#10.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#11.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#12.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#13.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#14.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#15.sva                                                
                                                                                                                            VEC_LOOP:modulo_sub(return)#2.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#3.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#4.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#5.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#6.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#7.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#8.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return)#9.sva                                                 
                                                                                                                            VEC_LOOP:modulo_sub(return).sva                                                   
                                                                                                                            mult:x#1.sva                                                                      
                                                                                                                            mult:x#10.sva                                                                     
                                                                                                                            mult:x#11.sva                                                                     
                                                                                                                            mult:x#12.sva                                                                     
                                                                                                                            mult:x#13.sva                                                                     
                                                                                                                            mult:x#14.sva                                                                     
                                                                                                                            mult:x#15.sva                                                                     
                                                                                                                            mult:x#2.sva                                                                      
                                                                                                                            mult:x#3.sva                                                                      
                                                                                                                            mult:x#4.sva                                                                      
                                                                                                                            mult:x#5.sva                                                                      
                                                                                                                            mult:x#6.sva                                                                      
                                                                                                                            mult:x#7.sva                                                                      
                                                                                                                            mult:x#8.sva                                                                      
                                                                                                                            mult:x#9.sva                                                                      
                                                                                                                            mult:x.sva                                                                        
    COMP_LOOP-10:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-10:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-11:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-11:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-12:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-12:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-13:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-13:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-14:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-14:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-15:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-15:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-16:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-16:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP-9:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm          32         Y           Y      COMP_LOOP-9:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm  
    COMP_LOOP:twiddle_f#1.sva                                                                 32         Y           Y      COMP_LOOP:twiddle_f#1.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#10.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#11.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#12.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#13.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#14.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#15.sva                                                        
                                                                                                                            COMP_LOOP:twiddle_f#2.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#3.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#4.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#5.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#6.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#7.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#8.sva                                                         
                                                                                                                            COMP_LOOP:twiddle_f#9.sva                                                         
    COMP_LOOP:twiddle_f.sva                                                                   32         Y           Y      COMP_LOOP:twiddle_f.sva                                                           
                                                                                                                            VEC_LOOP:j#1.sva                                                                  
    COMP_LOOP:twiddle_help#1.sva                                                              32         Y           Y      COMP_LOOP:twiddle_help#1.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#10.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#11.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#12.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#13.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#14.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#15.sva                                                     
                                                                                                                            COMP_LOOP:twiddle_help#2.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#3.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#4.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#5.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#6.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#7.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#8.sva                                                      
                                                                                                                            COMP_LOOP:twiddle_help#9.sva                                                      
    COMP_LOOP:twiddle_help.sva                                                                32         Y           Y      COMP_LOOP:twiddle_help.sva                                                        
                                                                                                                            VEC_LOOP:j#1.sva#1                                                                
    factor1#1.sva                                                                             32         Y           Y      factor1#1.sva                                                                     
                                                                                                                            factor1#10.sva                                                                    
                                                                                                                            factor1#11.sva                                                                    
                                                                                                                            factor1#12.sva                                                                    
                                                                                                                            factor1#13.sva                                                                    
                                                                                                                            factor1#14.sva                                                                    
                                                                                                                            factor1#15.sva                                                                    
                                                                                                                            factor1#2.sva                                                                     
                                                                                                                            factor1#3.sva                                                                     
                                                                                                                            factor1#4.sva                                                                     
                                                                                                                            factor1#5.sva                                                                     
                                                                                                                            factor1#6.sva                                                                     
                                                                                                                            factor1#7.sva                                                                     
                                                                                                                            factor1#8.sva                                                                     
                                                                                                                            factor1#9.sva                                                                     
                                                                                                                            factor1.sva                                                                       
    mult:res#1.sva                                                                            32         Y                  mult:res#1.sva                                                                    
    mult:res#10.sva                                                                           32         Y                  mult:res#10.sva                                                                   
    mult:res#11.sva                                                                           32         Y                  mult:res#11.sva                                                                   
    mult:res#12.sva                                                                           32         Y                  mult:res#12.sva                                                                   
    mult:res#13.sva                                                                           32         Y                  mult:res#13.sva                                                                   
    mult:res#14.sva                                                                           32         Y                  mult:res#14.sva                                                                   
    mult:res#15.sva                                                                           32         Y                  mult:res#15.sva                                                                   
    mult:res#2.sva                                                                            32         Y                  mult:res#2.sva                                                                    
    mult:res#3.sva                                                                            32         Y                  mult:res#3.sva                                                                    
    mult:res#4.sva                                                                            32         Y                  mult:res#4.sva                                                                    
    mult:res#5.sva                                                                            32         Y                  mult:res#5.sva                                                                    
    mult:res#6.sva                                                                            32         Y                  mult:res#6.sva                                                                    
    mult:res#7.sva                                                                            32         Y                  mult:res#7.sva                                                                    
    mult:res#8.sva                                                                            32         Y                  mult:res#8.sva                                                                    
    mult:res#9.sva                                                                            32         Y                  mult:res#9.sva                                                                    
    mult:res.sva                                                                              32         Y                  mult:res.sva                                                                      
    p.sva                                                                                     32         Y           Y      p.sva                                                                             
    twiddle:rsci.qa_d.bfwt(31:0)                                                              32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                                                      
    twiddle:rsci.qa_d.bfwt(63:32)                                                             32         Y           Y      twiddle:rsci.qa_d.bfwt(63:32)                                                     
    twiddle_h:rsci.qa_d.bfwt(31:0)                                                            32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                                                    
    twiddle_h:rsci.qa_d.bfwt(63:32)                                                           32         Y           Y      twiddle_h:rsci.qa_d.bfwt(63:32)                                                   
    vec:rsci.qa_d.bfwt(31:0)                                                                  32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                                                          
    vec:rsci.qa_d.bfwt(63:32)                                                                 32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                                                         
    STAGE_LOOP:lshift.psp.sva                                                                 11         Y           Y      STAGE_LOOP:lshift.psp.sva                                                         
    VEC_LOOP:j#10(10:0).sva#1                                                                 11         Y           Y      VEC_LOOP:j#10(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#11(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#12(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#13(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#14(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#15(10:0).sva#1                                                         
                                                                                                                            VEC_LOOP:j#2(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#3(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#4(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#5(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#6(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#7(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#8(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j#9(10:0).sva#1                                                          
                                                                                                                            VEC_LOOP:j(10:0).sva#1                                                            
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                                                     10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                                             
    COMP_LOOP:twiddle_f:mul.cse.sva                                                           10         Y           Y      COMP_LOOP:twiddle_f:mul.cse.sva                                                   
    VEC_LOOP:acc#1.cse#10.sva                                                                 10         Y           Y      VEC_LOOP:acc#1.cse#10.sva                                                         
                                                                                                                            VEC_LOOP:acc#1.cse#12.sva                                                         
                                                                                                                            VEC_LOOP:acc#1.cse#14.sva                                                         
                                                                                                                            VEC_LOOP:acc#1.cse#2.sva                                                          
                                                                                                                            VEC_LOOP:acc#1.cse#4.sva                                                          
                                                                                                                            VEC_LOOP:acc#1.cse#6.sva                                                          
                                                                                                                            VEC_LOOP:acc#1.cse#8.sva                                                          
                                                                                                                            VEC_LOOP:acc#1.cse.sva                                                            
                                                                                                                            VEC_LOOP:j#10(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#12(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#14(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#2(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#4(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#6(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#8(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j(10:0).sva(9:0)                                                         
                                                                                                                            VEC_LOOP:j#11(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#13(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#15(10:0).sva(9:0)                                                      
                                                                                                                            VEC_LOOP:j#3(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#5(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#7(10:0).sva(9:0)                                                       
                                                                                                                            VEC_LOOP:j#9(10:0).sva(9:0)                                                       
    VEC_LOOP:acc#10.cse#1.sva                                                                 10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#10.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#11.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#12.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#13.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#14.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#15.sva                                                        
                                                                                                                            VEC_LOOP:acc#10.cse#2.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#3.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#4.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#5.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#6.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#7.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#8.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse#9.sva                                                         
                                                                                                                            VEC_LOOP:acc#10.cse.sva                                                           
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva                                                      9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                                             
    VEC_LOOP:acc#11.psp.sva                                                                    9         Y           Y      VEC_LOOP:acc#11.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc#13.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc#15.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc#17.psp.sva                                                           
    COMP_LOOP-9:twiddle_f:lshift.itm                                                           7         Y           Y      COMP_LOOP-9:twiddle_f:lshift.itm                                                  
                                                                                                                            VEC_LOOP:acc#14.psp.sva                                                           
    COMP_LOOP:k(10:4).sva(5:0)                                                                 6         Y           Y      COMP_LOOP:k(10:4).sva(5:0)                                                        
    VEC_LOOP:acc#12.psp.sva(5:0)                                                               6         Y           Y      VEC_LOOP:acc#12.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc#16.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc.psp.sva                                                              
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3:0)                                                 4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                                             
                                                                                                                            COMP_LOOP-1:twiddle_f:acc.cse.sva                                                 
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7:4)                                                 4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                                             
                                                                                                                            COMP_LOOP-1:twiddle_f:acc.cse.sva                                                 
    STAGE_LOOP:i(3:0).sva                                                                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                                             
    VEC_LOOP:acc#12.psp.sva(7:6)                                                               2         Y           Y      VEC_LOOP:acc#12.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc#16.psp.sva                                                           
                                                                                                                            VEC_LOOP:acc.psp.sva                                                              
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                             1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                    
                                                                                                                            run_ac_sync_tmp_dobj.sva                                                          
    complete:rsci.bcwt                                                                         1                            complete:rsci.bcwt                                                                
    core.wten.reg                                                                              1                            core.wten.reg                                                                     
    reg(complete:rsci.oswt).cse                                                                1         Y                  reg(complete:rsci.oswt).cse                                                       
    reg(ensig.cgo).cse                                                                         1         Y                  reg(ensig.cgo).cse                                                                
    reg(run:rsci.oswt).cse                                                                     1         Y                  reg(run:rsci.oswt).cse                                                            
    reg(twiddle:rsci.oswt#1).cse                                                               1         Y                  reg(twiddle:rsci.oswt#1).cse                                                      
    reg(twiddle:rsci.oswt).cse                                                                 1         Y                  reg(twiddle:rsci.oswt).cse                                                        
    reg(vec:rsc.triosy:obj.iswt0).cse                                                          1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                                                 
    reg(vec:rsci.oswt#1).cse                                                                   1         Y                  reg(vec:rsci.oswt#1).cse                                                          
    reg(vec:rsci.oswt).cse                                                                     1         Y                  reg(vec:rsci.oswt).cse                                                            
    run:rsci.bcwt                                                                              1                            run:rsci.bcwt                                                                     
    run:rsci.ivld.bfwt                                                                         1         Y           Y      run:rsci.ivld.bfwt                                                                
    twiddle:rsci.bcwt                                                                          1                            twiddle:rsci.bcwt                                                                 
    twiddle:rsci.bcwt#1                                                                        1                            twiddle:rsci.bcwt#1                                                               
    twiddle_h:rsci.bcwt                                                                        1                            twiddle_h:rsci.bcwt                                                               
    twiddle_h:rsci.bcwt#1                                                                      1                            twiddle_h:rsci.bcwt#1                                                             
    vec:rsci.bcwt                                                                              1                            vec:rsci.bcwt                                                                     
    vec:rsci.bcwt#1                                                                            1                            vec:rsci.bcwt#1                                                                   
                                                                                                                                                                                                              
    Total:                                                                                  1572           1563        1043 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.66)                             
    
  Timing Report
    Critical Path
      Max Delay:  11.065659
      Slack:      -1.0656590000000001
      
      Path                                                                    Startpoint                                                            Endpoint                                                 Delay   Slack   
      ----------------------------------------------------------------------- --------------------------------------------------------------------- -------------------------------------------------------- ------- -------
      1                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#494                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#124                                                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/or#529                                    mgc_or_1_2                                                                                                                     0.5500  1.1800  
        inPlaceNTT_DIT_precomp:core/or#529.itm                                                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT_precomp:core/mux#489                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#489.itm                                                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#490                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#490.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#287                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#287.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      2                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#494                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#124                                                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/or#529                                    mgc_or_1_2                                                                                                                     0.5500  1.1800  
        inPlaceNTT_DIT_precomp:core/or#529.itm                                                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT_precomp:core/mux#489                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#489.itm                                                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#490                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#490.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      3                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#416                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#90                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/or#529                                    mgc_or_1_2                                                                                                                     0.5500  1.1800  
        inPlaceNTT_DIT_precomp:core/or#529.itm                                                                                                                                                               0.0000  1.1800  
        inPlaceNTT_DIT_precomp:core/mux#489                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#489.itm                                                                                                                                                              0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#490                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#490.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      4                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#416                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#90                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#504                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp                                                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      5                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#220.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#579.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#494                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#124                                                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      6                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#200.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607                                   mgc_not_1                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#607.itm                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#416                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#90                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      7                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#195                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#195.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#174                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#72                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#504                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp                                                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      8                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#194                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#194.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#494                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#124                                                                                                                                                              0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      9                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#42                                                                                                                                                    0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#42.itm                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#416                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#90                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#488                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp#488                                                                                                                                                              0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      10                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul) 11.0657 -1.0657 
                                                                                                                                                                                                                             
        Instance                                                              Component                                                                                                                      Delta   Delay   
        --------                                                              ---------                                                                                                                      -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#195                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#195.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/or#174                                    mgc_or_1_2                                                                                                                     0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/or.dcpl#72                                                                                                                                                               0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/mux#504                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.6300  
        inPlaceNTT_DIT_precomp:core/mux.tmp                                                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIT_precomp:core/mux#491                                   mgc_mux_1_1_2                                                                                                                  0.0800  0.7100  
        inPlaceNTT_DIT_precomp:core/mux#491.itm                                                                                                                                                              0.0000  0.7100  
        inPlaceNTT_DIT_precomp:core/or#530                                    mgc_or_1_2                                                                                                                     0.5500  1.2600  
        inPlaceNTT_DIT_precomp:core/or#530.itm                                                                                                                                                               0.0000  1.2600  
        inPlaceNTT_DIT_precomp:core/mux#492                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#492.itm                                                                                                                                                              0.0000  1.3400  
        inPlaceNTT_DIT_precomp:core/mux#493                                   mgc_mux_1_1_2                                                                                                                  0.0800  1.4200  
        inPlaceNTT_DIT_precomp:core/mux#493.itm                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not#684                                   mgc_not_1                                                                                                                      0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/not.tmp#223                                                                                                                                                              0.0000  1.4200  
        inPlaceNTT_DIT_precomp:core/and#298                                   mgc_and_1_2                                                                                                                    0.5500  1.9700  
        inPlaceNTT_DIT_precomp:core/and#298.itm                                                                                                                                                              0.0000  1.9700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h                              mgc_mux1hot_32_4                                                                                                               1.5000  3.4700  
        inPlaceNTT_DIT_precomp:core/mult:z:mux1h.itm                                                                                                                                                         0.0000  3.4700  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-16:mult:t:mul:rg                mgc_mul_32_0_32_0_64                                                                                                           6.0957  9.5657  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                  0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0)                                                                                                                                                0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/mult:z:slc(z.out#1)(31-0).itm                                                                                                                                            0.0000  9.5657  
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                           mgc_mux1hot_32_4                                                                                                               1.5000  11.0657 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                      0.0000  11.0657 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)              mgc_reg_pos_32_0_0_0_0_1_1                                                                                                     0.0000  11.0657 
                                                                                                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                       Port                                                              Slack (Delay) Messages                
      -------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------- ------- ------- -----------------------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                                 COMP_LOOP:if:nor.itm                                             8.3500  1.6500                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                                 not#973.itm                                                      8.5800  1.4200                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                               nor#119.cse                                                      8.0300  1.9700                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                             nor#115.rmff                                                     8.1800  1.8200                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt#1)                                                           and#91.rmff                                                      8.7400  1.2600                         
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                            and#120.itm                                                      5.8150  4.1850                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                                      and.dcpl#118                                                     7.8000  2.2000                         
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                                     not#974.itm                                                      8.5000  1.5000                         
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                             p:rsci.idat                                                     10.0000  0.0000                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                             STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                                7.7950  2.2050                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                                         z.out#7                                                          7.1650  2.8350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:4).sva(5:0))                                                    COMP_LOOP:k:COMP_LOOP:k:and.itm                                  6.8100  3.1900                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                             z.out#6                                                          3.4525  6.5475                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                                       COMP_LOOP-16:twiddle_f:mul.itm                                   3.5325  6.4675                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift)                                                  COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm                5.7650  4.2350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                             slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.rgt)(7-4).itm  7.1650  2.8350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)#1                                           slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.rgt)(3-0).itm  7.1650  2.8350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm                7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                                      COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm            7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f)                                                           VEC_LOOP:and#5.itm                                               6.8900  3.1100                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22))                                    VEC_LOOP:VEC_LOOP:mux.itm                                        5.9850  4.0150                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                               VEC_LOOP:mux1h#13.itm                                            3.0500  6.9500                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help)                                                        VEC_LOOP:j:VEC_LOOP:j:mux.itm                                    7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#12.psp)                                                           slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(7-6).itm                        5.8450  4.1550                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#12.psp)#1                                                         slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(5-0).itm                        5.8450  4.1550                         
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                                     factor1:factor1:mux.itm                                          7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:mult:z:mul)                                                       factor1:mux1h#1.itm                                             -1.0657 11.0657 (clock period exceeded) 
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#2.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#1)                                                                    COMP_LOOP-1:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                             COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1                          9.1300  0.8700                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                                VEC_LOOP:and#6.itm                                               5.5850  4.4150                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#10(10:0))                                                           z.out#22                                                         5.6500  4.3500                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#3.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#2)                                                                    COMP_LOOP-2:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                           z.out#31                                                         4.7300  5.2700                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#4.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#3)                                                                    COMP_LOOP-3:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#5.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#4)                                                                    COMP_LOOP-4:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#6.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#5)                                                                    COMP_LOOP-5:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#7.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#6)                                                                    COMP_LOOP-6:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#8.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#7)                                                                    COMP_LOOP-7:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#9.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#8)                                                                    COMP_LOOP-8:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-9:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32))  mult:z:slc(z.out#1)(63-32)#10.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#9)                                                                    COMP_LOOP-9:mult:res:acc.itm                                     0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-10:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#11.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#10)                                                                   COMP_LOOP-10:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-11:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#12.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#11)                                                                   COMP_LOOP-11:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-12:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#13.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#12)                                                                   COMP_LOOP-12:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-13:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#14.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#13)                                                                   COMP_LOOP-13:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-14:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#15.itm                                0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#14)                                                                   COMP_LOOP-14:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-15:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32)#1.itm                                 0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res#15)                                                                   COMP_LOOP-15:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-16:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mult:z:slc(z.out#1)(63-32).itm                                   0.4343  9.5657                         
      inPlaceNTT_DIT_precomp:core/reg(mult:res)                                                                      COMP_LOOP-16:mult:res:acc.itm                                    0.7175  9.2825                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                            if:nor.itm                                                       6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                                       run:rsci.ivld                                                    9.9200  0.0800                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                                    VEC_LOOP:nor.itm                                                 6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                                  VEC_LOOP:nor#2.itm                                               6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                               VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                           7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                             VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                            7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)                        COMP_LOOP:twiddle_f:nor.itm                                      6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)                      COMP_LOOP:twiddle_f:nor#2.itm                                    6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)                   COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm            7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1                 COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm             7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)                  COMP_LOOP:twiddle_help:nor.itm                                   6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)                COMP_LOOP:twiddle_help:nor#2.itm                                 6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)             COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm       7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1           COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm        7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                             if:nor#3.itm                                                     6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                             not#1.itm                                                        8.0300  1.9700                         
      inPlaceNTT_DIT_precomp                                                                                         run:rsc.rdy                                                      9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.adra                                                     2.5500  7.4500                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.da                                                       7.4500  2.5500                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.wea                                                      6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.adrb                                                     2.5500  7.4500                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.db                                                       7.4500  2.5500                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.web                                                      6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                                         vec:rsc.triosy.lz                                                9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         p:rsc.triosy.lz                                                  9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         r:rsc.triosy.lz                                                  9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.adra                                                 0.0375  9.9625                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.da                                                   9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.wea                                                  9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.adrb                                                 0.0375  9.9625                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.db                                                   9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.web                                                  9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle:rsc.triosy.lz                                            9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.adra                                               0.0375  9.9625                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.da                                                 9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.wea                                                9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.adrb                                               0.0375  9.9625                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.db                                                 9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.web                                                9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                                         twiddle_h:rsc.triosy.lz                                          9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                                         complete:rsc.vld                                                 9.1300  0.8700                         
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         7     1 
    -                                                         5     1 
    -                                                         4     1 
    -                                                        33     8 
    -                                                        32    27 
    -                                                        23     1 
    -                                                        11     1 
    -                                                        10    10 
    and                                                               
    -                                                         6     1 
    -                                                        32     1 
    -                                                         2     3 
    -                                                        10     1 
    -                                                         1   364 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                         6     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_9e6b06881060c48119593246171fb95f6028                   
    -                                                        32     1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e                   
    -                                                        32     1 
    mul                                                               
    -                                                         7     1 
    -                                                        64     1 
    -                                                        32     4 
    -                                                        10     4 
    mux                                                               
    -                                                         8     2 
    -                                                         7     1 
    -                                                         6     2 
    -                                                         5     1 
    -                                                         4     4 
    -                                                        32    44 
    -                                                        22     1 
    -                                                        10     6 
    -                                                         1   260 
    mux1h                                                             
    -                                                         8     2 
    -                                                         7     2 
    -                                                         6     2 
    -                                                         4     3 
    -                                                        32     8 
    -                                                         3     1 
    -                                                        10     1 
    -                                                         1    10 
    nand                                                              
    -                                                        10     1 
    -                                                         1    22 
    nor                                                               
    -                                                         3     1 
    -                                                         1   110 
    not                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                         6     1 
    -                                                         4     2 
    -                                                        32    48 
    -                                                        10     1 
    -                                                         1   337 
    or                                                                
    -                                                         4     1 
    -                                                         3     1 
    -                                                         1   208 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         7     1 
    -                                                         6     2 
    -                                                         4     3 
    -                                                        32    45 
    -                                                         2     1 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1    19 
    xnor                                                              
    -                                                         1     1 
    
  End of Report
