-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2 is
port (
    m_axi_gmem5_AWVALID : OUT STD_LOGIC;
    m_axi_gmem5_AWREADY : IN STD_LOGIC;
    m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_WVALID : OUT STD_LOGIC;
    m_axi_gmem5_WREADY : IN STD_LOGIC;
    m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_WLAST : OUT STD_LOGIC;
    m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_ARVALID : OUT STD_LOGIC;
    m_axi_gmem5_ARREADY : IN STD_LOGIC;
    m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RVALID : IN STD_LOGIC;
    m_axi_gmem5_RREADY : OUT STD_LOGIC;
    m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem5_RLAST : IN STD_LOGIC;
    m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BVALID : IN STD_LOGIC;
    m_axi_gmem5_BREADY : OUT STD_LOGIC;
    m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem6_AWVALID : OUT STD_LOGIC;
    m_axi_gmem6_AWREADY : IN STD_LOGIC;
    m_axi_gmem6_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem6_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem6_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_WVALID : OUT STD_LOGIC;
    m_axi_gmem6_WREADY : IN STD_LOGIC;
    m_axi_gmem6_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem6_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem6_WLAST : OUT STD_LOGIC;
    m_axi_gmem6_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_ARVALID : OUT STD_LOGIC;
    m_axi_gmem6_ARREADY : IN STD_LOGIC;
    m_axi_gmem6_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem6_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem6_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_RVALID : IN STD_LOGIC;
    m_axi_gmem6_RREADY : OUT STD_LOGIC;
    m_axi_gmem6_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem6_RLAST : IN STD_LOGIC;
    m_axi_gmem6_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem6_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_BVALID : IN STD_LOGIC;
    m_axi_gmem6_BREADY : OUT STD_LOGIC;
    m_axi_gmem6_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem6_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ax : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_AWVALID : OUT STD_LOGIC;
    m_axi_gmem8_AWREADY : IN STD_LOGIC;
    m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WVALID : OUT STD_LOGIC;
    m_axi_gmem8_WREADY : IN STD_LOGIC;
    m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_WLAST : OUT STD_LOGIC;
    m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARVALID : OUT STD_LOGIC;
    m_axi_gmem8_ARREADY : IN STD_LOGIC;
    m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RVALID : IN STD_LOGIC;
    m_axi_gmem8_RREADY : OUT STD_LOGIC;
    m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_RLAST : IN STD_LOGIC;
    m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BVALID : IN STD_LOGIC;
    m_axi_gmem8_BREADY : OUT STD_LOGIC;
    m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_AWVALID : OUT STD_LOGIC;
    m_axi_gmem7_AWREADY : IN STD_LOGIC;
    m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WVALID : OUT STD_LOGIC;
    m_axi_gmem7_WREADY : IN STD_LOGIC;
    m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_WLAST : OUT STD_LOGIC;
    m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARVALID : OUT STD_LOGIC;
    m_axi_gmem7_ARREADY : IN STD_LOGIC;
    m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RVALID : IN STD_LOGIC;
    m_axi_gmem7_RREADY : OUT STD_LOGIC;
    m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_RLAST : IN STD_LOGIC;
    m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BVALID : IN STD_LOGIC;
    m_axi_gmem7_BREADY : OUT STD_LOGIC;
    m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale1 : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_AWVALID : OUT STD_LOGIC;
    m_axi_gmem9_AWREADY : IN STD_LOGIC;
    m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_WVALID : OUT STD_LOGIC;
    m_axi_gmem9_WREADY : IN STD_LOGIC;
    m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_WLAST : OUT STD_LOGIC;
    m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_ARVALID : OUT STD_LOGIC;
    m_axi_gmem9_ARREADY : IN STD_LOGIC;
    m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RVALID : IN STD_LOGIC;
    m_axi_gmem9_RREADY : OUT STD_LOGIC;
    m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem9_RLAST : IN STD_LOGIC;
    m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BVALID : IN STD_LOGIC;
    m_axi_gmem9_BREADY : OUT STD_LOGIC;
    m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    hasLower : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_AWVALID : OUT STD_LOGIC;
    m_axi_gmem10_AWREADY : IN STD_LOGIC;
    m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WVALID : OUT STD_LOGIC;
    m_axi_gmem10_WREADY : IN STD_LOGIC;
    m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_WLAST : OUT STD_LOGIC;
    m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARVALID : OUT STD_LOGIC;
    m_axi_gmem10_ARREADY : IN STD_LOGIC;
    m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RVALID : IN STD_LOGIC;
    m_axi_gmem10_RREADY : OUT STD_LOGIC;
    m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_RLAST : IN STD_LOGIC;
    m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BVALID : IN STD_LOGIC;
    m_axi_gmem10_BREADY : OUT STD_LOGIC;
    m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
    problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
    inverse_pScale : IN STD_LOGIC_VECTOR (63 downto 0);
    dDualInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dDualInfeasRes_full_n : IN STD_LOGIC;
    dDualInfeasRes_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inverse_pScale_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    ax_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    rowScale_ap_vld : IN STD_LOGIC;
    problem_nEqs_ap_vld : IN STD_LOGIC;
    ifScaled_ap_vld : IN STD_LOGIC;
    hasLower_ap_vld : IN STD_LOGIC;
    hasUpper_ap_vld : IN STD_LOGIC;
    colScale1_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2 is 
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc31_U0_ap_start : STD_LOGIC;
    signal entry_proc31_U0_start_full_n : STD_LOGIC;
    signal entry_proc31_U0_ap_done : STD_LOGIC;
    signal entry_proc31_U0_ap_continue : STD_LOGIC;
    signal entry_proc31_U0_ap_idle : STD_LOGIC;
    signal entry_proc31_U0_ap_ready : STD_LOGIC;
    signal entry_proc31_U0_start_out : STD_LOGIC;
    signal entry_proc31_U0_start_write : STD_LOGIC;
    signal entry_proc31_U0_inverse_pScale_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc31_U0_inverse_pScale_c_write : STD_LOGIC;
    signal entry_proc31_U0_inverse_pScale_c1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc31_U0_inverse_pScale_c1_write : STD_LOGIC;
    signal loadDDR_data_18_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_18_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_18_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_18_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_18_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_AWVALID : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_WVALID : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_WLAST : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARVALID : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_18_U0_m_axi_gmem5_RREADY : STD_LOGIC;
    signal loadDDR_data_18_U0_m_axi_gmem5_BREADY : STD_LOGIC;
    signal loadDDR_data_18_U0_primalInfeasRay_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_18_U0_primalInfeasRay_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_18_U0_nCols_assign_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_18_U0_nCols_assign_c_write : STD_LOGIC;
    signal loadDDR_data_19_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_19_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_19_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_19_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_19_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_AWVALID : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_WVALID : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_WLAST : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARVALID : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_19_U0_m_axi_gmem6_RREADY : STD_LOGIC;
    signal loadDDR_data_19_U0_m_axi_gmem6_BREADY : STD_LOGIC;
    signal loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_19_U0_nRows_assign_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_19_U0_nRows_assign_c_write : STD_LOGIC;
    signal scaleVector_2out_U0_ap_start : STD_LOGIC;
    signal scaleVector_2out_U0_ap_done : STD_LOGIC;
    signal scaleVector_2out_U0_ap_continue : STD_LOGIC;
    signal scaleVector_2out_U0_ap_idle : STD_LOGIC;
    signal scaleVector_2out_U0_ap_ready : STD_LOGIC;
    signal scaleVector_2out_U0_inverse_pScale_read : STD_LOGIC;
    signal scaleVector_2out_U0_primalInfeasRay_fifo_i_read : STD_LOGIC;
    signal scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write : STD_LOGIC;
    signal scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write : STD_LOGIC;
    signal scaleVector_2out_U0_nCols_assign_read : STD_LOGIC;
    signal scaleVector_1_U0_ap_start : STD_LOGIC;
    signal scaleVector_1_U0_ap_done : STD_LOGIC;
    signal scaleVector_1_U0_ap_continue : STD_LOGIC;
    signal scaleVector_1_U0_ap_idle : STD_LOGIC;
    signal scaleVector_1_U0_ap_ready : STD_LOGIC;
    signal scaleVector_1_U0_inverse_pScale_read : STD_LOGIC;
    signal scaleVector_1_U0_primalINfeasConstr_fifo_i_read : STD_LOGIC;
    signal scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write : STD_LOGIC;
    signal scaleVector_1_U0_nRows_assign_read : STD_LOGIC;
    signal Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_AWVALID : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_WVALID : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_WLAST : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARVALID : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Constr_U0_m_axi_gmem8_RREADY : STD_LOGIC;
    signal Primal_Constr_U0_m_axi_gmem8_BREADY : STD_LOGIC;
    signal Primal_Constr_U0_pConstrResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Constr_U0_ap_start : STD_LOGIC;
    signal Primal_Constr_U0_pConstrResSq_i_ap_vld : STD_LOGIC;
    signal Primal_Constr_U0_ap_done : STD_LOGIC;
    signal Primal_Constr_U0_ap_ready : STD_LOGIC;
    signal Primal_Constr_U0_ap_idle : STD_LOGIC;
    signal Primal_Constr_U0_ap_continue : STD_LOGIC;
    signal pConstrResSq_full_n : STD_LOGIC;
    signal Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read : STD_LOGIC;
    signal Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_AWVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_WVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_WLAST : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem9_RREADY : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem9_BREADY : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_AWVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_WVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_WLAST : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem10_RREADY : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem10_BREADY : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_AWVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_WVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_WLAST : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARVALID : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Primal_Bound_U0_m_axi_gmem7_RREADY : STD_LOGIC;
    signal Primal_Bound_U0_m_axi_gmem7_BREADY : STD_LOGIC;
    signal Primal_Bound_U0_pBoundUbResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_pBoundLbResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal Primal_Bound_U0_ap_start : STD_LOGIC;
    signal Primal_Bound_U0_pBoundLbResSq_i_ap_vld : STD_LOGIC;
    signal Primal_Bound_U0_pBoundUbResSq_i_ap_vld : STD_LOGIC;
    signal Primal_Bound_U0_ap_done : STD_LOGIC;
    signal Primal_Bound_U0_ap_ready : STD_LOGIC;
    signal Primal_Bound_U0_ap_idle : STD_LOGIC;
    signal Primal_Bound_U0_ap_continue : STD_LOGIC;
    signal ap_channel_done_pBoundLbResSq : STD_LOGIC;
    signal pBoundLbResSq_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_pBoundLbResSq : STD_LOGIC := '0';
    signal ap_sync_channel_write_pBoundLbResSq : STD_LOGIC;
    signal ap_channel_done_pBoundUbResSq : STD_LOGIC;
    signal pBoundUbResSq_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_pBoundUbResSq : STD_LOGIC := '0';
    signal ap_sync_channel_write_pBoundUbResSq : STD_LOGIC;
    signal add3_Sqrt_U0_ap_start : STD_LOGIC;
    signal add3_Sqrt_U0_ap_done : STD_LOGIC;
    signal add3_Sqrt_U0_ap_continue : STD_LOGIC;
    signal add3_Sqrt_U0_ap_idle : STD_LOGIC;
    signal add3_Sqrt_U0_ap_ready : STD_LOGIC;
    signal add3_Sqrt_U0_dDualInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal add3_Sqrt_U0_dDualInfeasRes_write : STD_LOGIC;
    signal inverse_pScale_c_full_n : STD_LOGIC;
    signal inverse_pScale_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_pScale_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_pScale_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_pScale_c_empty_n : STD_LOGIC;
    signal inverse_pScale_c1_full_n : STD_LOGIC;
    signal inverse_pScale_c1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_pScale_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_pScale_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_pScale_c1_empty_n : STD_LOGIC;
    signal primalInfeasRay_fifo_i_full_n : STD_LOGIC;
    signal primalInfeasRay_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasRay_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_fifo_i_empty_n : STD_LOGIC;
    signal nCols_assign_c_full_n : STD_LOGIC;
    signal nCols_assign_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_empty_n : STD_LOGIC;
    signal primalINfeasConstr_fifo_i_full_n : STD_LOGIC;
    signal primalINfeasConstr_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalINfeasConstr_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalINfeasConstr_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalINfeasConstr_fifo_i_empty_n : STD_LOGIC;
    signal nRows_assign_c_full_n : STD_LOGIC;
    signal nRows_assign_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_empty_n : STD_LOGIC;
    signal primalInfeasRay_SVfifo_lb_i_full_n : STD_LOGIC;
    signal primalInfeasRay_SVfifo_lb_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasRay_SVfifo_lb_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_SVfifo_lb_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_SVfifo_lb_i_empty_n : STD_LOGIC;
    signal primalInfeasRay_SVfifo_ub_i_full_n : STD_LOGIC;
    signal primalInfeasRay_SVfifo_ub_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasRay_SVfifo_ub_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_SVfifo_ub_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasRay_SVfifo_ub_i_empty_n : STD_LOGIC;
    signal primalInfeasConstr_SVfifo_i_full_n : STD_LOGIC;
    signal primalInfeasConstr_SVfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasConstr_SVfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasConstr_SVfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasConstr_SVfifo_i_empty_n : STD_LOGIC;
    signal pConstrResSq_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal pConstrResSq_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal pConstrResSq_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal pConstrResSq_empty_n : STD_LOGIC;
    signal pBoundUbResSq_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal pBoundUbResSq_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal pBoundUbResSq_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal pBoundUbResSq_empty_n : STD_LOGIC;
    signal pBoundLbResSq_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal pBoundLbResSq_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal pBoundLbResSq_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal pBoundLbResSq_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc31_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc31_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_18_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_18_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_19_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_19_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Primal_Constr_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Primal_Constr_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Primal_Bound_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Primal_Bound_U0_ap_ready : STD_LOGIC;
    signal start_for_scaleVector_2out_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_2out_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_2out_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_2out_U0_empty_n : STD_LOGIC;
    signal start_for_scaleVector_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_1_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_1_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_entry_proc31 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inverse_pScale : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_c_full_n : IN STD_LOGIC;
        inverse_pScale_c_write : OUT STD_LOGIC;
        inverse_pScale_c1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_c1_full_n : IN STD_LOGIC;
        inverse_pScale_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem5_AWVALID : OUT STD_LOGIC;
        m_axi_gmem5_AWREADY : IN STD_LOGIC;
        m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WVALID : OUT STD_LOGIC;
        m_axi_gmem5_WREADY : IN STD_LOGIC;
        m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_WLAST : OUT STD_LOGIC;
        m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARVALID : OUT STD_LOGIC;
        m_axi_gmem5_ARREADY : IN STD_LOGIC;
        m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RVALID : IN STD_LOGIC;
        m_axi_gmem5_RREADY : OUT STD_LOGIC;
        m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_RLAST : IN STD_LOGIC;
        m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BVALID : IN STD_LOGIC;
        m_axi_gmem5_BREADY : OUT STD_LOGIC;
        m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        primalInfeasRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_full_n : IN STD_LOGIC;
        primalInfeasRay_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_full_n : IN STD_LOGIC;
        nCols_assign_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem6_AWVALID : OUT STD_LOGIC;
        m_axi_gmem6_AWREADY : IN STD_LOGIC;
        m_axi_gmem6_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem6_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_WVALID : OUT STD_LOGIC;
        m_axi_gmem6_WREADY : IN STD_LOGIC;
        m_axi_gmem6_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem6_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_WLAST : OUT STD_LOGIC;
        m_axi_gmem6_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_ARVALID : OUT STD_LOGIC;
        m_axi_gmem6_ARREADY : IN STD_LOGIC;
        m_axi_gmem6_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem6_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RVALID : IN STD_LOGIC;
        m_axi_gmem6_RREADY : OUT STD_LOGIC;
        m_axi_gmem6_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem6_RLAST : IN STD_LOGIC;
        m_axi_gmem6_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem6_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_BVALID : IN STD_LOGIC;
        m_axi_gmem6_BREADY : OUT STD_LOGIC;
        m_axi_gmem6_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ax : IN STD_LOGIC_VECTOR (63 downto 0);
        primalINfeasConstr_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalINfeasConstr_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalINfeasConstr_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalINfeasConstr_fifo_i_full_n : IN STD_LOGIC;
        primalINfeasConstr_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c_full_n : IN STD_LOGIC;
        nRows_assign_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector_2out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inverse_pScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_empty_n : IN STD_LOGIC;
        inverse_pScale_read : OUT STD_LOGIC;
        primalInfeasRay_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_empty_n : IN STD_LOGIC;
        primalInfeasRay_fifo_i_read : OUT STD_LOGIC;
        primalInfeasRay_SVfifo_lb_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_lb_i_full_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_lb_i_write : OUT STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_ub_i_full_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inverse_pScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_pScale_empty_n : IN STD_LOGIC;
        inverse_pScale_read : OUT STD_LOGIC;
        primalINfeasConstr_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalINfeasConstr_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalINfeasConstr_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalINfeasConstr_fifo_i_empty_n : IN STD_LOGIC;
        primalINfeasConstr_fifo_i_read : OUT STD_LOGIC;
        primalInfeasConstr_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasConstr_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasConstr_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasConstr_SVfifo_i_full_n : IN STD_LOGIC;
        primalInfeasConstr_SVfifo_i_write : OUT STD_LOGIC;
        nRows_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_empty_n : IN STD_LOGIC;
        nRows_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_Primal_Constr IS
    port (
        primalInfeasConstr_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasConstr_SVfifo_i_empty_n : IN STD_LOGIC;
        primalInfeasConstr_SVfifo_i_read : OUT STD_LOGIC;
        m_axi_gmem8_AWVALID : OUT STD_LOGIC;
        m_axi_gmem8_AWREADY : IN STD_LOGIC;
        m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WVALID : OUT STD_LOGIC;
        m_axi_gmem8_WREADY : IN STD_LOGIC;
        m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_WLAST : OUT STD_LOGIC;
        m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARVALID : OUT STD_LOGIC;
        m_axi_gmem8_ARREADY : IN STD_LOGIC;
        m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RVALID : IN STD_LOGIC;
        m_axi_gmem8_RREADY : OUT STD_LOGIC;
        m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_RLAST : IN STD_LOGIC;
        m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BVALID : IN STD_LOGIC;
        m_axi_gmem8_BREADY : OUT STD_LOGIC;
        m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
        problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
        pConstrResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        problem_nEqs_ap_vld : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        rowScale_ap_vld : IN STD_LOGIC;
        pConstrResSq_i_ap_vld : OUT STD_LOGIC;
        ifScaled_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_Primal_Bound IS
    port (
        primalInfeasRay_SVfifo_lb_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_lb_i_empty_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_lb_i_read : OUT STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_ub_i_empty_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_read : OUT STD_LOGIC;
        m_axi_gmem9_AWVALID : OUT STD_LOGIC;
        m_axi_gmem9_AWREADY : IN STD_LOGIC;
        m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WVALID : OUT STD_LOGIC;
        m_axi_gmem9_WREADY : IN STD_LOGIC;
        m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_WLAST : OUT STD_LOGIC;
        m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARVALID : OUT STD_LOGIC;
        m_axi_gmem9_ARREADY : IN STD_LOGIC;
        m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RVALID : IN STD_LOGIC;
        m_axi_gmem9_RREADY : OUT STD_LOGIC;
        m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_RLAST : IN STD_LOGIC;
        m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BVALID : IN STD_LOGIC;
        m_axi_gmem9_BREADY : OUT STD_LOGIC;
        m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasLower : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_AWVALID : OUT STD_LOGIC;
        m_axi_gmem10_AWREADY : IN STD_LOGIC;
        m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WVALID : OUT STD_LOGIC;
        m_axi_gmem10_WREADY : IN STD_LOGIC;
        m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_WLAST : OUT STD_LOGIC;
        m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARVALID : OUT STD_LOGIC;
        m_axi_gmem10_ARREADY : IN STD_LOGIC;
        m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RVALID : IN STD_LOGIC;
        m_axi_gmem10_RREADY : OUT STD_LOGIC;
        m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_RLAST : IN STD_LOGIC;
        m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BVALID : IN STD_LOGIC;
        m_axi_gmem10_BREADY : OUT STD_LOGIC;
        m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWVALID : OUT STD_LOGIC;
        m_axi_gmem7_AWREADY : IN STD_LOGIC;
        m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WVALID : OUT STD_LOGIC;
        m_axi_gmem7_WREADY : IN STD_LOGIC;
        m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_WLAST : OUT STD_LOGIC;
        m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARVALID : OUT STD_LOGIC;
        m_axi_gmem7_ARREADY : IN STD_LOGIC;
        m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RVALID : IN STD_LOGIC;
        m_axi_gmem7_RREADY : OUT STD_LOGIC;
        m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_RLAST : IN STD_LOGIC;
        m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BVALID : IN STD_LOGIC;
        m_axi_gmem7_BREADY : OUT STD_LOGIC;
        m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        pBoundUbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        pBoundLbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        hasLower_ap_vld : IN STD_LOGIC;
        hasUpper_ap_vld : IN STD_LOGIC;
        colScale1_ap_vld : IN STD_LOGIC;
        pBoundLbResSq_i_ap_vld : OUT STD_LOGIC;
        pBoundUbResSq_i_ap_vld : OUT STD_LOGIC;
        ifScaled_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_add3_Sqrt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data0 : IN STD_LOGIC_VECTOR (63 downto 0);
        data1 : IN STD_LOGIC_VECTOR (63 downto 0);
        data2 : IN STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dDualInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dDualInfeasRes_full_n : IN STD_LOGIC;
        dDualInfeasRes_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w64_d3_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_2out_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc31_U0 : component Infeasi_Res_S2_entry_proc31
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc31_U0_ap_start,
        start_full_n => entry_proc31_U0_start_full_n,
        ap_done => entry_proc31_U0_ap_done,
        ap_continue => entry_proc31_U0_ap_continue,
        ap_idle => entry_proc31_U0_ap_idle,
        ap_ready => entry_proc31_U0_ap_ready,
        start_out => entry_proc31_U0_start_out,
        start_write => entry_proc31_U0_start_write,
        inverse_pScale => inverse_pScale,
        inverse_pScale_c_din => entry_proc31_U0_inverse_pScale_c_din,
        inverse_pScale_c_num_data_valid => inverse_pScale_c_num_data_valid,
        inverse_pScale_c_fifo_cap => inverse_pScale_c_fifo_cap,
        inverse_pScale_c_full_n => inverse_pScale_c_full_n,
        inverse_pScale_c_write => entry_proc31_U0_inverse_pScale_c_write,
        inverse_pScale_c1_din => entry_proc31_U0_inverse_pScale_c1_din,
        inverse_pScale_c1_num_data_valid => inverse_pScale_c1_num_data_valid,
        inverse_pScale_c1_fifo_cap => inverse_pScale_c1_fifo_cap,
        inverse_pScale_c1_full_n => inverse_pScale_c1_full_n,
        inverse_pScale_c1_write => entry_proc31_U0_inverse_pScale_c1_write);

    loadDDR_data_18_U0 : component Infeasi_Res_S2_loadDDR_data_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_18_U0_ap_start,
        ap_done => loadDDR_data_18_U0_ap_done,
        ap_continue => loadDDR_data_18_U0_ap_continue,
        ap_idle => loadDDR_data_18_U0_ap_idle,
        ap_ready => loadDDR_data_18_U0_ap_ready,
        m_axi_gmem5_AWVALID => loadDDR_data_18_U0_m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY => ap_const_logic_0,
        m_axi_gmem5_AWADDR => loadDDR_data_18_U0_m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID => loadDDR_data_18_U0_m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN => loadDDR_data_18_U0_m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE => loadDDR_data_18_U0_m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST => loadDDR_data_18_U0_m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK => loadDDR_data_18_U0_m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE => loadDDR_data_18_U0_m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT => loadDDR_data_18_U0_m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS => loadDDR_data_18_U0_m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION => loadDDR_data_18_U0_m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER => loadDDR_data_18_U0_m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID => loadDDR_data_18_U0_m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY => ap_const_logic_0,
        m_axi_gmem5_WDATA => loadDDR_data_18_U0_m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB => loadDDR_data_18_U0_m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST => loadDDR_data_18_U0_m_axi_gmem5_WLAST,
        m_axi_gmem5_WID => loadDDR_data_18_U0_m_axi_gmem5_WID,
        m_axi_gmem5_WUSER => loadDDR_data_18_U0_m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID => loadDDR_data_18_U0_m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY => m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR => loadDDR_data_18_U0_m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID => loadDDR_data_18_U0_m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN => loadDDR_data_18_U0_m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE => loadDDR_data_18_U0_m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST => loadDDR_data_18_U0_m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK => loadDDR_data_18_U0_m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE => loadDDR_data_18_U0_m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT => loadDDR_data_18_U0_m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS => loadDDR_data_18_U0_m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION => loadDDR_data_18_U0_m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER => loadDDR_data_18_U0_m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID => m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY => loadDDR_data_18_U0_m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA => m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST => m_axi_gmem5_RLAST,
        m_axi_gmem5_RID => m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM => m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER => m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP => m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID => ap_const_logic_0,
        m_axi_gmem5_BREADY => loadDDR_data_18_U0_m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP => ap_const_lv2_0,
        m_axi_gmem5_BID => ap_const_lv1_0,
        m_axi_gmem5_BUSER => ap_const_lv1_0,
        x => x,
        primalInfeasRay_fifo_i_din => loadDDR_data_18_U0_primalInfeasRay_fifo_i_din,
        primalInfeasRay_fifo_i_num_data_valid => primalInfeasRay_fifo_i_num_data_valid,
        primalInfeasRay_fifo_i_fifo_cap => primalInfeasRay_fifo_i_fifo_cap,
        primalInfeasRay_fifo_i_full_n => primalInfeasRay_fifo_i_full_n,
        primalInfeasRay_fifo_i_write => loadDDR_data_18_U0_primalInfeasRay_fifo_i_write,
        p_read => p_read1,
        nCols_assign_c_din => loadDDR_data_18_U0_nCols_assign_c_din,
        nCols_assign_c_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_c_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_c_full_n => nCols_assign_c_full_n,
        nCols_assign_c_write => loadDDR_data_18_U0_nCols_assign_c_write);

    loadDDR_data_19_U0 : component Infeasi_Res_S2_loadDDR_data_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_19_U0_ap_start,
        ap_done => loadDDR_data_19_U0_ap_done,
        ap_continue => loadDDR_data_19_U0_ap_continue,
        ap_idle => loadDDR_data_19_U0_ap_idle,
        ap_ready => loadDDR_data_19_U0_ap_ready,
        m_axi_gmem6_AWVALID => loadDDR_data_19_U0_m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY => ap_const_logic_0,
        m_axi_gmem6_AWADDR => loadDDR_data_19_U0_m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID => loadDDR_data_19_U0_m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN => loadDDR_data_19_U0_m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE => loadDDR_data_19_U0_m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST => loadDDR_data_19_U0_m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK => loadDDR_data_19_U0_m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE => loadDDR_data_19_U0_m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT => loadDDR_data_19_U0_m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS => loadDDR_data_19_U0_m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION => loadDDR_data_19_U0_m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER => loadDDR_data_19_U0_m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID => loadDDR_data_19_U0_m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY => ap_const_logic_0,
        m_axi_gmem6_WDATA => loadDDR_data_19_U0_m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB => loadDDR_data_19_U0_m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST => loadDDR_data_19_U0_m_axi_gmem6_WLAST,
        m_axi_gmem6_WID => loadDDR_data_19_U0_m_axi_gmem6_WID,
        m_axi_gmem6_WUSER => loadDDR_data_19_U0_m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID => loadDDR_data_19_U0_m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY => m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR => loadDDR_data_19_U0_m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID => loadDDR_data_19_U0_m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN => loadDDR_data_19_U0_m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE => loadDDR_data_19_U0_m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST => loadDDR_data_19_U0_m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK => loadDDR_data_19_U0_m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE => loadDDR_data_19_U0_m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT => loadDDR_data_19_U0_m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS => loadDDR_data_19_U0_m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION => loadDDR_data_19_U0_m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER => loadDDR_data_19_U0_m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID => m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY => loadDDR_data_19_U0_m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA => m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST => m_axi_gmem6_RLAST,
        m_axi_gmem6_RID => m_axi_gmem6_RID,
        m_axi_gmem6_RFIFONUM => m_axi_gmem6_RFIFONUM,
        m_axi_gmem6_RUSER => m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP => m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID => ap_const_logic_0,
        m_axi_gmem6_BREADY => loadDDR_data_19_U0_m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP => ap_const_lv2_0,
        m_axi_gmem6_BID => ap_const_lv1_0,
        m_axi_gmem6_BUSER => ap_const_lv1_0,
        ax => ax,
        primalINfeasConstr_fifo_i_din => loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din,
        primalINfeasConstr_fifo_i_num_data_valid => primalINfeasConstr_fifo_i_num_data_valid,
        primalINfeasConstr_fifo_i_fifo_cap => primalINfeasConstr_fifo_i_fifo_cap,
        primalINfeasConstr_fifo_i_full_n => primalINfeasConstr_fifo_i_full_n,
        primalINfeasConstr_fifo_i_write => loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write,
        p_read => p_read,
        nRows_assign_c_din => loadDDR_data_19_U0_nRows_assign_c_din,
        nRows_assign_c_num_data_valid => nRows_assign_c_num_data_valid,
        nRows_assign_c_fifo_cap => nRows_assign_c_fifo_cap,
        nRows_assign_c_full_n => nRows_assign_c_full_n,
        nRows_assign_c_write => loadDDR_data_19_U0_nRows_assign_c_write);

    scaleVector_2out_U0 : component Infeasi_Res_S2_scaleVector_2out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_2out_U0_ap_start,
        ap_done => scaleVector_2out_U0_ap_done,
        ap_continue => scaleVector_2out_U0_ap_continue,
        ap_idle => scaleVector_2out_U0_ap_idle,
        ap_ready => scaleVector_2out_U0_ap_ready,
        inverse_pScale_dout => inverse_pScale_c1_dout,
        inverse_pScale_num_data_valid => inverse_pScale_c1_num_data_valid,
        inverse_pScale_fifo_cap => inverse_pScale_c1_fifo_cap,
        inverse_pScale_empty_n => inverse_pScale_c1_empty_n,
        inverse_pScale_read => scaleVector_2out_U0_inverse_pScale_read,
        primalInfeasRay_fifo_i_dout => primalInfeasRay_fifo_i_dout,
        primalInfeasRay_fifo_i_num_data_valid => primalInfeasRay_fifo_i_num_data_valid,
        primalInfeasRay_fifo_i_fifo_cap => primalInfeasRay_fifo_i_fifo_cap,
        primalInfeasRay_fifo_i_empty_n => primalInfeasRay_fifo_i_empty_n,
        primalInfeasRay_fifo_i_read => scaleVector_2out_U0_primalInfeasRay_fifo_i_read,
        primalInfeasRay_SVfifo_lb_i_din => scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din,
        primalInfeasRay_SVfifo_lb_i_num_data_valid => primalInfeasRay_SVfifo_lb_i_num_data_valid,
        primalInfeasRay_SVfifo_lb_i_fifo_cap => primalInfeasRay_SVfifo_lb_i_fifo_cap,
        primalInfeasRay_SVfifo_lb_i_full_n => primalInfeasRay_SVfifo_lb_i_full_n,
        primalInfeasRay_SVfifo_lb_i_write => scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write,
        primalInfeasRay_SVfifo_ub_i_din => scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din,
        primalInfeasRay_SVfifo_ub_i_num_data_valid => primalInfeasRay_SVfifo_ub_i_num_data_valid,
        primalInfeasRay_SVfifo_ub_i_fifo_cap => primalInfeasRay_SVfifo_ub_i_fifo_cap,
        primalInfeasRay_SVfifo_ub_i_full_n => primalInfeasRay_SVfifo_ub_i_full_n,
        primalInfeasRay_SVfifo_ub_i_write => scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write,
        nCols_assign_dout => nCols_assign_c_dout,
        nCols_assign_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c_empty_n,
        nCols_assign_read => scaleVector_2out_U0_nCols_assign_read);

    scaleVector_1_U0 : component Infeasi_Res_S2_scaleVector_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_1_U0_ap_start,
        ap_done => scaleVector_1_U0_ap_done,
        ap_continue => scaleVector_1_U0_ap_continue,
        ap_idle => scaleVector_1_U0_ap_idle,
        ap_ready => scaleVector_1_U0_ap_ready,
        inverse_pScale_dout => inverse_pScale_c_dout,
        inverse_pScale_num_data_valid => inverse_pScale_c_num_data_valid,
        inverse_pScale_fifo_cap => inverse_pScale_c_fifo_cap,
        inverse_pScale_empty_n => inverse_pScale_c_empty_n,
        inverse_pScale_read => scaleVector_1_U0_inverse_pScale_read,
        primalINfeasConstr_fifo_i_dout => primalINfeasConstr_fifo_i_dout,
        primalINfeasConstr_fifo_i_num_data_valid => primalINfeasConstr_fifo_i_num_data_valid,
        primalINfeasConstr_fifo_i_fifo_cap => primalINfeasConstr_fifo_i_fifo_cap,
        primalINfeasConstr_fifo_i_empty_n => primalINfeasConstr_fifo_i_empty_n,
        primalINfeasConstr_fifo_i_read => scaleVector_1_U0_primalINfeasConstr_fifo_i_read,
        primalInfeasConstr_SVfifo_i_din => scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din,
        primalInfeasConstr_SVfifo_i_num_data_valid => primalInfeasConstr_SVfifo_i_num_data_valid,
        primalInfeasConstr_SVfifo_i_fifo_cap => primalInfeasConstr_SVfifo_i_fifo_cap,
        primalInfeasConstr_SVfifo_i_full_n => primalInfeasConstr_SVfifo_i_full_n,
        primalInfeasConstr_SVfifo_i_write => scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write,
        nRows_assign_dout => nRows_assign_c_dout,
        nRows_assign_num_data_valid => nRows_assign_c_num_data_valid,
        nRows_assign_fifo_cap => nRows_assign_c_fifo_cap,
        nRows_assign_empty_n => nRows_assign_c_empty_n,
        nRows_assign_read => scaleVector_1_U0_nRows_assign_read);

    Primal_Constr_U0 : component Infeasi_Res_S2_Primal_Constr
    port map (
        primalInfeasConstr_SVfifo_i_dout => primalInfeasConstr_SVfifo_i_dout,
        primalInfeasConstr_SVfifo_i_empty_n => primalInfeasConstr_SVfifo_i_empty_n,
        primalInfeasConstr_SVfifo_i_read => Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read,
        m_axi_gmem8_AWVALID => Primal_Constr_U0_m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY => ap_const_logic_0,
        m_axi_gmem8_AWADDR => Primal_Constr_U0_m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID => Primal_Constr_U0_m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN => Primal_Constr_U0_m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE => Primal_Constr_U0_m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST => Primal_Constr_U0_m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK => Primal_Constr_U0_m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE => Primal_Constr_U0_m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT => Primal_Constr_U0_m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS => Primal_Constr_U0_m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION => Primal_Constr_U0_m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER => Primal_Constr_U0_m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID => Primal_Constr_U0_m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY => ap_const_logic_0,
        m_axi_gmem8_WDATA => Primal_Constr_U0_m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB => Primal_Constr_U0_m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST => Primal_Constr_U0_m_axi_gmem8_WLAST,
        m_axi_gmem8_WID => Primal_Constr_U0_m_axi_gmem8_WID,
        m_axi_gmem8_WUSER => Primal_Constr_U0_m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID => Primal_Constr_U0_m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY => m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR => Primal_Constr_U0_m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID => Primal_Constr_U0_m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN => Primal_Constr_U0_m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE => Primal_Constr_U0_m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST => Primal_Constr_U0_m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK => Primal_Constr_U0_m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE => Primal_Constr_U0_m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT => Primal_Constr_U0_m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS => Primal_Constr_U0_m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION => Primal_Constr_U0_m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER => Primal_Constr_U0_m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID => m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY => Primal_Constr_U0_m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA => m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST => m_axi_gmem8_RLAST,
        m_axi_gmem8_RID => m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM => m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER => m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP => m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID => ap_const_logic_0,
        m_axi_gmem8_BREADY => Primal_Constr_U0_m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP => ap_const_lv2_0,
        m_axi_gmem8_BID => ap_const_lv1_0,
        m_axi_gmem8_BUSER => ap_const_lv1_0,
        rowScale => rowScale,
        problem_nEqs => problem_nEqs,
        p_read => p_read,
        ifScaled => ifScaled,
        pConstrResSq_i => Primal_Constr_U0_pConstrResSq_i,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        problem_nEqs_ap_vld => problem_nEqs_ap_vld,
        p_read_ap_vld => p_read_ap_vld,
        ap_start => Primal_Constr_U0_ap_start,
        rowScale_ap_vld => rowScale_ap_vld,
        pConstrResSq_i_ap_vld => Primal_Constr_U0_pConstrResSq_i_ap_vld,
        ifScaled_ap_vld => ifScaled_ap_vld,
        ap_done => Primal_Constr_U0_ap_done,
        ap_ready => Primal_Constr_U0_ap_ready,
        ap_idle => Primal_Constr_U0_ap_idle,
        ap_continue => Primal_Constr_U0_ap_continue);

    Primal_Bound_U0 : component Infeasi_Res_S2_Primal_Bound
    port map (
        primalInfeasRay_SVfifo_lb_i_dout => primalInfeasRay_SVfifo_lb_i_dout,
        primalInfeasRay_SVfifo_lb_i_empty_n => primalInfeasRay_SVfifo_lb_i_empty_n,
        primalInfeasRay_SVfifo_lb_i_read => Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read,
        primalInfeasRay_SVfifo_ub_i_dout => primalInfeasRay_SVfifo_ub_i_dout,
        primalInfeasRay_SVfifo_ub_i_empty_n => primalInfeasRay_SVfifo_ub_i_empty_n,
        primalInfeasRay_SVfifo_ub_i_read => Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read,
        m_axi_gmem9_AWVALID => Primal_Bound_U0_m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY => ap_const_logic_0,
        m_axi_gmem9_AWADDR => Primal_Bound_U0_m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID => Primal_Bound_U0_m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN => Primal_Bound_U0_m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE => Primal_Bound_U0_m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST => Primal_Bound_U0_m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK => Primal_Bound_U0_m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE => Primal_Bound_U0_m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT => Primal_Bound_U0_m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS => Primal_Bound_U0_m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION => Primal_Bound_U0_m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER => Primal_Bound_U0_m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID => Primal_Bound_U0_m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY => ap_const_logic_0,
        m_axi_gmem9_WDATA => Primal_Bound_U0_m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB => Primal_Bound_U0_m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST => Primal_Bound_U0_m_axi_gmem9_WLAST,
        m_axi_gmem9_WID => Primal_Bound_U0_m_axi_gmem9_WID,
        m_axi_gmem9_WUSER => Primal_Bound_U0_m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID => Primal_Bound_U0_m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY => m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR => Primal_Bound_U0_m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID => Primal_Bound_U0_m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN => Primal_Bound_U0_m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE => Primal_Bound_U0_m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST => Primal_Bound_U0_m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK => Primal_Bound_U0_m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE => Primal_Bound_U0_m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT => Primal_Bound_U0_m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS => Primal_Bound_U0_m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION => Primal_Bound_U0_m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER => Primal_Bound_U0_m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID => m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY => Primal_Bound_U0_m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA => m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST => m_axi_gmem9_RLAST,
        m_axi_gmem9_RID => m_axi_gmem9_RID,
        m_axi_gmem9_RFIFONUM => m_axi_gmem9_RFIFONUM,
        m_axi_gmem9_RUSER => m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP => m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID => ap_const_logic_0,
        m_axi_gmem9_BREADY => Primal_Bound_U0_m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP => ap_const_lv2_0,
        m_axi_gmem9_BID => ap_const_lv1_0,
        m_axi_gmem9_BUSER => ap_const_lv1_0,
        hasLower => hasLower,
        m_axi_gmem10_AWVALID => Primal_Bound_U0_m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY => ap_const_logic_0,
        m_axi_gmem10_AWADDR => Primal_Bound_U0_m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID => Primal_Bound_U0_m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN => Primal_Bound_U0_m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE => Primal_Bound_U0_m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST => Primal_Bound_U0_m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK => Primal_Bound_U0_m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE => Primal_Bound_U0_m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT => Primal_Bound_U0_m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS => Primal_Bound_U0_m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION => Primal_Bound_U0_m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER => Primal_Bound_U0_m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID => Primal_Bound_U0_m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY => ap_const_logic_0,
        m_axi_gmem10_WDATA => Primal_Bound_U0_m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB => Primal_Bound_U0_m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST => Primal_Bound_U0_m_axi_gmem10_WLAST,
        m_axi_gmem10_WID => Primal_Bound_U0_m_axi_gmem10_WID,
        m_axi_gmem10_WUSER => Primal_Bound_U0_m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID => Primal_Bound_U0_m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY => m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR => Primal_Bound_U0_m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID => Primal_Bound_U0_m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN => Primal_Bound_U0_m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE => Primal_Bound_U0_m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST => Primal_Bound_U0_m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK => Primal_Bound_U0_m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE => Primal_Bound_U0_m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT => Primal_Bound_U0_m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS => Primal_Bound_U0_m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION => Primal_Bound_U0_m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER => Primal_Bound_U0_m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID => m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY => Primal_Bound_U0_m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA => m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST => m_axi_gmem10_RLAST,
        m_axi_gmem10_RID => m_axi_gmem10_RID,
        m_axi_gmem10_RFIFONUM => m_axi_gmem10_RFIFONUM,
        m_axi_gmem10_RUSER => m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP => m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID => ap_const_logic_0,
        m_axi_gmem10_BREADY => Primal_Bound_U0_m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP => ap_const_lv2_0,
        m_axi_gmem10_BID => ap_const_lv1_0,
        m_axi_gmem10_BUSER => ap_const_lv1_0,
        hasUpper => hasUpper,
        m_axi_gmem7_AWVALID => Primal_Bound_U0_m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY => ap_const_logic_0,
        m_axi_gmem7_AWADDR => Primal_Bound_U0_m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID => Primal_Bound_U0_m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN => Primal_Bound_U0_m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE => Primal_Bound_U0_m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST => Primal_Bound_U0_m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK => Primal_Bound_U0_m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE => Primal_Bound_U0_m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT => Primal_Bound_U0_m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS => Primal_Bound_U0_m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION => Primal_Bound_U0_m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER => Primal_Bound_U0_m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID => Primal_Bound_U0_m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY => ap_const_logic_0,
        m_axi_gmem7_WDATA => Primal_Bound_U0_m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB => Primal_Bound_U0_m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST => Primal_Bound_U0_m_axi_gmem7_WLAST,
        m_axi_gmem7_WID => Primal_Bound_U0_m_axi_gmem7_WID,
        m_axi_gmem7_WUSER => Primal_Bound_U0_m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID => Primal_Bound_U0_m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY => m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR => Primal_Bound_U0_m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID => Primal_Bound_U0_m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN => Primal_Bound_U0_m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE => Primal_Bound_U0_m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST => Primal_Bound_U0_m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK => Primal_Bound_U0_m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE => Primal_Bound_U0_m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT => Primal_Bound_U0_m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS => Primal_Bound_U0_m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION => Primal_Bound_U0_m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER => Primal_Bound_U0_m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID => m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY => Primal_Bound_U0_m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA => m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST => m_axi_gmem7_RLAST,
        m_axi_gmem7_RID => m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM => m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER => m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP => m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID => ap_const_logic_0,
        m_axi_gmem7_BREADY => Primal_Bound_U0_m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP => ap_const_lv2_0,
        m_axi_gmem7_BID => ap_const_lv1_0,
        m_axi_gmem7_BUSER => ap_const_lv1_0,
        colScale1 => colScale1,
        p_read => p_read1,
        pBoundUbResSq_i => Primal_Bound_U0_pBoundUbResSq_i,
        pBoundLbResSq_i => Primal_Bound_U0_pBoundLbResSq_i,
        ifScaled => ifScaled,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read_ap_vld => p_read1_ap_vld,
        ap_start => Primal_Bound_U0_ap_start,
        hasLower_ap_vld => hasLower_ap_vld,
        hasUpper_ap_vld => hasUpper_ap_vld,
        colScale1_ap_vld => colScale1_ap_vld,
        pBoundLbResSq_i_ap_vld => Primal_Bound_U0_pBoundLbResSq_i_ap_vld,
        pBoundUbResSq_i_ap_vld => Primal_Bound_U0_pBoundUbResSq_i_ap_vld,
        ifScaled_ap_vld => ifScaled_ap_vld,
        ap_done => Primal_Bound_U0_ap_done,
        ap_ready => Primal_Bound_U0_ap_ready,
        ap_idle => Primal_Bound_U0_ap_idle,
        ap_continue => Primal_Bound_U0_ap_continue);

    add3_Sqrt_U0 : component Infeasi_Res_S2_add3_Sqrt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => add3_Sqrt_U0_ap_start,
        ap_done => add3_Sqrt_U0_ap_done,
        ap_continue => add3_Sqrt_U0_ap_continue,
        ap_idle => add3_Sqrt_U0_ap_idle,
        ap_ready => add3_Sqrt_U0_ap_ready,
        data0 => pConstrResSq_dout,
        data1 => pBoundUbResSq_dout,
        data2 => pBoundLbResSq_dout,
        dDualInfeasRes_din => add3_Sqrt_U0_dDualInfeasRes_din,
        dDualInfeasRes_num_data_valid => ap_const_lv3_0,
        dDualInfeasRes_fifo_cap => ap_const_lv3_0,
        dDualInfeasRes_full_n => dDualInfeasRes_full_n,
        dDualInfeasRes_write => add3_Sqrt_U0_dDualInfeasRes_write);

    inverse_pScale_c_U : component Infeasi_Res_S2_fifo_w64_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc31_U0_inverse_pScale_c_din,
        if_full_n => inverse_pScale_c_full_n,
        if_write => entry_proc31_U0_inverse_pScale_c_write,
        if_dout => inverse_pScale_c_dout,
        if_num_data_valid => inverse_pScale_c_num_data_valid,
        if_fifo_cap => inverse_pScale_c_fifo_cap,
        if_empty_n => inverse_pScale_c_empty_n,
        if_read => scaleVector_1_U0_inverse_pScale_read);

    inverse_pScale_c1_U : component Infeasi_Res_S2_fifo_w64_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc31_U0_inverse_pScale_c1_din,
        if_full_n => inverse_pScale_c1_full_n,
        if_write => entry_proc31_U0_inverse_pScale_c1_write,
        if_dout => inverse_pScale_c1_dout,
        if_num_data_valid => inverse_pScale_c1_num_data_valid,
        if_fifo_cap => inverse_pScale_c1_fifo_cap,
        if_empty_n => inverse_pScale_c1_empty_n,
        if_read => scaleVector_2out_U0_inverse_pScale_read);

    primalInfeasRay_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_18_U0_primalInfeasRay_fifo_i_din,
        if_full_n => primalInfeasRay_fifo_i_full_n,
        if_write => loadDDR_data_18_U0_primalInfeasRay_fifo_i_write,
        if_dout => primalInfeasRay_fifo_i_dout,
        if_num_data_valid => primalInfeasRay_fifo_i_num_data_valid,
        if_fifo_cap => primalInfeasRay_fifo_i_fifo_cap,
        if_empty_n => primalInfeasRay_fifo_i_empty_n,
        if_read => scaleVector_2out_U0_primalInfeasRay_fifo_i_read);

    nCols_assign_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_18_U0_nCols_assign_c_din,
        if_full_n => nCols_assign_c_full_n,
        if_write => loadDDR_data_18_U0_nCols_assign_c_write,
        if_dout => nCols_assign_c_dout,
        if_num_data_valid => nCols_assign_c_num_data_valid,
        if_fifo_cap => nCols_assign_c_fifo_cap,
        if_empty_n => nCols_assign_c_empty_n,
        if_read => scaleVector_2out_U0_nCols_assign_read);

    primalINfeasConstr_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din,
        if_full_n => primalINfeasConstr_fifo_i_full_n,
        if_write => loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write,
        if_dout => primalINfeasConstr_fifo_i_dout,
        if_num_data_valid => primalINfeasConstr_fifo_i_num_data_valid,
        if_fifo_cap => primalINfeasConstr_fifo_i_fifo_cap,
        if_empty_n => primalINfeasConstr_fifo_i_empty_n,
        if_read => scaleVector_1_U0_primalINfeasConstr_fifo_i_read);

    nRows_assign_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_19_U0_nRows_assign_c_din,
        if_full_n => nRows_assign_c_full_n,
        if_write => loadDDR_data_19_U0_nRows_assign_c_write,
        if_dout => nRows_assign_c_dout,
        if_num_data_valid => nRows_assign_c_num_data_valid,
        if_fifo_cap => nRows_assign_c_fifo_cap,
        if_empty_n => nRows_assign_c_empty_n,
        if_read => scaleVector_1_U0_nRows_assign_read);

    primalInfeasRay_SVfifo_lb_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din,
        if_full_n => primalInfeasRay_SVfifo_lb_i_full_n,
        if_write => scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write,
        if_dout => primalInfeasRay_SVfifo_lb_i_dout,
        if_num_data_valid => primalInfeasRay_SVfifo_lb_i_num_data_valid,
        if_fifo_cap => primalInfeasRay_SVfifo_lb_i_fifo_cap,
        if_empty_n => primalInfeasRay_SVfifo_lb_i_empty_n,
        if_read => Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read);

    primalInfeasRay_SVfifo_ub_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din,
        if_full_n => primalInfeasRay_SVfifo_ub_i_full_n,
        if_write => scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write,
        if_dout => primalInfeasRay_SVfifo_ub_i_dout,
        if_num_data_valid => primalInfeasRay_SVfifo_ub_i_num_data_valid,
        if_fifo_cap => primalInfeasRay_SVfifo_ub_i_fifo_cap,
        if_empty_n => primalInfeasRay_SVfifo_ub_i_empty_n,
        if_read => Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read);

    primalInfeasConstr_SVfifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din,
        if_full_n => primalInfeasConstr_SVfifo_i_full_n,
        if_write => scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write,
        if_dout => primalInfeasConstr_SVfifo_i_dout,
        if_num_data_valid => primalInfeasConstr_SVfifo_i_num_data_valid,
        if_fifo_cap => primalInfeasConstr_SVfifo_i_fifo_cap,
        if_empty_n => primalInfeasConstr_SVfifo_i_empty_n,
        if_read => Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read);

    pConstrResSq_U : component Infeasi_Res_S2_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Primal_Constr_U0_pConstrResSq_i,
        if_full_n => pConstrResSq_full_n,
        if_write => Primal_Constr_U0_ap_done,
        if_dout => pConstrResSq_dout,
        if_num_data_valid => pConstrResSq_num_data_valid,
        if_fifo_cap => pConstrResSq_fifo_cap,
        if_empty_n => pConstrResSq_empty_n,
        if_read => add3_Sqrt_U0_ap_ready);

    pBoundUbResSq_U : component Infeasi_Res_S2_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Primal_Bound_U0_pBoundUbResSq_i,
        if_full_n => pBoundUbResSq_full_n,
        if_write => ap_channel_done_pBoundUbResSq,
        if_dout => pBoundUbResSq_dout,
        if_num_data_valid => pBoundUbResSq_num_data_valid,
        if_fifo_cap => pBoundUbResSq_fifo_cap,
        if_empty_n => pBoundUbResSq_empty_n,
        if_read => add3_Sqrt_U0_ap_ready);

    pBoundLbResSq_U : component Infeasi_Res_S2_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Primal_Bound_U0_pBoundLbResSq_i,
        if_full_n => pBoundLbResSq_full_n,
        if_write => ap_channel_done_pBoundLbResSq,
        if_dout => pBoundLbResSq_dout,
        if_num_data_valid => pBoundLbResSq_num_data_valid,
        if_fifo_cap => pBoundLbResSq_fifo_cap,
        if_empty_n => pBoundLbResSq_empty_n,
        if_read => add3_Sqrt_U0_ap_ready);

    start_for_scaleVector_2out_U0_U : component Infeasi_Res_S2_start_for_scaleVector_2out_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_2out_U0_din,
        if_full_n => start_for_scaleVector_2out_U0_full_n,
        if_write => entry_proc31_U0_start_write,
        if_dout => start_for_scaleVector_2out_U0_dout,
        if_empty_n => start_for_scaleVector_2out_U0_empty_n,
        if_read => scaleVector_2out_U0_ap_ready);

    start_for_scaleVector_1_U0_U : component Infeasi_Res_S2_start_for_scaleVector_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_1_U0_din,
        if_full_n => start_for_scaleVector_1_U0_full_n,
        if_write => entry_proc31_U0_start_write,
        if_dout => start_for_scaleVector_1_U0_dout,
        if_empty_n => start_for_scaleVector_1_U0_empty_n,
        if_read => scaleVector_1_U0_ap_ready);





    ap_sync_reg_Primal_Bound_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Primal_Bound_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Primal_Bound_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Primal_Bound_U0_ap_ready <= ap_sync_Primal_Bound_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Primal_Constr_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Primal_Constr_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Primal_Constr_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Primal_Constr_U0_ap_ready <= ap_sync_Primal_Constr_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_pBoundLbResSq_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_pBoundLbResSq <= ap_const_logic_0;
            else
                if (((Primal_Bound_U0_ap_done and Primal_Bound_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_pBoundLbResSq <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_pBoundLbResSq <= ap_sync_channel_write_pBoundLbResSq;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_pBoundUbResSq_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_pBoundUbResSq <= ap_const_logic_0;
            else
                if (((Primal_Bound_U0_ap_done and Primal_Bound_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_pBoundUbResSq <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_pBoundUbResSq <= ap_sync_channel_write_pBoundUbResSq;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc31_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc31_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc31_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc31_U0_ap_ready <= ap_sync_entry_proc31_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_18_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_18_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_18_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_18_U0_ap_ready <= ap_sync_loadDDR_data_18_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_19_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_19_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_19_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_19_U0_ap_ready <= ap_sync_loadDDR_data_19_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Primal_Bound_U0_ap_continue <= (ap_sync_channel_write_pBoundUbResSq and ap_sync_channel_write_pBoundLbResSq);
    Primal_Bound_U0_ap_start <= ((ap_sync_reg_Primal_Bound_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Primal_Constr_U0_ap_continue <= pConstrResSq_full_n;
    Primal_Constr_U0_ap_start <= ((ap_sync_reg_Primal_Constr_U0_ap_ready xor ap_const_logic_1) and ap_start);
    add3_Sqrt_U0_ap_continue <= ap_continue;
    add3_Sqrt_U0_ap_start <= (pConstrResSq_empty_n and pBoundUbResSq_empty_n and pBoundLbResSq_empty_n);
    ap_channel_done_pBoundLbResSq <= ((ap_sync_reg_channel_write_pBoundLbResSq xor ap_const_logic_1) and Primal_Bound_U0_ap_done);
    ap_channel_done_pBoundUbResSq <= ((ap_sync_reg_channel_write_pBoundUbResSq xor ap_const_logic_1) and Primal_Bound_U0_ap_done);
    ap_done <= add3_Sqrt_U0_ap_done;
    ap_idle <= (scaleVector_2out_U0_ap_idle and scaleVector_1_U0_ap_idle and loadDDR_data_19_U0_ap_idle and loadDDR_data_18_U0_ap_idle and (pBoundUbResSq_empty_n xor ap_const_logic_1) and (pConstrResSq_empty_n xor ap_const_logic_1) and (pBoundLbResSq_empty_n xor ap_const_logic_1) and entry_proc31_U0_ap_idle and add3_Sqrt_U0_ap_idle and Primal_Constr_U0_ap_idle and Primal_Bound_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Primal_Bound_U0_ap_ready <= (ap_sync_reg_Primal_Bound_U0_ap_ready or Primal_Bound_U0_ap_ready);
    ap_sync_Primal_Constr_U0_ap_ready <= (ap_sync_reg_Primal_Constr_U0_ap_ready or Primal_Constr_U0_ap_ready);
    ap_sync_channel_write_pBoundLbResSq <= ((pBoundLbResSq_full_n and ap_channel_done_pBoundLbResSq) or ap_sync_reg_channel_write_pBoundLbResSq);
    ap_sync_channel_write_pBoundUbResSq <= ((pBoundUbResSq_full_n and ap_channel_done_pBoundUbResSq) or ap_sync_reg_channel_write_pBoundUbResSq);
    ap_sync_entry_proc31_U0_ap_ready <= (entry_proc31_U0_ap_ready or ap_sync_reg_entry_proc31_U0_ap_ready);
    ap_sync_loadDDR_data_18_U0_ap_ready <= (loadDDR_data_18_U0_ap_ready or ap_sync_reg_loadDDR_data_18_U0_ap_ready);
    ap_sync_loadDDR_data_19_U0_ap_ready <= (loadDDR_data_19_U0_ap_ready or ap_sync_reg_loadDDR_data_19_U0_ap_ready);
    ap_sync_ready <= (ap_sync_loadDDR_data_19_U0_ap_ready and ap_sync_loadDDR_data_18_U0_ap_ready and ap_sync_entry_proc31_U0_ap_ready and ap_sync_Primal_Constr_U0_ap_ready and ap_sync_Primal_Bound_U0_ap_ready);
    dDualInfeasRes_din <= add3_Sqrt_U0_dDualInfeasRes_din;
    dDualInfeasRes_write <= add3_Sqrt_U0_dDualInfeasRes_write;
    entry_proc31_U0_ap_continue <= ap_const_logic_1;
    entry_proc31_U0_ap_start <= ((ap_sync_reg_entry_proc31_U0_ap_ready xor ap_const_logic_1) and ap_start);
    entry_proc31_U0_start_full_n <= (start_for_scaleVector_2out_U0_full_n and start_for_scaleVector_1_U0_full_n);
    loadDDR_data_18_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_18_U0_ap_start <= ((ap_sync_reg_loadDDR_data_18_U0_ap_ready xor ap_const_logic_1) and ap_start);
    loadDDR_data_19_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_19_U0_ap_start <= ((ap_sync_reg_loadDDR_data_19_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_gmem10_ARADDR <= Primal_Bound_U0_m_axi_gmem10_ARADDR;
    m_axi_gmem10_ARBURST <= Primal_Bound_U0_m_axi_gmem10_ARBURST;
    m_axi_gmem10_ARCACHE <= Primal_Bound_U0_m_axi_gmem10_ARCACHE;
    m_axi_gmem10_ARID <= Primal_Bound_U0_m_axi_gmem10_ARID;
    m_axi_gmem10_ARLEN <= Primal_Bound_U0_m_axi_gmem10_ARLEN;
    m_axi_gmem10_ARLOCK <= Primal_Bound_U0_m_axi_gmem10_ARLOCK;
    m_axi_gmem10_ARPROT <= Primal_Bound_U0_m_axi_gmem10_ARPROT;
    m_axi_gmem10_ARQOS <= Primal_Bound_U0_m_axi_gmem10_ARQOS;
    m_axi_gmem10_ARREGION <= Primal_Bound_U0_m_axi_gmem10_ARREGION;
    m_axi_gmem10_ARSIZE <= Primal_Bound_U0_m_axi_gmem10_ARSIZE;
    m_axi_gmem10_ARUSER <= Primal_Bound_U0_m_axi_gmem10_ARUSER;
    m_axi_gmem10_ARVALID <= Primal_Bound_U0_m_axi_gmem10_ARVALID;
    m_axi_gmem10_AWADDR <= ap_const_lv64_0;
    m_axi_gmem10_AWBURST <= ap_const_lv2_0;
    m_axi_gmem10_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem10_AWID <= ap_const_lv1_0;
    m_axi_gmem10_AWLEN <= ap_const_lv32_0;
    m_axi_gmem10_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem10_AWPROT <= ap_const_lv3_0;
    m_axi_gmem10_AWQOS <= ap_const_lv4_0;
    m_axi_gmem10_AWREGION <= ap_const_lv4_0;
    m_axi_gmem10_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem10_AWUSER <= ap_const_lv1_0;
    m_axi_gmem10_AWVALID <= ap_const_logic_0;
    m_axi_gmem10_BREADY <= ap_const_logic_0;
    m_axi_gmem10_RREADY <= Primal_Bound_U0_m_axi_gmem10_RREADY;
    m_axi_gmem10_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem10_WID <= ap_const_lv1_0;
    m_axi_gmem10_WLAST <= ap_const_logic_0;
    m_axi_gmem10_WSTRB <= ap_const_lv64_0;
    m_axi_gmem10_WUSER <= ap_const_lv1_0;
    m_axi_gmem10_WVALID <= ap_const_logic_0;
    m_axi_gmem5_ARADDR <= loadDDR_data_18_U0_m_axi_gmem5_ARADDR;
    m_axi_gmem5_ARBURST <= loadDDR_data_18_U0_m_axi_gmem5_ARBURST;
    m_axi_gmem5_ARCACHE <= loadDDR_data_18_U0_m_axi_gmem5_ARCACHE;
    m_axi_gmem5_ARID <= loadDDR_data_18_U0_m_axi_gmem5_ARID;
    m_axi_gmem5_ARLEN <= loadDDR_data_18_U0_m_axi_gmem5_ARLEN;
    m_axi_gmem5_ARLOCK <= loadDDR_data_18_U0_m_axi_gmem5_ARLOCK;
    m_axi_gmem5_ARPROT <= loadDDR_data_18_U0_m_axi_gmem5_ARPROT;
    m_axi_gmem5_ARQOS <= loadDDR_data_18_U0_m_axi_gmem5_ARQOS;
    m_axi_gmem5_ARREGION <= loadDDR_data_18_U0_m_axi_gmem5_ARREGION;
    m_axi_gmem5_ARSIZE <= loadDDR_data_18_U0_m_axi_gmem5_ARSIZE;
    m_axi_gmem5_ARUSER <= loadDDR_data_18_U0_m_axi_gmem5_ARUSER;
    m_axi_gmem5_ARVALID <= loadDDR_data_18_U0_m_axi_gmem5_ARVALID;
    m_axi_gmem5_AWADDR <= ap_const_lv64_0;
    m_axi_gmem5_AWBURST <= ap_const_lv2_0;
    m_axi_gmem5_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem5_AWID <= ap_const_lv1_0;
    m_axi_gmem5_AWLEN <= ap_const_lv32_0;
    m_axi_gmem5_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem5_AWPROT <= ap_const_lv3_0;
    m_axi_gmem5_AWQOS <= ap_const_lv4_0;
    m_axi_gmem5_AWREGION <= ap_const_lv4_0;
    m_axi_gmem5_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem5_AWUSER <= ap_const_lv1_0;
    m_axi_gmem5_AWVALID <= ap_const_logic_0;
    m_axi_gmem5_BREADY <= ap_const_logic_0;
    m_axi_gmem5_RREADY <= loadDDR_data_18_U0_m_axi_gmem5_RREADY;
    m_axi_gmem5_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem5_WID <= ap_const_lv1_0;
    m_axi_gmem5_WLAST <= ap_const_logic_0;
    m_axi_gmem5_WSTRB <= ap_const_lv64_0;
    m_axi_gmem5_WUSER <= ap_const_lv1_0;
    m_axi_gmem5_WVALID <= ap_const_logic_0;
    m_axi_gmem6_ARADDR <= loadDDR_data_19_U0_m_axi_gmem6_ARADDR;
    m_axi_gmem6_ARBURST <= loadDDR_data_19_U0_m_axi_gmem6_ARBURST;
    m_axi_gmem6_ARCACHE <= loadDDR_data_19_U0_m_axi_gmem6_ARCACHE;
    m_axi_gmem6_ARID <= loadDDR_data_19_U0_m_axi_gmem6_ARID;
    m_axi_gmem6_ARLEN <= loadDDR_data_19_U0_m_axi_gmem6_ARLEN;
    m_axi_gmem6_ARLOCK <= loadDDR_data_19_U0_m_axi_gmem6_ARLOCK;
    m_axi_gmem6_ARPROT <= loadDDR_data_19_U0_m_axi_gmem6_ARPROT;
    m_axi_gmem6_ARQOS <= loadDDR_data_19_U0_m_axi_gmem6_ARQOS;
    m_axi_gmem6_ARREGION <= loadDDR_data_19_U0_m_axi_gmem6_ARREGION;
    m_axi_gmem6_ARSIZE <= loadDDR_data_19_U0_m_axi_gmem6_ARSIZE;
    m_axi_gmem6_ARUSER <= loadDDR_data_19_U0_m_axi_gmem6_ARUSER;
    m_axi_gmem6_ARVALID <= loadDDR_data_19_U0_m_axi_gmem6_ARVALID;
    m_axi_gmem6_AWADDR <= ap_const_lv64_0;
    m_axi_gmem6_AWBURST <= ap_const_lv2_0;
    m_axi_gmem6_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem6_AWID <= ap_const_lv1_0;
    m_axi_gmem6_AWLEN <= ap_const_lv32_0;
    m_axi_gmem6_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem6_AWPROT <= ap_const_lv3_0;
    m_axi_gmem6_AWQOS <= ap_const_lv4_0;
    m_axi_gmem6_AWREGION <= ap_const_lv4_0;
    m_axi_gmem6_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem6_AWUSER <= ap_const_lv1_0;
    m_axi_gmem6_AWVALID <= ap_const_logic_0;
    m_axi_gmem6_BREADY <= ap_const_logic_0;
    m_axi_gmem6_RREADY <= loadDDR_data_19_U0_m_axi_gmem6_RREADY;
    m_axi_gmem6_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem6_WID <= ap_const_lv1_0;
    m_axi_gmem6_WLAST <= ap_const_logic_0;
    m_axi_gmem6_WSTRB <= ap_const_lv64_0;
    m_axi_gmem6_WUSER <= ap_const_lv1_0;
    m_axi_gmem6_WVALID <= ap_const_logic_0;
    m_axi_gmem7_ARADDR <= Primal_Bound_U0_m_axi_gmem7_ARADDR;
    m_axi_gmem7_ARBURST <= Primal_Bound_U0_m_axi_gmem7_ARBURST;
    m_axi_gmem7_ARCACHE <= Primal_Bound_U0_m_axi_gmem7_ARCACHE;
    m_axi_gmem7_ARID <= Primal_Bound_U0_m_axi_gmem7_ARID;
    m_axi_gmem7_ARLEN <= Primal_Bound_U0_m_axi_gmem7_ARLEN;
    m_axi_gmem7_ARLOCK <= Primal_Bound_U0_m_axi_gmem7_ARLOCK;
    m_axi_gmem7_ARPROT <= Primal_Bound_U0_m_axi_gmem7_ARPROT;
    m_axi_gmem7_ARQOS <= Primal_Bound_U0_m_axi_gmem7_ARQOS;
    m_axi_gmem7_ARREGION <= Primal_Bound_U0_m_axi_gmem7_ARREGION;
    m_axi_gmem7_ARSIZE <= Primal_Bound_U0_m_axi_gmem7_ARSIZE;
    m_axi_gmem7_ARUSER <= Primal_Bound_U0_m_axi_gmem7_ARUSER;
    m_axi_gmem7_ARVALID <= Primal_Bound_U0_m_axi_gmem7_ARVALID;
    m_axi_gmem7_AWADDR <= ap_const_lv64_0;
    m_axi_gmem7_AWBURST <= ap_const_lv2_0;
    m_axi_gmem7_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem7_AWID <= ap_const_lv1_0;
    m_axi_gmem7_AWLEN <= ap_const_lv32_0;
    m_axi_gmem7_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem7_AWPROT <= ap_const_lv3_0;
    m_axi_gmem7_AWQOS <= ap_const_lv4_0;
    m_axi_gmem7_AWREGION <= ap_const_lv4_0;
    m_axi_gmem7_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem7_AWUSER <= ap_const_lv1_0;
    m_axi_gmem7_AWVALID <= ap_const_logic_0;
    m_axi_gmem7_BREADY <= ap_const_logic_0;
    m_axi_gmem7_RREADY <= Primal_Bound_U0_m_axi_gmem7_RREADY;
    m_axi_gmem7_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem7_WID <= ap_const_lv1_0;
    m_axi_gmem7_WLAST <= ap_const_logic_0;
    m_axi_gmem7_WSTRB <= ap_const_lv64_0;
    m_axi_gmem7_WUSER <= ap_const_lv1_0;
    m_axi_gmem7_WVALID <= ap_const_logic_0;
    m_axi_gmem8_ARADDR <= Primal_Constr_U0_m_axi_gmem8_ARADDR;
    m_axi_gmem8_ARBURST <= Primal_Constr_U0_m_axi_gmem8_ARBURST;
    m_axi_gmem8_ARCACHE <= Primal_Constr_U0_m_axi_gmem8_ARCACHE;
    m_axi_gmem8_ARID <= Primal_Constr_U0_m_axi_gmem8_ARID;
    m_axi_gmem8_ARLEN <= Primal_Constr_U0_m_axi_gmem8_ARLEN;
    m_axi_gmem8_ARLOCK <= Primal_Constr_U0_m_axi_gmem8_ARLOCK;
    m_axi_gmem8_ARPROT <= Primal_Constr_U0_m_axi_gmem8_ARPROT;
    m_axi_gmem8_ARQOS <= Primal_Constr_U0_m_axi_gmem8_ARQOS;
    m_axi_gmem8_ARREGION <= Primal_Constr_U0_m_axi_gmem8_ARREGION;
    m_axi_gmem8_ARSIZE <= Primal_Constr_U0_m_axi_gmem8_ARSIZE;
    m_axi_gmem8_ARUSER <= Primal_Constr_U0_m_axi_gmem8_ARUSER;
    m_axi_gmem8_ARVALID <= Primal_Constr_U0_m_axi_gmem8_ARVALID;
    m_axi_gmem8_AWADDR <= ap_const_lv64_0;
    m_axi_gmem8_AWBURST <= ap_const_lv2_0;
    m_axi_gmem8_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem8_AWID <= ap_const_lv1_0;
    m_axi_gmem8_AWLEN <= ap_const_lv32_0;
    m_axi_gmem8_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem8_AWPROT <= ap_const_lv3_0;
    m_axi_gmem8_AWQOS <= ap_const_lv4_0;
    m_axi_gmem8_AWREGION <= ap_const_lv4_0;
    m_axi_gmem8_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem8_AWUSER <= ap_const_lv1_0;
    m_axi_gmem8_AWVALID <= ap_const_logic_0;
    m_axi_gmem8_BREADY <= ap_const_logic_0;
    m_axi_gmem8_RREADY <= Primal_Constr_U0_m_axi_gmem8_RREADY;
    m_axi_gmem8_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem8_WID <= ap_const_lv1_0;
    m_axi_gmem8_WLAST <= ap_const_logic_0;
    m_axi_gmem8_WSTRB <= ap_const_lv64_0;
    m_axi_gmem8_WUSER <= ap_const_lv1_0;
    m_axi_gmem8_WVALID <= ap_const_logic_0;
    m_axi_gmem9_ARADDR <= Primal_Bound_U0_m_axi_gmem9_ARADDR;
    m_axi_gmem9_ARBURST <= Primal_Bound_U0_m_axi_gmem9_ARBURST;
    m_axi_gmem9_ARCACHE <= Primal_Bound_U0_m_axi_gmem9_ARCACHE;
    m_axi_gmem9_ARID <= Primal_Bound_U0_m_axi_gmem9_ARID;
    m_axi_gmem9_ARLEN <= Primal_Bound_U0_m_axi_gmem9_ARLEN;
    m_axi_gmem9_ARLOCK <= Primal_Bound_U0_m_axi_gmem9_ARLOCK;
    m_axi_gmem9_ARPROT <= Primal_Bound_U0_m_axi_gmem9_ARPROT;
    m_axi_gmem9_ARQOS <= Primal_Bound_U0_m_axi_gmem9_ARQOS;
    m_axi_gmem9_ARREGION <= Primal_Bound_U0_m_axi_gmem9_ARREGION;
    m_axi_gmem9_ARSIZE <= Primal_Bound_U0_m_axi_gmem9_ARSIZE;
    m_axi_gmem9_ARUSER <= Primal_Bound_U0_m_axi_gmem9_ARUSER;
    m_axi_gmem9_ARVALID <= Primal_Bound_U0_m_axi_gmem9_ARVALID;
    m_axi_gmem9_AWADDR <= ap_const_lv64_0;
    m_axi_gmem9_AWBURST <= ap_const_lv2_0;
    m_axi_gmem9_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem9_AWID <= ap_const_lv1_0;
    m_axi_gmem9_AWLEN <= ap_const_lv32_0;
    m_axi_gmem9_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem9_AWPROT <= ap_const_lv3_0;
    m_axi_gmem9_AWQOS <= ap_const_lv4_0;
    m_axi_gmem9_AWREGION <= ap_const_lv4_0;
    m_axi_gmem9_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem9_AWUSER <= ap_const_lv1_0;
    m_axi_gmem9_AWVALID <= ap_const_logic_0;
    m_axi_gmem9_BREADY <= ap_const_logic_0;
    m_axi_gmem9_RREADY <= Primal_Bound_U0_m_axi_gmem9_RREADY;
    m_axi_gmem9_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem9_WID <= ap_const_lv1_0;
    m_axi_gmem9_WLAST <= ap_const_logic_0;
    m_axi_gmem9_WSTRB <= ap_const_lv64_0;
    m_axi_gmem9_WUSER <= ap_const_lv1_0;
    m_axi_gmem9_WVALID <= ap_const_logic_0;
    scaleVector_1_U0_ap_continue <= ap_const_logic_1;
    scaleVector_1_U0_ap_start <= start_for_scaleVector_1_U0_empty_n;
    scaleVector_2out_U0_ap_continue <= ap_const_logic_1;
    scaleVector_2out_U0_ap_start <= start_for_scaleVector_2out_U0_empty_n;
    start_for_scaleVector_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scaleVector_2out_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
