{
  "name": "core_arch::x86::avx512fp16::_mm256_load_ph",
  "safe": false,
  "callees": {
    "ptr::const_ptr::<impl *const T>::cast": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts to a pointer of another type.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm256_load_ph"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:1097:1: 1099:2",
  "src": "pub unsafe fn _mm256_load_ph(mem_addr: *const f16) -> __m256h {\n    *mem_addr.cast()\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_load_ph(_1: *const f16) -> core_arch::x86::__m256h {\n    let mut _0: core_arch::x86::__m256h;\n    let mut _2: *const core_arch::x86::__m256h;\n    debug mem_addr => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = ptr::const_ptr::<impl *const f16>::cast::<core_arch::x86::__m256h>(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = (*_2);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Load 256-bits (composed of 16 packed half-precision (16-bit) floating-point elements) from memory into\n a new vector. The address must be aligned to 32 bytes or a general-protection exception may be generated.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}