# Questions, Codes & Their Solutions
## Try these questions on your own before you head to the solutions. 

Q1: Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q1/README.md)
[Solution Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q1/register.v)  
[Testbench Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q1/register_tb.v)


Q2: Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q2/README.md)
[Solution Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q2/registeroperations.v)  
[Testbench Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q2/registeroperations_tb.v)


Q3: Shift Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q3/README.md)
[Solution Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q3/shiftregister_SISO.v)  
[Testbench Code ](https://github.com/hwlabnitc/Registers/blob/main/codes/Q3/shiftregister_SISO_tb.v)


Q4: Shift Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q4/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q4/shiftregister_SIPO.v)   
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q4/shiftregister_SIPO_tb.v)


Q5: Shift Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q5/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q5/shiftregister_PISO.v)  
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q5/shiftregister_PISO_tb.v)


Q6: Shift Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q6/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q6/shiftregister_PIPO.v)   
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q6/shiftregister_PIPO_tb.v)

Q7: Registers

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q7/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q7/regnew.v)  
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q7/regnew_tb.v)


Q8: Register File

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q8/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q8/regfile2.v)  
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q8/regfile2_tb.v)


Q9: Register File

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q9/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q9/regfile3.v)  
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q9/regfile3_tb.v)

Q10: Universal Shift Register

[Question](https://github.com/hwlabnitc/Registers/blob/main/codes/Q10/README.md)
[Solution Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q10/universal_shift_register.v)  
[Testbench Code](https://github.com/hwlabnitc/Registers/blob/main/codes/Q10/universal_shift_register_tb.v)


To understand the context of the sample codes, refer to the Registers Documentation.