// 2 to 1 mux

module mux2_1(input a, input b, intput sel, output y);

assign y = sel ? b:a;
endmodule