Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 12 15:31:03 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file binary_to_bcd_timing_summary_routed.rpt -pb binary_to_bcd_timing_summary_routed.pb -rpx binary_to_bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : binary_to_bcd
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            P4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 5.461ns (57.376%)  route 4.057ns (42.624%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  B2_IBUF_inst/O
                         net (fo=4, routed)           1.998     3.511    C4/B2_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I2_O)        0.152     3.663 r  C4/P4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     5.722    P4_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.797     9.519 r  P4_OBUF_inst/O
                         net (fo=0)                   0.000     9.519    P4
    V5                                                                r  P4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            P1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 5.436ns (58.485%)  route 3.858ns (41.515%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  B2_IBUF_inst/O
                         net (fo=4, routed)           1.999     3.512    C4/B2_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.152     3.664 r  C4/P1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     5.523    P1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.771     9.294 r  P1_OBUF_inst/O
                         net (fo=0)                   0.000     9.294    P1
    W3                                                                r  P1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            P2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 5.213ns (58.679%)  route 3.671ns (41.321%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  B2_IBUF_inst/O
                         net (fo=4, routed)           1.999     3.512    C4/B2_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.636 r  C4/P2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.308    P2_OBUF
    W2                   OBUF (Prop_obuf_I_O)         3.577     8.885 r  P2_OBUF_inst/O
                         net (fo=0)                   0.000     8.885    P2
    W2                                                                r  P2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            P3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 5.205ns (58.676%)  route 3.666ns (41.324%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 f  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  B2_IBUF_inst/O
                         net (fo=4, routed)           1.998     3.511    C4/B2_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  C4/P3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     5.303    P3_OBUF
    W1                   OBUF (Prop_obuf_I_O)         3.569     8.871 r  P3_OBUF_inst/O
                         net (fo=0)                   0.000     8.871    P3
    W1                                                                r  P3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0
                            (input port)
  Destination:            P0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 5.124ns (68.597%)  route 2.346ns (31.403%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  B0 (IN)
                         net (fo=0)                   0.000     0.000    B0
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  B0_IBUF_inst/O
                         net (fo=1, routed)           2.346     3.892    P0_OBUF
    Y1                   OBUF (Prop_obuf_I_O)         3.579     7.470 r  P0_OBUF_inst/O
                         net (fo=0)                   0.000     7.470    P0
    Y1                                                                r  P0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B0
                            (input port)
  Destination:            P0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.592ns (74.500%)  route 0.545ns (25.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  B0 (IN)
                         net (fo=0)                   0.000     0.000    B0
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  B0_IBUF_inst/O
                         net (fo=1, routed)           0.545     0.858    P0_OBUF
    Y1                   OBUF (Prop_obuf_I_O)         1.279     2.137 r  P0_OBUF_inst/O
                         net (fo=0)                   0.000     2.137    P0
    Y1                                                                r  P0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            P3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.588ns (67.579%)  route 0.762ns (32.421%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V6                   IBUF (Prop_ibuf_I_O)         0.274     0.274 f  B1_IBUF_inst/O
                         net (fo=4, routed)           0.421     0.695    C4/B1_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I2_O)        0.045     0.740 r  C4/P3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.341     1.081    P3_OBUF
    W1                   OBUF (Prop_obuf_I_O)         1.269     2.350 r  P3_OBUF_inst/O
                         net (fo=0)                   0.000     2.350    P3
    W1                                                                r  P3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            P2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.596ns (66.607%)  route 0.800ns (33.393%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V6                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  B1_IBUF_inst/O
                         net (fo=4, routed)           0.473     0.747    C4/B1_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.792 r  C4/P2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.327     1.120    P2_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.277     2.397 r  P2_OBUF_inst/O
                         net (fo=0)                   0.000     2.397    P2
    W2                                                                r  P2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            P1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.652ns (65.047%)  route 0.887ns (34.953%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V6                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  B1_IBUF_inst/O
                         net (fo=4, routed)           0.473     0.747    C4/B1_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I2_O)        0.046     0.793 r  C4/P1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     1.208    P1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.331     2.539 r  P1_OBUF_inst/O
                         net (fo=0)                   0.000     2.539    P1
    W3                                                                r  P1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            P4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.679ns (64.622%)  route 0.919ns (35.378%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V6                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  B1_IBUF_inst/O
                         net (fo=4, routed)           0.421     0.695    C4/B1_IBUF
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.049     0.744 r  C4/P4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.243    P4_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.356     2.599 r  P4_OBUF_inst/O
                         net (fo=0)                   0.000     2.599    P4
    V5                                                                r  P4 (OUT)
  -------------------------------------------------------------------    -------------------





