#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57dfd86fa8f0 .scope module, "CPU_tb" "CPU_tb" 2 3;
 .timescale -9 -12;
v0x57dfd875dde0_0 .var "clk", 0 0;
v0x57dfd875de80_0 .var "rst", 0 0;
S_0x57dfd8719e00 .scope module, "CPU_u" "CPU" 2 8, 3 10 0, S_0x57dfd86fa8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x57dfd875e520 .functor AND 1, v0x57dfd875c980_0, L_0x57dfd875ec80, C4<1>, C4<1>;
v0x57dfd875cb40_0 .net "ACCdata", 7 0, v0x57dfd8757fe0_0;  1 drivers
v0x57dfd875cc20_0 .net "ACCwrite", 0 0, v0x57dfd875c2c0_0;  1 drivers
v0x57dfd875cce0_0 .net "ALU_OP", 1 0, v0x57dfd875c360_0;  1 drivers
v0x57dfd875cd80_0 .net "ALUtoACC", 0 0, v0x57dfd875c430_0;  1 drivers
v0x57dfd875ce70_0 .net "Halt", 0 0, v0x57dfd875c530_0;  1 drivers
v0x57dfd875cfb0_0 .net "MemoryData", 7 0, v0x57dfd8759700_0;  1 drivers
v0x57dfd875d050_0 .net *"_ivl_5", 0 0, L_0x57dfd875ec80;  1 drivers
v0x57dfd875d110_0 .net "address", 4 0, L_0x57dfd875eb50;  1 drivers
v0x57dfd875d220_0 .net "clk", 0 0, v0x57dfd875dde0_0;  1 drivers
v0x57dfd875d2c0_0 .net "data_out", 7 0, L_0x57dfd875e940;  1 drivers
v0x57dfd875d380_0 .net "instruction", 7 0, v0x57dfd875a150_0;  1 drivers
v0x57dfd875d440_0 .net "isZero", 0 0, v0x57dfd8758640_0;  1 drivers
v0x57dfd875d4e0_0 .net "jump", 0 0, v0x57dfd875c6a0_0;  1 drivers
v0x57dfd875d5d0_0 .net "load_address", 4 0, L_0x57dfd875e810;  1 drivers
v0x57dfd875d6c0_0 .net "memRead", 0 0, v0x57dfd875c740_0;  1 drivers
v0x57dfd875d7b0_0 .net "memWrite", 0 0, v0x57dfd875c810_0;  1 drivers
v0x57dfd875d8a0_0 .net "nextAddress", 4 0, L_0x57dfd875e680;  1 drivers
v0x57dfd875d990_0 .net "opcode", 2 0, L_0x57dfd875ea90;  1 drivers
v0x57dfd875da50_0 .net "out", 7 0, v0x57dfd87586e0_0;  1 drivers
v0x57dfd875db40_0 .net "out_address", 4 0, v0x57dfd875a630_0;  1 drivers
v0x57dfd875dc00_0 .net "rst", 0 0, v0x57dfd875de80_0;  1 drivers
v0x57dfd875dca0_0 .net "skip", 0 0, v0x57dfd875c980_0;  1 drivers
v0x57dfd875dd40_0 .net "skipSignal", 0 0, L_0x57dfd875e520;  1 drivers
L_0x57dfd875ea90 .part v0x57dfd875a150_0, 5, 3;
L_0x57dfd875eb50 .part v0x57dfd875a150_0, 0, 5;
L_0x57dfd875ec80 .reduce/nor v0x57dfd8757fe0_0;
S_0x57dfd871cba0 .scope module, "ACC_u" "ACC" 3 100, 4 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ACCwrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x57dfd8738200_0 .net "ACCwrite", 0 0, v0x57dfd875c2c0_0;  alias, 1 drivers
v0x57dfd87049e0_0 .var "ACCwriteTEMP", 0 0;
v0x57dfd873b820_0 .net "clk", 0 0, v0x57dfd875dde0_0;  alias, 1 drivers
v0x57dfd873a150_0 .net "in", 7 0, L_0x57dfd875e940;  alias, 1 drivers
v0x57dfd8757fe0_0 .var "out", 7 0;
E_0x57dfd86cff90 .event posedge, v0x57dfd873b820_0;
S_0x57dfd8758190 .scope module, "ALU_u" "ALU" 3 85, 5 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x57dfd87583c0_0 .net "ALU_Op", 1 0, v0x57dfd875c360_0;  alias, 1 drivers
v0x57dfd87584c0_0 .net "inA", 7 0, v0x57dfd8759700_0;  alias, 1 drivers
v0x57dfd87585a0_0 .net "inB", 7 0, v0x57dfd8757fe0_0;  alias, 1 drivers
v0x57dfd8758640_0 .var "isZero", 0 0;
v0x57dfd87586e0_0 .var "out", 7 0;
E_0x57dfd8708530 .event anyedge, v0x57dfd87583c0_0, v0x57dfd87586e0_0, v0x57dfd87584c0_0, v0x57dfd8757fe0_0;
S_0x57dfd87588b0 .scope module, "ALUmux" "ALUmux" 3 93, 5 20 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALUtoACC";
    .port_info 1 /INPUT 8 "ALUdata";
    .port_info 2 /INPUT 8 "MemoryData";
    .port_info 3 /OUTPUT 8 "data_out";
v0x57dfd8758ac0_0 .net "ALUdata", 7 0, v0x57dfd87586e0_0;  alias, 1 drivers
v0x57dfd8758bb0_0 .net "ALUtoACC", 0 0, v0x57dfd875c430_0;  alias, 1 drivers
v0x57dfd8758c50_0 .net "MemoryData", 7 0, v0x57dfd8759700_0;  alias, 1 drivers
v0x57dfd8758d50_0 .net "data_out", 7 0, L_0x57dfd875e940;  alias, 1 drivers
L_0x57dfd875e940 .functor MUXZ 8, v0x57dfd8759700_0, v0x57dfd87586e0_0, v0x57dfd875c430_0, C4<>;
S_0x57dfd8758eb0 .scope module, "DM_u" "DM" 3 107, 6 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x57dfd8759090 .param/l "ADDRESS_WIDTH" 0 6 11, +C4<00000000000000000000000000000101>;
P_0x57dfd87590d0 .param/l "DATA_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
P_0x57dfd8759110 .param/l "MEMORY_DEPTH" 0 6 12, +C4<00000000000000000000000000100000>;
v0x57dfd8759350_0 .net "address", 4 0, L_0x57dfd875eb50;  alias, 1 drivers
v0x57dfd8759450_0 .net "clk", 0 0, v0x57dfd875dde0_0;  alias, 1 drivers
v0x57dfd8759540 .array "data", 0 31, 7 0;
v0x57dfd8759610_0 .net "data_in", 7 0, v0x57dfd8757fe0_0;  alias, 1 drivers
v0x57dfd8759700_0 .var "data_out", 7 0;
v0x57dfd8759840_0 .net "memRead", 0 0, v0x57dfd875c740_0;  alias, 1 drivers
v0x57dfd8759900_0 .net "memWrite", 0 0, v0x57dfd875c810_0;  alias, 1 drivers
S_0x57dfd8759a80 .scope module, "IM_u" "IM" 3 65, 7 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Halt";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /OUTPUT 8 "instruction_out";
P_0x57dfd8759cb0 .param/l "ADDRESS_WIDTH" 0 7 8, +C4<00000000000000000000000000000101>;
P_0x57dfd8759cf0 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x57dfd8759d30 .param/l "MEMORY_DEPTH" 0 7 9, +C4<00000000000000000000000000100000>;
v0x57dfd8759e70_0 .net "Halt", 0 0, v0x57dfd875c530_0;  alias, 1 drivers
v0x57dfd8759f50_0 .net "address", 4 0, v0x57dfd875a630_0;  alias, 1 drivers
v0x57dfd875a030_0 .net "clk", 0 0, v0x57dfd875dde0_0;  alias, 1 drivers
v0x57dfd875a150_0 .var "instruction_out", 7 0;
v0x57dfd875a210 .array "instructions", 0 31, 7 0;
S_0x57dfd875a3a0 .scope module, "PC_u" "PC" 3 44, 8 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "loaded_address";
    .port_info 3 /OUTPUT 5 "address";
v0x57dfd875a630_0 .var "address", 4 0;
v0x57dfd875a710_0 .net "clk", 0 0, v0x57dfd875dde0_0;  alias, 1 drivers
v0x57dfd875a7b0_0 .var "counter", 0 0;
v0x57dfd875a880_0 .net "loaded_address", 4 0, L_0x57dfd875e810;  alias, 1 drivers
v0x57dfd875a940_0 .net "rst", 0 0, v0x57dfd875de80_0;  alias, 1 drivers
E_0x57dfd86f34b0 .event posedge, v0x57dfd875a940_0, v0x57dfd873b820_0;
S_0x57dfd875aad0 .scope module, "addressADD_u" "addressADD" 3 51, 9 34 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "skipSignal";
    .port_info 1 /INPUT 5 "address_in";
    .port_info 2 /OUTPUT 5 "address_out";
L_0x7807c42ce018 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x57dfd875ad20_0 .net/2u *"_ivl_0", 4 0, L_0x7807c42ce018;  1 drivers
v0x57dfd875ae20_0 .net *"_ivl_2", 4 0, L_0x57dfd875e480;  1 drivers
L_0x7807c42ce060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x57dfd875af00_0 .net/2u *"_ivl_4", 4 0, L_0x7807c42ce060;  1 drivers
v0x57dfd875afc0_0 .net *"_ivl_6", 4 0, L_0x57dfd875e590;  1 drivers
v0x57dfd875b0a0_0 .net "address_in", 4 0, v0x57dfd875a630_0;  alias, 1 drivers
v0x57dfd875b200_0 .net "address_out", 4 0, L_0x57dfd875e680;  alias, 1 drivers
v0x57dfd875b2e0_0 .net "skipSignal", 0 0, L_0x57dfd875e520;  alias, 1 drivers
L_0x57dfd875e480 .arith/sum 5, v0x57dfd875a630_0, L_0x7807c42ce018;
L_0x57dfd875e590 .arith/sum 5, v0x57dfd875a630_0, L_0x7807c42ce060;
L_0x57dfd875e680 .functor MUXZ 5, L_0x57dfd875e590, L_0x57dfd875e480, L_0x57dfd875e520, C4<>;
S_0x57dfd875b420 .scope module, "addressMUX_u" "addressMUX" 3 57, 9 25 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 5 "nextAddress";
    .port_info 2 /INPUT 5 "jumpAddress";
    .port_info 3 /OUTPUT 5 "address_out";
v0x57dfd875b670_0 .net "address_out", 4 0, L_0x57dfd875e810;  alias, 1 drivers
v0x57dfd875b730_0 .net "jump", 0 0, v0x57dfd875c6a0_0;  alias, 1 drivers
v0x57dfd875b7d0_0 .net "jumpAddress", 4 0, L_0x57dfd875eb50;  alias, 1 drivers
v0x57dfd875b8d0_0 .net "nextAddress", 4 0, L_0x57dfd875e680;  alias, 1 drivers
L_0x57dfd875e810 .functor MUXZ 5, L_0x57dfd875e680, L_0x57dfd875eb50, v0x57dfd875c6a0_0, C4<>;
S_0x57dfd875ba30 .scope module, "controller_u" "controller" 3 72, 10 1 0, S_0x57dfd8719e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "skip";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "ACCwrite";
    .port_info 7 /OUTPUT 1 "ALUtoACC";
    .port_info 8 /OUTPUT 2 "ALU_OP";
    .port_info 9 /OUTPUT 1 "Halt";
P_0x57dfd875bc10 .param/l "ADD" 1 10 16, C4<010>;
P_0x57dfd875bc50 .param/l "AND" 1 10 17, C4<011>;
P_0x57dfd875bc90 .param/l "HLT" 1 10 14, C4<000>;
P_0x57dfd875bcd0 .param/l "JMP" 1 10 21, C4<111>;
P_0x57dfd875bd10 .param/l "LDA" 1 10 19, C4<101>;
P_0x57dfd875bd50 .param/l "SKZ" 1 10 15, C4<001>;
P_0x57dfd875bd90 .param/l "STO" 1 10 20, C4<110>;
P_0x57dfd875bdd0 .param/l "XOR" 1 10 18, C4<100>;
v0x57dfd875c2c0_0 .var "ACCwrite", 0 0;
v0x57dfd875c360_0 .var "ALU_OP", 1 0;
v0x57dfd875c430_0 .var "ALUtoACC", 0 0;
v0x57dfd875c530_0 .var "Halt", 0 0;
v0x57dfd875c600_0 .net "clk", 0 0, v0x57dfd875dde0_0;  alias, 1 drivers
v0x57dfd875c6a0_0 .var "jump", 0 0;
v0x57dfd875c740_0 .var "memRead", 0 0;
v0x57dfd875c810_0 .var "memWrite", 0 0;
v0x57dfd875c8e0_0 .net "opcode", 2 0, L_0x57dfd875ea90;  alias, 1 drivers
v0x57dfd875c980_0 .var "skip", 0 0;
S_0x57dfd8719c70 .scope module, "addressBuffer" "addressBuffer" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "address_in";
    .port_info 3 /OUTPUT 5 "address_out";
o0x7807c46b0e28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57dfd875dfb0_0 .net "address_in", 4 0, o0x7807c46b0e28;  0 drivers
v0x57dfd875e0b0_0 .var "address_out", 4 0;
o0x7807c46b0e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dfd875e190_0 .net "clk", 0 0, o0x7807c46b0e88;  0 drivers
v0x57dfd875e230_0 .var "counter", 0 0;
o0x7807c46b0ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57dfd875e2f0_0 .net "rst", 0 0, o0x7807c46b0ee8;  0 drivers
E_0x57dfd873dc90 .event posedge, v0x57dfd875e2f0_0, v0x57dfd875e190_0;
    .scope S_0x57dfd875a3a0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875a7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x57dfd875a630_0, 0;
    %end;
    .thread T_0;
    .scope S_0x57dfd875a3a0;
T_1 ;
    %wait E_0x57dfd86f34b0;
    %load/vec4 v0x57dfd875a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x57dfd875a630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x57dfd875a7b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x57dfd875a880_0;
    %assign/vec4 v0x57dfd875a630_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x57dfd875a7b0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x57dfd875a7b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57dfd8759a80;
T_2 ;
    %vpi_call 7 18 "$readmemb", "./instruction.mem", v0x57dfd875a210, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x57dfd8759a80;
T_3 ;
    %wait E_0x57dfd86cff90;
    %load/vec4 v0x57dfd8759e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x57dfd8759f50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57dfd875a210, 4;
    %store/vec4 v0x57dfd875a150_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x57dfd875a150_0;
    %store/vec4 v0x57dfd875a150_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57dfd875ba30;
T_4 ;
    %wait E_0x57dfd86cff90;
    %load/vec4 v0x57dfd875c8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57dfd875c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57dfd875c530_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x57dfd8758190;
T_5 ;
    %wait E_0x57dfd8708530;
    %load/vec4 v0x57dfd87583c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x57dfd87586e0_0;
    %store/vec4 v0x57dfd87586e0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x57dfd87584c0_0;
    %load/vec4 v0x57dfd87585a0_0;
    %add;
    %store/vec4 v0x57dfd87586e0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x57dfd87584c0_0;
    %load/vec4 v0x57dfd87585a0_0;
    %and;
    %store/vec4 v0x57dfd87586e0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x57dfd87584c0_0;
    %load/vec4 v0x57dfd87585a0_0;
    %xor;
    %store/vec4 v0x57dfd87586e0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x57dfd87586e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x57dfd8758640_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x57dfd871cba0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x57dfd8757fe0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x57dfd871cba0;
T_7 ;
    %wait E_0x57dfd86cff90;
    %load/vec4 v0x57dfd8738200_0;
    %store/vec4 v0x57dfd87049e0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x57dfd871cba0;
T_8 ;
    %wait E_0x57dfd86cff90;
    %load/vec4 v0x57dfd87049e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x57dfd873a150_0;
    %assign/vec4 v0x57dfd8757fe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x57dfd8757fe0_0;
    %assign/vec4 v0x57dfd8757fe0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57dfd8758eb0;
T_9 ;
    %vpi_call 6 22 "$readmemb", "./data.mem", v0x57dfd8759540, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x57dfd8758eb0;
T_10 ;
    %wait E_0x57dfd86cff90;
    %load/vec4 v0x57dfd8759900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x57dfd8759610_0;
    %load/vec4 v0x57dfd8759350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57dfd8759540, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x57dfd8759840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x57dfd8759350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57dfd8759540, 4;
    %assign/vec4 v0x57dfd8759700_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x57dfd86fa8f0;
T_11 ;
    %vpi_call 2 14 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57dfd86fa8f0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x57dfd86fa8f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dfd875dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57dfd875de80_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x57dfd86fa8f0;
T_13 ;
    %delay 25000, 0;
    %load/vec4 v0x57dfd875dde0_0;
    %inv;
    %store/vec4 v0x57dfd875dde0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x57dfd8719c70;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57dfd875e230_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x57dfd8719c70;
T_15 ;
    %wait E_0x57dfd873dc90;
    %load/vec4 v0x57dfd875e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57dfd875e230_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x57dfd875e230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x57dfd875dfb0_0;
    %assign/vec4 v0x57dfd875e0b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x57dfd875e230_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x57dfd875e230_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./addressMux.v";
    "./controller.v";
