$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Thu Jun 17 11:46:14 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 5 # buss [4:0] $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var wire 1 & A2 [3] $end
$var wire 1 ' A2 [2] $end
$var wire 1 ( A2 [1] $end
$var wire 1 ) A2 [0] $end
$var wire 1 * display [6] $end
$var wire 1 + display [5] $end
$var wire 1 , display [4] $end
$var wire 1 - display [3] $end
$var wire 1 . display [2] $end
$var wire 1 / display [1] $end
$var wire 1 0 display [0] $end
$var wire 1 1 led $end
$var wire 1 2 resultado [7] $end
$var wire 1 3 resultado [6] $end
$var wire 1 4 resultado [5] $end
$var wire 1 5 resultado [4] $end
$var wire 1 6 resultado [3] $end
$var wire 1 7 resultado [2] $end
$var wire 1 8 resultado [1] $end
$var wire 1 9 resultado [0] $end
$var wire 1 : sampler $end
$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A Add1~0_combout $end
$var wire 1 B Add1~1 $end
$var wire 1 C Add2~0_combout $end
$var wire 1 D Add0~1 $end
$var wire 1 E Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout $end
$var wire 1 F Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 $end
$var wire 1 G Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout $end
$var wire 1 H Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 $end
$var wire 1 I Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout $end
$var wire 1 J Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 $end
$var wire 1 K Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout $end
$var wire 1 L Mult0|auto_generated|op_3~2_combout $end
$var wire 1 M Add2~2_combout $end
$var wire 1 N Add0~2_combout $end
$var wire 1 O Add0~3 $end
$var wire 1 P Add1~2_combout $end
$var wire 1 Q Add1~3 $end
$var wire 1 R Mult0|auto_generated|op_1~0_combout $end
$var wire 1 S Mult0|auto_generated|op_3~4_combout $end
$var wire 1 T Add2~4_combout $end
$var wire 1 U Add0~4_combout $end
$var wire 1 V Add0~5 $end
$var wire 1 W Add1~4_combout $end
$var wire 1 X Add1~5 $end
$var wire 1 Y Add2~6_combout $end
$var wire 1 Z Mult0|auto_generated|op_1~2_combout $end
$var wire 1 [ Mult0|auto_generated|op_3~6_combout $end
$var wire 1 \ Add0~6_combout $end
$var wire 1 ] Add0~7 $end
$var wire 1 ^ Add1~6_combout $end
$var wire 1 _ Add1~7 $end
$var wire 1 ` Mult0|auto_generated|op_1~4_combout $end
$var wire 1 a Add1~8_combout $end
$var wire 1 b Add0~8_combout $end
$var wire 1 c ShiftLeft0~0_combout $end
$var wire 1 d ShiftLeft0~1_combout $end
$var wire 1 e LessThan0~3_combout $end
$var wire 1 f Mux6~0_combout $end
$var wire 1 g Mux7~0_combout $end
$var wire 1 h Mux7~1_combout $end
$var wire 1 i resultado~0_combout $end
$var wire 1 j Div0|auto_generated|divider|divider|StageOut[5]~0_combout $end
$var wire 1 k Div0|auto_generated|divider|divider|StageOut[5]~1_combout $end
$var wire 1 l Div0|auto_generated|divider|divider|selnose[5]~0_combout $end
$var wire 1 m Div0|auto_generated|divider|divider|StageOut[4]~2_combout $end
$var wire 1 n Div0|auto_generated|divider|divider|StageOut[10]~3_combout $end
$var wire 1 o Div0|auto_generated|divider|divider|StageOut[9]~4_combout $end
$var wire 1 p Div0|auto_generated|divider|divider|StageOut[8]~5_combout $end
$var wire 1 q Mux8~2_combout $end
$var wire 1 r Mux8~3_combout $end
$var wire 1 s Mux8~4_combout $end
$var wire 1 t Mux8~5_combout $end
$var wire 1 u Mux8~6_combout $end
$var wire 1 v Mux8~7_combout $end
$var wire 1 w Mux9~0_combout $end
$var wire 1 x Mux9~1_combout $end
$var wire 1 y Mux9~2_combout $end
$var wire 1 z Mux9~3_combout $end
$var wire 1 { Mux9~4_combout $end
$var wire 1 | Mux9~5_combout $end
$var wire 1 } Mux10~0_combout $end
$var wire 1 ~ Mux10~1_combout $end
$var wire 1 !! Mux10~2_combout $end
$var wire 1 "! Mux10~3_combout $end
$var wire 1 #! Mux10~4_combout $end
$var wire 1 $! Mux10~5_combout $end
$var wire 1 %! Mux11~1_combout $end
$var wire 1 &! Mux11~2_combout $end
$var wire 1 '! Mux12~0_combout $end
$var wire 1 (! Mult0|auto_generated|cs2a[1]~0_combout $end
$var wire 1 )! Mux8~9_combout $end
$var wire 1 *! D~combout $end
$var wire 1 +! Mux1~0_combout $end
$var wire 1 ,! Mux1~1_combout $end
$var wire 1 -! Mux1~2_combout $end
$var wire 1 .! Mux1~3_combout $end
$var wire 1 /! Mux1~4_combout $end
$var wire 1 0! Mux1~5_combout $end
$var wire 1 1! Mux1~combout $end
$var wire 1 2! Mux4~1_combout $end
$var wire 1 3! Mux4~2_combout $end
$var wire 1 4! A2[0]$latch~combout $end
$var wire 1 5! Mux0~0_combout $end
$var wire 1 6! Mux0~1_combout $end
$var wire 1 7! Mux0~combout $end
$var wire 1 8! A2[1]$latch~combout $end
$var wire 1 9! Mux2~5_combout $end
$var wire 1 :! Mux2~4_combout $end
$var wire 1 ;! Mux2~9_combout $end
$var wire 1 <! Mux2~6_combout $end
$var wire 1 =! Mux2~7_combout $end
$var wire 1 >! Mux2~8_combout $end
$var wire 1 ?! Mux2~combout $end
$var wire 1 @! A2[2]$latch~combout $end
$var wire 1 A! Mux3~0_combout $end
$var wire 1 B! Mux3~1_combout $end
$var wire 1 C! Mux3~combout $end
$var wire 1 D! A2[3]$latch~combout $end
$var wire 1 E! LessThan0~2_combout $end
$var wire 1 F! LessThan0~4_combout $end
$var wire 1 G! LessThan0~5_combout $end
$var wire 1 H! Mux5~0_combout $end
$var wire 1 I! Mux6~1_combout $end
$var wire 1 J! Equal0~0_combout $end
$var wire 1 K! Mux6~2_combout $end
$var wire 1 L! led$latch~combout $end
$var wire 1 M! Mux7~2_combout $end
$var wire 1 N! Mult0|auto_generated|op_3~0_combout $end
$var wire 1 O! Add0~0_combout $end
$var wire 1 P! Mux7~3_combout $end
$var wire 1 Q! Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout $end
$var wire 1 R! Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout $end
$var wire 1 S! Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout $end
$var wire 1 T! Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout $end
$var wire 1 U! Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout $end
$var wire 1 V! Mux7~4_combout $end
$var wire 1 W! Mux7~5_combout $end
$var wire 1 X! C~combout $end
$var wire 1 Y! Mux7~6_combout $end
$var wire 1 Z! Mux7~7_combout $end
$var wire 1 [! Mux4~0_combout $end
$var wire 1 \! Mux15~0_combout $end
$var wire 1 ]! resultado[0]$latch~combout $end
$var wire 1 ^! Mux8~8_combout $end
$var wire 1 _! resultado[1]$latch~combout $end
$var wire 1 `! Mux9~6_combout $end
$var wire 1 a! resultado[2]$latch~combout $end
$var wire 1 b! Mux10~6_combout $end
$var wire 1 c! resultado[3]$latch~combout $end
$var wire 1 d! Mult0|auto_generated|op_3~1 $end
$var wire 1 e! Mult0|auto_generated|op_3~3 $end
$var wire 1 f! Mult0|auto_generated|op_3~5 $end
$var wire 1 g! Mult0|auto_generated|op_3~7 $end
$var wire 1 h! Mult0|auto_generated|op_3~8_combout $end
$var wire 1 i! Mux11~0_combout $end
$var wire 1 j! Mux11~3_combout $end
$var wire 1 k! Mux11~4_combout $end
$var wire 1 l! Mux11~5_combout $end
$var wire 1 m! resultado[4]$latch~combout $end
$var wire 1 n! Add2~1 $end
$var wire 1 o! Add2~3 $end
$var wire 1 p! Add2~5 $end
$var wire 1 q! Add2~7 $end
$var wire 1 r! Add2~8_combout $end
$var wire 1 s! LessThan0~6_combout $end
$var wire 1 t! Mux12~1_combout $end
$var wire 1 u! Mult0|auto_generated|op_1~1 $end
$var wire 1 v! Mult0|auto_generated|op_1~3 $end
$var wire 1 w! Mult0|auto_generated|op_1~5 $end
$var wire 1 x! Mult0|auto_generated|op_1~6_combout $end
$var wire 1 y! Mult0|auto_generated|op_3~9 $end
$var wire 1 z! Mult0|auto_generated|op_3~10_combout $end
$var wire 1 {! Mux12~2_combout $end
$var wire 1 |! resultado[5]$latch~combout $end
$var wire 1 }! Mult0|auto_generated|op_1~7 $end
$var wire 1 ~! Mult0|auto_generated|op_1~8_combout $end
$var wire 1 !" Mult0|auto_generated|op_3~11 $end
$var wire 1 "" Mult0|auto_generated|op_3~12_combout $end
$var wire 1 #" Mux13~0_combout $end
$var wire 1 $" resultado[6]$latch~combout $end
$var wire 1 %" Mult0|auto_generated|op_1~9 $end
$var wire 1 &" Mult0|auto_generated|op_1~10_combout $end
$var wire 1 '" Mult0|auto_generated|op_3~13 $end
$var wire 1 (" Mult0|auto_generated|op_3~14_combout $end
$var wire 1 )" Mux14~0_combout $end
$var wire 1 *" resultado[7]$latch~combout $end
$var wire 1 +" A~combout [3] $end
$var wire 1 ," A~combout [2] $end
$var wire 1 -" A~combout [1] $end
$var wire 1 ." A~combout [0] $end
$var wire 1 /" Mult0|auto_generated|le5a [4] $end
$var wire 1 0" Mult0|auto_generated|le5a [3] $end
$var wire 1 1" Mult0|auto_generated|le5a [2] $end
$var wire 1 2" Mult0|auto_generated|le5a [1] $end
$var wire 1 3" Mult0|auto_generated|le5a [0] $end
$var wire 1 4" Mult0|auto_generated|le4a [5] $end
$var wire 1 5" Mult0|auto_generated|le4a [4] $end
$var wire 1 6" Mult0|auto_generated|le4a [3] $end
$var wire 1 7" Mult0|auto_generated|le4a [2] $end
$var wire 1 8" Mult0|auto_generated|le4a [1] $end
$var wire 1 9" Mult0|auto_generated|le4a [0] $end
$var wire 1 :" B~combout [3] $end
$var wire 1 ;" B~combout [2] $end
$var wire 1 <" B~combout [1] $end
$var wire 1 =" B~combout [0] $end
$var wire 1 >" Mult0|auto_generated|le3a [5] $end
$var wire 1 ?" Mult0|auto_generated|le3a [4] $end
$var wire 1 @" Mult0|auto_generated|le3a [3] $end
$var wire 1 A" Mult0|auto_generated|le3a [2] $end
$var wire 1 B" Mult0|auto_generated|le3a [1] $end
$var wire 1 C" Mult0|auto_generated|le3a [0] $end
$var wire 1 D" Div0|auto_generated|divider|divider|selnose [19] $end
$var wire 1 E" Div0|auto_generated|divider|divider|selnose [18] $end
$var wire 1 F" Div0|auto_generated|divider|divider|selnose [17] $end
$var wire 1 G" Div0|auto_generated|divider|divider|selnose [16] $end
$var wire 1 H" Div0|auto_generated|divider|divider|selnose [15] $end
$var wire 1 I" Div0|auto_generated|divider|divider|selnose [14] $end
$var wire 1 J" Div0|auto_generated|divider|divider|selnose [13] $end
$var wire 1 K" Div0|auto_generated|divider|divider|selnose [12] $end
$var wire 1 L" Div0|auto_generated|divider|divider|selnose [11] $end
$var wire 1 M" Div0|auto_generated|divider|divider|selnose [10] $end
$var wire 1 N" Div0|auto_generated|divider|divider|selnose [9] $end
$var wire 1 O" Div0|auto_generated|divider|divider|selnose [8] $end
$var wire 1 P" Div0|auto_generated|divider|divider|selnose [7] $end
$var wire 1 Q" Div0|auto_generated|divider|divider|selnose [6] $end
$var wire 1 R" Div0|auto_generated|divider|divider|selnose [5] $end
$var wire 1 S" Div0|auto_generated|divider|divider|selnose [4] $end
$var wire 1 T" Div0|auto_generated|divider|divider|selnose [3] $end
$var wire 1 U" Div0|auto_generated|divider|divider|selnose [2] $end
$var wire 1 V" Div0|auto_generated|divider|divider|selnose [1] $end
$var wire 1 W" Div0|auto_generated|divider|divider|selnose [0] $end
$var wire 1 X" buss~combout [4] $end
$var wire 1 Y" buss~combout [3] $end
$var wire 1 Z" buss~combout [2] $end
$var wire 1 [" buss~combout [1] $end
$var wire 1 \" buss~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1 "
b1110 #
1$
1%
0)
1(
1'
0&
00
0/
0.
0-
0,
0+
0*
x1
x9
x8
x7
x6
x5
x4
x3
x2
x:
0;
1<
x=
1>
1?
1@
0A
1B
0C
1D
1E
0F
1G
1H
1I
0J
1K
0L
0M
1N
1O
0P
0Q
1R
1S
1T
1U
0V
1W
0X
1Y
1Z
1[
1\
1]
0^
1_
0`
1a
0b
0c
1d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
1u
1v
0w
1x
1y
1z
0{
1|
1}
1~
1!!
1"!
0#!
1$!
0%!
0&!
0'!
0(!
1)!
1*!
1+!
0,!
1-!
0.!
1/!
00!
01!
12!
13!
04!
05!
06!
17!
18!
19!
1:!
1;!
0<!
1=!
1>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
xL!
1M!
1N!
0O!
1P!
1Q!
0R!
1S!
0T!
0U!
1V!
1W!
1X!
1Y!
0Z!
1[!
1\!
x]!
0^!
x_!
0`!
xa!
0b!
xc!
0d!
1e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
xm!
1n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
x|!
1}!
0~!
1!"
0""
0#"
x$"
0%"
1&"
0'"
0("
0)"
x*"
1."
0-"
1,"
1+"
03"
02"
01"
00"
z/"
09"
08"
07"
06"
05"
04"
1="
0<"
0;"
0:"
1C"
0B"
1A"
1@"
0?"
0>"
zW"
zV"
zU"
zT"
zS"
zR"
zQ"
zP"
zO"
zN"
1M"
zL"
zK"
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
0\"
1["
1Z"
1Y"
0X"
$end
#1000000
