--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_top.twx uart_top.ncd -o uart_top.twr uart_top.pcf
-ucf uart.ucf

Design file:              uart_top.ncd
Physical constraint file: uart_top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.104ns.
--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/s_tick (SLICE_X46Y80.D5), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/s_tick (FF)
  Requirement:          37.037ns
  Data Path Delay:      6.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/s_tick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.495   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lutdi
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X46Y80.D5      net (fanout=7)        1.720   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X46Y80.CLK     Tas                   0.221   uart_receiver_instance/rst_cr_brg_OR_2_o
                                                       baud_rate_generator_instance/s_tick_rstpot
                                                       baud_rate_generator_instance/s_tick
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (2.192ns logic, 3.819ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/s_tick (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.988ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/s_tick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X46Y80.D5      net (fanout=7)        1.720   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X46Y80.CLK     Tas                   0.221   uart_receiver_instance/rst_cr_brg_OR_2_o
                                                       baud_rate_generator_instance/s_tick_rstpot
                                                       baud_rate_generator_instance/s_tick
    -------------------------------------------------  ---------------------------
    Total                                      5.988ns (2.169ns logic, 3.819ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/s_tick (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.683 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/s_tick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.DMUX    Topad                 0.667   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X46Y58.A2      net (fanout=1)        1.004   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<3>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X46Y80.D5      net (fanout=7)        1.720   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X46Y80.CLK     Tas                   0.221   uart_receiver_instance/rst_cr_brg_OR_2_o
                                                       baud_rate_generator_instance/s_tick_rstpot
                                                       baud_rate_generator_instance/s_tick
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (2.075ns logic, 3.856ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/counter_2 (SLICE_X49Y57.B3), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.331ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.495   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lutdi
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.B3      net (fanout=7)        0.888   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_2_rstpot
                                                       baud_rate_generator_instance/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (2.344ns logic, 2.987ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.B3      net (fanout=7)        0.888   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_2_rstpot
                                                       baud_rate_generator_instance/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.308ns (2.321ns logic, 2.987ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.DMUX    Topad                 0.667   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X46Y58.A2      net (fanout=1)        1.004   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<3>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.B3      net (fanout=7)        0.888   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_2_rstpot
                                                       baud_rate_generator_instance/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (2.227ns logic, 3.024ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/counter_1 (SLICE_X49Y57.A3), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.320ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.495   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lutdi
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.A3      net (fanout=7)        0.877   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_1_rstpot
                                                       baud_rate_generator_instance/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (2.344ns logic, 2.976ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.COUT    Topcya                0.472   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X50Y58.CMUX    Tcinc                 0.289   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<7>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_xor<7>
    SLICE_X46Y58.A1      net (fanout=1)        0.964   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<6>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.A3      net (fanout=7)        0.877   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_1_rstpot
                                                       baud_rate_generator_instance/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (2.321ns logic, 2.976ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_rate_generator_instance/counter_0 (FF)
  Destination:          baud_rate_generator_instance/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      5.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_rate_generator_instance/counter_0 to baud_rate_generator_instance/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.CQ      Tcko                  0.476   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0
    SLICE_X50Y57.A2      net (fanout=2)        1.129   baud_rate_generator_instance/counter<0>
    SLICE_X50Y57.DMUX    Topad                 0.667   baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_lut<0>_INV_0
                                                       baud_rate_generator_instance/Madd_counter[31]_GND_10_o_add_0_OUT_cy<3>
    SLICE_X46Y58.A2      net (fanout=1)        1.004   baud_rate_generator_instance/counter[31]_GND_10_o_add_0_OUT<3>
    SLICE_X46Y58.COUT    Topcya                0.472   baud_rate_generator_instance/Mcompar_n0002_cy<3>
                                                       baud_rate_generator_instance/Mcompar_n0002_lut<0>
                                                       baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   baud_rate_generator_instance/Mcompar_n0002_cy<3>
    SLICE_X46Y59.BMUX    Tcinb                 0.239   baud_rate_generator_instance/counter<0>
                                                       baud_rate_generator_instance/counter_0_rstpot_cy
    SLICE_X49Y57.A3      net (fanout=7)        0.877   baud_rate_generator_instance/Mcompar_n0002_cy<5>
    SLICE_X49Y57.CLK     Tas                   0.373   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_1_rstpot
                                                       baud_rate_generator_instance/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (2.227ns logic, 3.013ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/s_tick (SLICE_X46Y80.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/s_tick (FF)
  Destination:          baud_rate_generator_instance/s_tick (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/s_tick to baud_rate_generator_instance/s_tick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.DMUX    Tshcko                0.238   uart_receiver_instance/rst_cr_brg_OR_2_o
                                                       baud_rate_generator_instance/s_tick
    SLICE_X46Y80.D1      net (fanout=2)        0.265   baud_rate_generator_instance/s_tick
    SLICE_X46Y80.CLK     Tah         (-Th)    -0.121   uart_receiver_instance/rst_cr_brg_OR_2_o
                                                       baud_rate_generator_instance/s_tick_rstpot
                                                       baud_rate_generator_instance/s_tick
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.359ns logic, 0.265ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/counter_4 (SLICE_X49Y57.D5), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_3 (FF)
  Destination:          baud_rate_generator_instance/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_3 to baud_rate_generator_instance/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.CQ      Tcko                  0.198   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_3
    SLICE_X48Y57.D5      net (fanout=2)        0.082   baud_rate_generator_instance/counter<3>
    SLICE_X48Y57.COUT    Topcyd                0.187   baud_rate_generator_instance/Mcount_counter_cy<3>
                                                       baud_rate_generator_instance/counter<3>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CIN     net (fanout=1)        0.001   baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.AMUX    Tcina                 0.126   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y57.D5      net (fanout=1)        0.158   baud_rate_generator_instance/Result<4>
    SLICE_X49Y57.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_4_rstpot
                                                       baud_rate_generator_instance/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.726ns logic, 0.241ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_2 (FF)
  Destination:          baud_rate_generator_instance/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_2 to baud_rate_generator_instance/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.BQ      Tcko                  0.198   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_2
    SLICE_X48Y57.C4      net (fanout=2)        0.146   baud_rate_generator_instance/counter<2>
    SLICE_X48Y57.COUT    Topcyc                0.203   baud_rate_generator_instance/Mcount_counter_cy<3>
                                                       baud_rate_generator_instance/counter<2>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CIN     net (fanout=1)        0.001   baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.AMUX    Tcina                 0.126   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y57.D5      net (fanout=1)        0.158   baud_rate_generator_instance/Result<4>
    SLICE_X49Y57.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_4_rstpot
                                                       baud_rate_generator_instance/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.742ns logic, 0.305ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_4 (FF)
  Destination:          baud_rate_generator_instance/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_4 to baud_rate_generator_instance/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.DQ      Tcko                  0.198   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_4
    SLICE_X48Y58.A3      net (fanout=2)        0.256   baud_rate_generator_instance/counter<4>
    SLICE_X48Y58.AMUX    Topaa                 0.250   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/counter<4>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y57.D5      net (fanout=1)        0.158   baud_rate_generator_instance/Result<4>
    SLICE_X49Y57.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_4_rstpot
                                                       baud_rate_generator_instance/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.663ns logic, 0.414ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point baud_rate_generator_instance/counter_6 (SLICE_X49Y58.B1), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_3 (FF)
  Destination:          baud_rate_generator_instance/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_3 to baud_rate_generator_instance/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.CQ      Tcko                  0.198   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_3
    SLICE_X48Y57.D5      net (fanout=2)        0.082   baud_rate_generator_instance/counter<3>
    SLICE_X48Y57.COUT    Topcyd                0.187   baud_rate_generator_instance/Mcount_counter_cy<3>
                                                       baud_rate_generator_instance/counter<3>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CIN     net (fanout=1)        0.001   baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CMUX    Tcinc                 0.149   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y58.B1      net (fanout=1)        0.261   baud_rate_generator_instance/Result<6>
    SLICE_X49Y58.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<6>
                                                       baud_rate_generator_instance/counter_6_rstpot
                                                       baud_rate_generator_instance/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.749ns logic, 0.344ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_6 (FF)
  Destination:          baud_rate_generator_instance/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_6 to baud_rate_generator_instance/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.BQ      Tcko                  0.198   baud_rate_generator_instance/counter<6>
                                                       baud_rate_generator_instance/counter_6
    SLICE_X48Y58.C4      net (fanout=2)        0.146   baud_rate_generator_instance/counter<6>
    SLICE_X48Y58.CMUX    Topcc                 0.282   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/counter<6>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y58.B1      net (fanout=1)        0.261   baud_rate_generator_instance/Result<6>
    SLICE_X49Y58.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<6>
                                                       baud_rate_generator_instance/counter_6_rstpot
                                                       baud_rate_generator_instance/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.695ns logic, 0.407ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baud_rate_generator_instance/counter_2 (FF)
  Destination:          baud_rate_generator_instance/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: baud_rate_generator_instance/counter_2 to baud_rate_generator_instance/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.BQ      Tcko                  0.198   baud_rate_generator_instance/counter<4>
                                                       baud_rate_generator_instance/counter_2
    SLICE_X48Y57.C4      net (fanout=2)        0.146   baud_rate_generator_instance/counter<2>
    SLICE_X48Y57.COUT    Topcyc                0.203   baud_rate_generator_instance/Mcount_counter_cy<3>
                                                       baud_rate_generator_instance/counter<2>_rt.1
                                                       baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CIN     net (fanout=1)        0.001   baud_rate_generator_instance/Mcount_counter_cy<3>
    SLICE_X48Y58.CMUX    Tcinc                 0.149   baud_rate_generator_instance/Result<6>
                                                       baud_rate_generator_instance/Mcount_counter_xor<6>
    SLICE_X49Y58.B1      net (fanout=1)        0.261   baud_rate_generator_instance/Result<6>
    SLICE_X49Y58.CLK     Tah         (-Th)    -0.215   baud_rate_generator_instance/counter<6>
                                                       baud_rate_generator_instance/counter_6_rstpot
                                                       baud_rate_generator_instance/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.765ns logic, 0.408ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 36.562ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: baud_rate_generator_instance/counter<0>/CLK
  Logical resource: baud_rate_generator_instance/counter_0/CK
  Location pin: SLICE_X46Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.562ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: uart_receiver_instance/rst_cr_brg_OR_2_o/CLK
  Logical resource: baud_rate_generator_instance/s_tick/CK
  Location pin: SLICE_X46Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.104|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 421 paths, 0 nets, and 42 connections

Design statistics:
   Minimum period:   6.104ns{1}   (Maximum frequency: 163.827MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 24 23:23:50 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4635 MB



