ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  36:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  37:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  28              		.loc 1 41 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 8CB0     		sub	sp, sp, #48
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 72
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 43 3 view .LVU1
  45              		.loc 1 43 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0794     		str	r4, [sp, #28]
  48 000a 0894     		str	r4, [sp, #32]
  49 000c 0994     		str	r4, [sp, #36]
  50 000e 0A94     		str	r4, [sp, #40]
  51 0010 0B94     		str	r4, [sp, #44]
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 46 3 is_stmt 1 view .LVU3
  53              	.LBB2:
  54              		.loc 1 46 3 view .LVU4
  55              		.loc 1 46 3 view .LVU5
  56 0012 4E4B     		ldr	r3, .L3
  57 0014 D3F8E020 		ldr	r2, [r3, #224]
  58 0018 42F00402 		orr	r2, r2, #4
  59 001c C3F8E020 		str	r2, [r3, #224]
  60              		.loc 1 46 3 view .LVU6
  61 0020 D3F8E020 		ldr	r2, [r3, #224]
  62 0024 02F00402 		and	r2, r2, #4
  63 0028 0092     		str	r2, [sp]
  64              		.loc 1 46 3 view .LVU7
  65 002a 009A     		ldr	r2, [sp]
  66              	.LBE2:
  67              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 47 3 view .LVU9
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 3


  69              	.LBB3:
  70              		.loc 1 47 3 view .LVU10
  71              		.loc 1 47 3 view .LVU11
  72 002c D3F8E020 		ldr	r2, [r3, #224]
  73 0030 42F08002 		orr	r2, r2, #128
  74 0034 C3F8E020 		str	r2, [r3, #224]
  75              		.loc 1 47 3 view .LVU12
  76 0038 D3F8E020 		ldr	r2, [r3, #224]
  77 003c 02F08002 		and	r2, r2, #128
  78 0040 0192     		str	r2, [sp, #4]
  79              		.loc 1 47 3 view .LVU13
  80 0042 019A     		ldr	r2, [sp, #4]
  81              	.LBE3:
  82              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 48 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 48 3 view .LVU16
  86              		.loc 1 48 3 view .LVU17
  87 0044 D3F8E020 		ldr	r2, [r3, #224]
  88 0048 42F00102 		orr	r2, r2, #1
  89 004c C3F8E020 		str	r2, [r3, #224]
  90              		.loc 1 48 3 view .LVU18
  91 0050 D3F8E020 		ldr	r2, [r3, #224]
  92 0054 02F00102 		and	r2, r2, #1
  93 0058 0292     		str	r2, [sp, #8]
  94              		.loc 1 48 3 view .LVU19
  95 005a 029A     		ldr	r2, [sp, #8]
  96              	.LBE4:
  97              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 49 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 49 3 view .LVU22
 101              		.loc 1 49 3 view .LVU23
 102 005c D3F8E020 		ldr	r2, [r3, #224]
 103 0060 42F00202 		orr	r2, r2, #2
 104 0064 C3F8E020 		str	r2, [r3, #224]
 105              		.loc 1 49 3 view .LVU24
 106 0068 D3F8E020 		ldr	r2, [r3, #224]
 107 006c 02F00202 		and	r2, r2, #2
 108 0070 0392     		str	r2, [sp, #12]
 109              		.loc 1 49 3 view .LVU25
 110 0072 039A     		ldr	r2, [sp, #12]
 111              	.LBE5:
 112              		.loc 1 49 3 view .LVU26
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 113              		.loc 1 50 3 view .LVU27
 114              	.LBB6:
 115              		.loc 1 50 3 view .LVU28
 116              		.loc 1 50 3 view .LVU29
 117 0074 D3F8E020 		ldr	r2, [r3, #224]
 118 0078 42F00802 		orr	r2, r2, #8
 119 007c C3F8E020 		str	r2, [r3, #224]
 120              		.loc 1 50 3 view .LVU30
 121 0080 D3F8E020 		ldr	r2, [r3, #224]
 122 0084 02F00802 		and	r2, r2, #8
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 4


 123 0088 0492     		str	r2, [sp, #16]
 124              		.loc 1 50 3 view .LVU31
 125 008a 049A     		ldr	r2, [sp, #16]
 126              	.LBE6:
 127              		.loc 1 50 3 view .LVU32
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 128              		.loc 1 51 3 view .LVU33
 129              	.LBB7:
 130              		.loc 1 51 3 view .LVU34
 131              		.loc 1 51 3 view .LVU35
 132 008c D3F8E020 		ldr	r2, [r3, #224]
 133 0090 42F04002 		orr	r2, r2, #64
 134 0094 C3F8E020 		str	r2, [r3, #224]
 135              		.loc 1 51 3 view .LVU36
 136 0098 D3F8E020 		ldr	r2, [r3, #224]
 137 009c 02F04002 		and	r2, r2, #64
 138 00a0 0592     		str	r2, [sp, #20]
 139              		.loc 1 51 3 view .LVU37
 140 00a2 059A     		ldr	r2, [sp, #20]
 141              	.LBE7:
 142              		.loc 1 51 3 view .LVU38
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 143              		.loc 1 52 3 view .LVU39
 144              	.LBB8:
 145              		.loc 1 52 3 view .LVU40
 146              		.loc 1 52 3 view .LVU41
 147 00a4 D3F8E020 		ldr	r2, [r3, #224]
 148 00a8 42F01002 		orr	r2, r2, #16
 149 00ac C3F8E020 		str	r2, [r3, #224]
 150              		.loc 1 52 3 view .LVU42
 151 00b0 D3F8E030 		ldr	r3, [r3, #224]
 152 00b4 03F01003 		and	r3, r3, #16
 153 00b8 0693     		str	r3, [sp, #24]
 154              		.loc 1 52 3 view .LVU43
 155 00ba 069B     		ldr	r3, [sp, #24]
 156              	.LBE8:
 157              		.loc 1 52 3 view .LVU44
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 158              		.loc 1 55 3 view .LVU45
 159 00bc DFF8A480 		ldr	r8, .L3+24
 160 00c0 2246     		mov	r2, r4
 161 00c2 44F20101 		movw	r1, #16385
 162 00c6 4046     		mov	r0, r8
 163 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL0:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 165              		.loc 1 58 3 view .LVU46
 166 00cc 204F     		ldr	r7, .L3+4
 167 00ce 2246     		mov	r2, r4
 168 00d0 4FF48061 		mov	r1, #1024
 169 00d4 3846     		mov	r0, r7
 170 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL1:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 5


  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 172              		.loc 1 61 3 view .LVU47
 173 00da 1E4E     		ldr	r6, .L3+8
 174 00dc 2246     		mov	r2, r4
 175 00de 0221     		movs	r1, #2
 176 00e0 3046     		mov	r0, r6
 177 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL2:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 179              		.loc 1 64 3 view .LVU48
 180              		.loc 1 64 23 is_stmt 0 view .LVU49
 181 00e6 4FF40053 		mov	r3, #8192
 182 00ea 0793     		str	r3, [sp, #28]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 183              		.loc 1 65 3 is_stmt 1 view .LVU50
 184              		.loc 1 65 24 is_stmt 0 view .LVU51
 185 00ec 0894     		str	r4, [sp, #32]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 66 3 is_stmt 1 view .LVU52
 187              		.loc 1 66 24 is_stmt 0 view .LVU53
 188 00ee 0994     		str	r4, [sp, #36]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 189              		.loc 1 67 3 is_stmt 1 view .LVU54
 190 00f0 07A9     		add	r1, sp, #28
 191 00f2 1948     		ldr	r0, .L3+12
 192 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 194              		.loc 1 70 3 view .LVU55
 195              		.loc 1 70 23 is_stmt 0 view .LVU56
 196 00f8 44F20103 		movw	r3, #16385
 197 00fc 0793     		str	r3, [sp, #28]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 198              		.loc 1 71 3 is_stmt 1 view .LVU57
 199              		.loc 1 71 24 is_stmt 0 view .LVU58
 200 00fe 0125     		movs	r5, #1
 201 0100 0895     		str	r5, [sp, #32]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 72 3 is_stmt 1 view .LVU59
 203              		.loc 1 72 24 is_stmt 0 view .LVU60
 204 0102 0994     		str	r4, [sp, #36]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 205              		.loc 1 73 3 is_stmt 1 view .LVU61
 206              		.loc 1 73 25 is_stmt 0 view .LVU62
 207 0104 0A94     		str	r4, [sp, #40]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 208              		.loc 1 74 3 is_stmt 1 view .LVU63
 209 0106 07A9     		add	r1, sp, #28
 210 0108 4046     		mov	r0, r8
 211 010a FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL4:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 6


  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 213              		.loc 1 77 3 view .LVU64
 214              		.loc 1 77 23 is_stmt 0 view .LVU65
 215 010e 4FF48063 		mov	r3, #1024
 216 0112 0793     		str	r3, [sp, #28]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 217              		.loc 1 78 3 is_stmt 1 view .LVU66
 218              		.loc 1 78 24 is_stmt 0 view .LVU67
 219 0114 0895     		str	r5, [sp, #32]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 79 3 is_stmt 1 view .LVU68
 221              		.loc 1 79 24 is_stmt 0 view .LVU69
 222 0116 0994     		str	r4, [sp, #36]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 80 3 is_stmt 1 view .LVU70
 224              		.loc 1 80 25 is_stmt 0 view .LVU71
 225 0118 0A94     		str	r4, [sp, #40]
  81:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 81 3 is_stmt 1 view .LVU72
 227 011a 07A9     		add	r1, sp, #28
 228 011c 3846     		mov	r0, r7
 229 011e FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL5:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 231              		.loc 1 84 3 view .LVU73
 232              		.loc 1 84 23 is_stmt 0 view .LVU74
 233 0122 8023     		movs	r3, #128
 234 0124 0793     		str	r3, [sp, #28]
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 235              		.loc 1 85 3 is_stmt 1 view .LVU75
 236              		.loc 1 85 24 is_stmt 0 view .LVU76
 237 0126 0D4B     		ldr	r3, .L3+16
 238 0128 0893     		str	r3, [sp, #32]
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 86 3 is_stmt 1 view .LVU77
 240              		.loc 1 86 24 is_stmt 0 view .LVU78
 241 012a 0994     		str	r4, [sp, #36]
  87:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 242              		.loc 1 87 3 is_stmt 1 view .LVU79
 243 012c 07A9     		add	r1, sp, #28
 244 012e 0C48     		ldr	r0, .L3+20
 245 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL6:
  88:Core/Src/gpio.c **** 
  89:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 247              		.loc 1 90 3 view .LVU80
 248              		.loc 1 90 23 is_stmt 0 view .LVU81
 249 0134 0223     		movs	r3, #2
 250 0136 0793     		str	r3, [sp, #28]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 251              		.loc 1 91 3 is_stmt 1 view .LVU82
 252              		.loc 1 91 24 is_stmt 0 view .LVU83
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 7


 253 0138 0895     		str	r5, [sp, #32]
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 92 3 is_stmt 1 view .LVU84
 255              		.loc 1 92 24 is_stmt 0 view .LVU85
 256 013a 0994     		str	r4, [sp, #36]
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 257              		.loc 1 93 3 is_stmt 1 view .LVU86
 258              		.loc 1 93 25 is_stmt 0 view .LVU87
 259 013c 0A94     		str	r4, [sp, #40]
  94:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 260              		.loc 1 94 3 is_stmt 1 view .LVU88
 261 013e 07A9     		add	r1, sp, #28
 262 0140 3046     		mov	r0, r6
 263 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL7:
  95:Core/Src/gpio.c **** 
  96:Core/Src/gpio.c **** }
 265              		.loc 1 96 1 is_stmt 0 view .LVU89
 266 0146 0CB0     		add	sp, sp, #48
 267              	.LCFI2:
 268              		.cfi_def_cfa_offset 24
 269              		@ sp needed
 270 0148 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 271              	.L4:
 272              		.align	2
 273              	.L3:
 274 014c 00440258 		.word	1476543488
 275 0150 000C0258 		.word	1476529152
 276 0154 00100258 		.word	1476530176
 277 0158 00080258 		.word	1476528128
 278 015c 00001111 		.word	286326784
 279 0160 00180258 		.word	1476532224
 280 0164 00040258 		.word	1476527104
 281              		.cfi_endproc
 282              	.LFE144:
 284              		.text
 285              	.Letext0:
 286              		.file 2 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/machine/_default_ty
 287              		.file 3 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/sys/_stdint.h"
 288              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 289              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s:19     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//ccidZX2X.s:274    .text.MX_GPIO_Init:000000000000014c $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
