- 👋 Hi, I’m @mankelly
- 👀 I’m interested in Embedded System Design using Verilog/SystemVerilog.
- 🌱 I’m currently learning CPU design and VHDL to expand my HDL library.
- 💞️ I’m looking to collaborate on Embedded Systems projects.
- 📫 How to reach me? Contact me on [LinkedIn](https://www.linkedin.com/in/mankelly96/)!

<!---
mankelly/mankelly is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
