FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 28048.5.0 a417c4369004 */
/* bench 28048.5.1 60fe2224fe92 */
/* bench 28048.5.2 197a8cfbf170 */
/* bench 28048.5.3 7fd697598276 */
/* bench 28048.5.4 7e9d8694f916 */
/* bench 28048.5.5 234332b63544 */
/* bench 28048.5.6 3e99e34f4cad */
/* bench 28048.5.7 4eba7bd99497 */
/* bench 28048.5.8 080a401e091a */
 *	Zhangfei Gao <zhangfei.gao@marvell.com>
 *
 * PXA Platform - SDHCI platform data definitions
 */

#ifndef _PXA_SDHCI_H_
#define _PXA_SDHCI_H_

/* pxa specific flag */
/* Require clock free running */
#define PXA_FLAG_ENABLE_CLOCK_GATING (1<<0)
/* card always wired to host, like on-chip emmc */
#define PXA_FLAG_CARD_PERMANENT	(1<<1)
/* Board design supports 8-bit data on SD/SDIO BUS */
#define PXA_FLAG_SD_8_BIT_CAPABLE_SLOT (1<<2)

/*
 * struct pxa_sdhci_platdata() - Platform device data for PXA SDHCI
 * @flags: flags for platform requirement
 * @clk_delay_cycles:
 *	mmp2: each step is roughly 100ps, 5bits width
 *	pxa910: each step is 1ns, 4bits width
/* bench 25862.5.0 7bc3abfe4418 */
/* bench 25862.5.1 a114afc93997 */
/* bench 25862.5.2 f50a69758d84 */
/* bench 25862.5.3 72a87e3bfc21 */
/* bench 25862.5.4 4b741f43f43c */
/* bench 25862.5.5 721650aba5db */
 *	1: choose feedback clk + delay value
 *	2: choose internal clk
 * @clk_delay_enable: enable clk_delay or not, used on pxa910
 * @max_speed: the maximum speed supported
 * @host_caps: Standard MMC host capabilities bit field.
 * @quirks: quirks of platfrom
 * @quirks2: quirks2 of platfrom
 * @pm_caps: pm_caps of platfrom
 */
struct sdhci_pxa_platdata {
	unsigned int	flags;
	unsigned int	clk_delay_cycles;
	unsigned int	clk_delay_sel;
	bool		clk_delay_enable;
	unsigned int	max_speed;
	u32		host_caps;
	u32		host_caps2;
	unsigned int	quirks;
	unsigned int	quirks2;
	unsigned int	pm_caps;
};
#endif /* _PXA_SDHCI_H_ */
