Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 22 12:04:35 2023
| Host         : DESKTOP-9L1N67Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     161         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 137 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_counter/prescaler2/signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Inst_gestor_entradas/prescaler1/signal_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  370          inf        0.000                      0                  370           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           370 Endpoints
Min Delay           370 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/AN_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 3.974ns (47.675%)  route 4.361ns (52.325%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_visualizer/Inst_display/AN_reg[6]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/AN_reg[6]/Q
                         net (fo=1, routed)           4.361     4.817    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.335 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.335    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 4.130ns (50.286%)  route 4.083ns (49.714%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[2]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[2]/Q
                         net (fo=6, routed)           1.001     1.457    Inst_visualizer/Inst_display/bcd_reg_n_0_[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.581 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.083     4.663    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.213 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.213    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.371ns (54.232%)  route 3.689ns (45.768%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[2]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[2]/Q
                         net (fo=6, routed)           0.968     1.424    Inst_visualizer/Inst_display/bcd_reg_n_0_[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.152     1.576 r  Inst_visualizer/Inst_display/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.721     4.297    seven_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.061 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.061    seven_seg[5]
    R10                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.157ns (53.095%)  route 3.672ns (46.905%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[2]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[2]/Q
                         net (fo=6, routed)           1.001     1.457    Inst_visualizer/Inst_display/bcd_reg_n_0_[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.581 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.672     4.252    seven_seg_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.829 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.829    seven_seg[6]
    T10                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.196ns (54.944%)  route 3.441ns (45.056%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/C
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_fsm/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=10, routed)          0.915     1.433    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     1.557 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.526     4.083    LED_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.637 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.637    LED[1]
    V14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.367ns (57.479%)  route 3.231ns (42.521%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           0.965     1.421    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.150     1.571 r  Inst_visualizer/Inst_display/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.266     3.837    seven_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761     7.598 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.598    seven_seg[0]
    L18                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.541ns  (logic 4.373ns (57.982%)  route 3.169ns (42.018%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[2]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[2]/Q
                         net (fo=6, routed)           1.001     1.457    Inst_visualizer/Inst_display/bcd_reg_n_0_[2]
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.153     1.610 r  Inst_visualizer/Inst_display/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.168     3.778    seven_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.764     7.541 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.541    seven_seg[1]
    T11                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.073ns (55.391%)  route 3.280ns (44.609%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[2]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[2]/Q
                         net (fo=6, routed)           0.968     1.424    Inst_visualizer/Inst_display/bcd_reg_n_0_[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.548 r  Inst_visualizer/Inst_display/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.312     3.860    seven_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.353 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.353    seven_seg[4]
    K16                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 4.194ns (58.161%)  route 3.017ns (41.839%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/C
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_fsm/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=10, routed)          0.915     1.433    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     1.557 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.102     3.659    LED_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.211 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.211    LED[0]
    V15                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.114ns (59.014%)  route 2.857ns (40.986%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           0.965     1.421    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  Inst_visualizer/Inst_display/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.437    seven_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.970 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.970    seven_seg[2]
    P15                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fsm/FSM_onehot_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[1]/C
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fsm/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=5, routed)           0.068     0.209    Inst_fsm/Q[0]
    SLICE_X3Y79          FDCE                                         r  Inst_fsm/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.250%)  route 0.122ns (42.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[0]/Q
                         net (fo=2, routed)           0.122     0.286    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3[0]
    SLICE_X5Y81          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_SYNCHRNZR/sreg3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg3_reg[0]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg3_reg[0]/Q
                         net (fo=1, routed)           0.174     0.302    Inst_gestor_entradas/Inst_SYNCHRNZR/sreg3_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/Q
                         net (fo=1, routed)           0.177     0.318    Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0[1]
    SLICE_X5Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.336%)  route 0.168ns (50.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/Q
                         net (fo=5, routed)           0.168     0.332    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1[0]
    SLICE_X3Y81          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[0]/Q
                         net (fo=2, routed)           0.179     0.343    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0[0]
    SLICE_X5Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.299%)  route 0.183ns (52.701%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/Q
                         net (fo=2, routed)           0.183     0.347    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2[0]
    SLICE_X5Y81          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.345%)  route 0.208ns (59.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/Q
                         net (fo=5, routed)           0.208     0.349    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1[1]
    SLICE_X3Y81          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[2]/D
  -------------------------------------------------------------------    -------------------





