// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'lab11' created   Sun May 08 11:12:44 2016

// Fmax Logic Level: 2.

// Path: i2c_phase3.Q
//    -> i2c_DataLED_0__0
//    -> i2c_DataLED_3_.CE

// Signal Name: LEDVCC_3_
// Type: Output
BEGIN LEDVCC_3_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: show_6_
// Type: Output
BEGIN show_6_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: LEDVCC_2_
// Type: Output
BEGIN LEDVCC_2_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: LEDVCC_1_
// Type: Output
BEGIN LEDVCC_1_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: LEDVCC_0_
// Type: Output
BEGIN LEDVCC_0_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: show_5_
// Type: Output
BEGIN show_5_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: show_4_
// Type: Output
BEGIN show_4_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: show_3_.X1
// Type: Output
BEGIN show_3_.X1
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: show_3_.X2
// Type: Output
BEGIN show_3_.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
END

// Signal Name: show_2_
// Type: Output
BEGIN show_2_
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: show_1_
// Type: Output
BEGIN show_1_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: show_0_
// Type: Output
BEGIN show_0_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_2__n.BLIF	4
Fanin Node      	dynamicshow_out_1__n.BLIF	4
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	4
END

// Signal Name: led_4_.D
// Type: Output_reg
BEGIN led_4_.D
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_4_.C
// Type: Output_reg
BEGIN led_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_4_.AP
// Type: Output_reg
BEGIN led_4_.AP
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_3_.D
// Type: Output_reg
BEGIN keyOut_3_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_3_.C
// Type: Output_reg
BEGIN keyOut_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_3_.CE-
// Type: Output_reg
BEGIN keyOut_3_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: SCL.D
// Type: Output_reg
BEGIN SCL.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase2.Q        	1
END

// Signal Name: SCL.C
// Type: Output_reg
BEGIN SCL.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: SCL.CE-
// Type: Output_reg
BEGIN SCL.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	SCL_0.BLIF          	3
END

// Signal Name: SDA.D
// Type: Bidi
BEGIN SDA.D
Fanin Number		20
Pterm Number		39
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_Flag_RW.Q       	21
Fanin Output    	SDA.Q               	39
Fanin Node      	i2c_WrData_0_.Q     	1
Fanin Node      	i2c_WrData_1_.Q     	1
Fanin Node      	i2c_WrData_2_.Q     	1
Fanin Node      	i2c_WrData_3_.Q     	1
Fanin Node      	i2c_WrData_4_.Q     	1
Fanin Node      	i2c_WrData_5_.Q     	1
Fanin Node      	i2c_WrData_6_.Q     	1
Fanin Node      	i2c_WrData_7_.Q     	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: SDA.C
// Type: Bidi
BEGIN SDA.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: SDA.CE
// Type: Bidi
BEGIN SDA.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: SDA.OE
// Type: Bidi
BEGIN SDA.OE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	i2c_Flag_RW.Q       	21
END

// Signal Name: led_3_.D
// Type: Output_reg
BEGIN led_3_.D
Fanin Number		7
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_3_.C
// Type: Output_reg
BEGIN led_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_3_.AP
// Type: Output_reg
BEGIN led_3_.AP
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: led_2_.D
// Type: Output_reg
BEGIN led_2_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_2_.C
// Type: Output_reg
BEGIN led_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_2_.AP
// Type: Output_reg
BEGIN led_2_.AP
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: led_1_.D
// Type: Output_reg
BEGIN led_1_.D
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_1_.C
// Type: Output_reg
BEGIN led_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_1_.AP
// Type: Output_reg
BEGIN led_1_.AP
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: led_0_.D
// Type: Output_reg
BEGIN led_0_.D
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_0_.C
// Type: Output_reg
BEGIN led_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_0_.AP
// Type: Output_reg
BEGIN led_0_.AP
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_2_.D
// Type: Output_reg
BEGIN keyOut_2_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_2_.C
// Type: Output_reg
BEGIN keyOut_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_2_.CE-
// Type: Output_reg
BEGIN keyOut_2_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_1_.D
// Type: Output_reg
BEGIN keyOut_1_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_1_.C
// Type: Output_reg
BEGIN keyOut_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_1_.CE-
// Type: Output_reg
BEGIN keyOut_1_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_0_.D
// Type: Output_reg
BEGIN keyOut_0_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_0_.C
// Type: Output_reg
BEGIN keyOut_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_0_.CE-
// Type: Output_reg
BEGIN keyOut_0_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data1_0_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data1_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_0_.Q	4
END

// Signal Name: keyboard_led_int_Data1_0_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data1_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data1_0_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data1_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data1_0__0.BLIF	4
END

// Signal Name: keyboard_led_int_Data1_0_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data1_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data1_1_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data1_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_1_.Q	2
END

// Signal Name: keyboard_led_int_Data1_1_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data1_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data1_1_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data1_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data1_0__0.BLIF	4
END

// Signal Name: keyboard_led_int_Data1_1_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data1_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data1_2_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data1_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_2_.Q	2
END

// Signal Name: keyboard_led_int_Data1_2_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data1_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data1_2_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data1_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data1_0__0.BLIF	4
END

// Signal Name: keyboard_led_int_Data1_2_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data1_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data1_3_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data1_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_3_.Q	1
END

// Signal Name: keyboard_led_int_Data1_3_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data1_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data1_3_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data1_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data1_0__0.BLIF	4
END

// Signal Name: keyboard_led_int_Data1_3_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data1_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data0_0_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data0_0_.D
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_int_Data1_0_.Q	4
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data0_0_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data0_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data0_0_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data0_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data0_0__0.BLIF	39
END

// Signal Name: keyboard_led_int_Data0_0_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data0_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data0_1_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data0_1_.D
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data0_1_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data0_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data0_1_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data0_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data0_0__0.BLIF	39
END

// Signal Name: keyboard_led_int_Data0_1_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data0_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data0_2_.D
// Type: Node_reg
BEGIN keyboard_led_int_Data0_2_.D
Fanin Number		11
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data0_2_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data0_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data0_2_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data0_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data0_0__0.BLIF	39
END

// Signal Name: keyboard_led_int_Data0_2_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data0_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_Data0_3_.D.X1
// Type: Node_reg
BEGIN keyboard_led_int_Data0_3_.D.X1
Fanin Number		13
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Node      	keyboard_int_Data1_3_.Q	1
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data0_3_.D.X2
// Type: Node_reg
BEGIN keyboard_led_int_Data0_3_.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
END

// Signal Name: keyboard_led_int_Data0_3_.C
// Type: Node_reg
BEGIN keyboard_led_int_Data0_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_led_int_Data0_3_.CE
// Type: Node_reg
BEGIN keyboard_led_int_Data0_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_led_int_Data0_0__0.BLIF	39
END

// Signal Name: keyboard_led_int_Data0_3_.AR
// Type: Node_reg
BEGIN keyboard_led_int_Data0_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: i2c_DataLED_0_.D
// Type: Node_reg
BEGIN i2c_DataLED_0_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_0_.Q	10
Fanin Node      	i2c_RdData_0_.Q     	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED_0_.C
// Type: Node_reg
BEGIN i2c_DataLED_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED_0_.CE
// Type: Node_reg
BEGIN i2c_DataLED_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED_1_.D
// Type: Node_reg
BEGIN i2c_DataLED_1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_1_.Q	10
Fanin Node      	i2c_RdData_1_.Q     	2
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED_1_.C
// Type: Node_reg
BEGIN i2c_DataLED_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED_1_.CE
// Type: Node_reg
BEGIN i2c_DataLED_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED_2_.D
// Type: Node_reg
BEGIN i2c_DataLED_2_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_2_.Q	8
Fanin Node      	i2c_RdData_2_.Q     	2
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED_2_.C
// Type: Node_reg
BEGIN i2c_DataLED_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED_2_.CE
// Type: Node_reg
BEGIN i2c_DataLED_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED_3_.D
// Type: Node_reg
BEGIN i2c_DataLED_3_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_3_.Q	4
Fanin Node      	i2c_RdData_3_.Q     	2
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED_3_.C
// Type: Node_reg
BEGIN i2c_DataLED_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED_3_.CE
// Type: Node_reg
BEGIN i2c_DataLED_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED2_0_.D
// Type: Node_reg
BEGIN i2c_DataLED2_0_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_0_.Q	1
Fanin Node      	i2c_RdData_4_.Q     	2
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED2_0_.C
// Type: Node_reg
BEGIN i2c_DataLED2_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED2_0_.CE
// Type: Node_reg
BEGIN i2c_DataLED2_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED2_1_.D
// Type: Node_reg
BEGIN i2c_DataLED2_1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_1_.Q	1
Fanin Node      	i2c_RdData_5_.Q     	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED2_1_.C
// Type: Node_reg
BEGIN i2c_DataLED2_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED2_1_.CE
// Type: Node_reg
BEGIN i2c_DataLED2_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED2_2_.D
// Type: Node_reg
BEGIN i2c_DataLED2_2_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_2_.Q	1
Fanin Node      	i2c_RdData_6_.Q     	2
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED2_2_.C
// Type: Node_reg
BEGIN i2c_DataLED2_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED2_2_.CE
// Type: Node_reg
BEGIN i2c_DataLED2_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: i2c_DataLED2_3_.D
// Type: Node_reg
BEGIN i2c_DataLED2_3_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_3_.Q	1
Fanin Node      	i2c_RdData_7_.Q     	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
END

// Signal Name: i2c_DataLED2_3_.C
// Type: Node_reg
BEGIN i2c_DataLED2_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_DataLED2_3_.CE
// Type: Node_reg
BEGIN i2c_DataLED2_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_DataLED_0__0.BLIF	2
END

// Signal Name: button6_d1_q_0_.D
// Type: Node_reg
BEGIN button6_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	CMD_WR.BLIF         	0
END

// Signal Name: button6_d1_q_0_.C
// Type: Node_reg
BEGIN button6_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button6_d2_q_0_.D
// Type: Node_reg
BEGIN button6_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button6_d1_q_0_.Q   	1
END

// Signal Name: button6_d2_q_0_.C
// Type: Node_reg
BEGIN button6_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button6_d3_q_0_.D
// Type: Node_reg
BEGIN button6_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button6_d2_q_0_.Q   	1
END

// Signal Name: button6_d3_q_0_.C
// Type: Node_reg
BEGIN button6_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button5_d1_q_0_.D
// Type: Node_reg
BEGIN button5_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	CMD_RD.BLIF         	0
END

// Signal Name: button5_d1_q_0_.C
// Type: Node_reg
BEGIN button5_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button5_d2_q_0_.D
// Type: Node_reg
BEGIN button5_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button5_d1_q_0_.Q   	1
END

// Signal Name: button5_d2_q_0_.C
// Type: Node_reg
BEGIN button5_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button5_d3_q_0_.D
// Type: Node_reg
BEGIN button5_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button5_d2_q_0_.Q   	1
END

// Signal Name: button5_d3_q_0_.C
// Type: Node_reg
BEGIN button5_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button4_d1_q_0_.D
// Type: Node_reg
BEGIN button4_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_3_.BLIF       	0
END

// Signal Name: button4_d1_q_0_.C
// Type: Node_reg
BEGIN button4_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button4_d2_q_0_.D
// Type: Node_reg
BEGIN button4_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
END

// Signal Name: button4_d2_q_0_.C
// Type: Node_reg
BEGIN button4_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button4_d3_q_0_.D
// Type: Node_reg
BEGIN button4_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d2_q_0_.Q   	1
END

// Signal Name: button4_d3_q_0_.C
// Type: Node_reg
BEGIN button4_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button3_d1_q_0_.D
// Type: Node_reg
BEGIN button3_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_2_.BLIF       	0
END

// Signal Name: button3_d1_q_0_.C
// Type: Node_reg
BEGIN button3_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button3_d2_q_0_.D
// Type: Node_reg
BEGIN button3_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
END

// Signal Name: button3_d2_q_0_.C
// Type: Node_reg
BEGIN button3_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button3_d3_q_0_.D
// Type: Node_reg
BEGIN button3_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d2_q_0_.Q   	1
END

// Signal Name: button3_d3_q_0_.C
// Type: Node_reg
BEGIN button3_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d1_q_0_.D
// Type: Node_reg
BEGIN button2_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_1_.BLIF       	0
END

// Signal Name: button2_d1_q_0_.C
// Type: Node_reg
BEGIN button2_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d2_q_0_.D
// Type: Node_reg
BEGIN button2_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
END

// Signal Name: button2_d2_q_0_.C
// Type: Node_reg
BEGIN button2_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d3_q_0_.D
// Type: Node_reg
BEGIN button2_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d2_q_0_.Q   	1
END

// Signal Name: button2_d3_q_0_.C
// Type: Node_reg
BEGIN button2_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d1_q_0_.D
// Type: Node_reg
BEGIN button1_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_0_.BLIF       	0
END

// Signal Name: button1_d1_q_0_.C
// Type: Node_reg
BEGIN button1_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d2_q_0_.D
// Type: Node_reg
BEGIN button1_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
END

// Signal Name: button1_d2_q_0_.C
// Type: Node_reg
BEGIN button1_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d3_q_0_.D
// Type: Node_reg
BEGIN button1_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d2_q_0_.Q   	1
END

// Signal Name: button1_d3_q_0_.C
// Type: Node_reg
BEGIN button1_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d1_q_0_.D
// Type: Node_reg
BEGIN button0_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: button0_d1_q_0_.C
// Type: Node_reg
BEGIN button0_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d2_q_0_.D
// Type: Node_reg
BEGIN button0_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
END

// Signal Name: button0_d2_q_0_.C
// Type: Node_reg
BEGIN button0_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d3_q_0_.D
// Type: Node_reg
BEGIN button0_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d2_q_0_.Q   	1
END

// Signal Name: button0_d3_q_0_.C
// Type: Node_reg
BEGIN button0_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: dynamicshow_counter4_q_1_.D
// Type: Node_reg
BEGIN dynamicshow_counter4_q_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
END

// Signal Name: dynamicshow_counter4_q_1_.C
// Type: Node_reg
BEGIN dynamicshow_counter4_q_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: dynamicshow_counter4_q_2_.D
// Type: Node_reg
BEGIN dynamicshow_counter4_q_2_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: dynamicshow_counter4_q_2_.C
// Type: Node_reg
BEGIN dynamicshow_counter4_q_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: i2c_phase1.D
// Type: Node_reg
BEGIN i2c_phase1.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_3_.Q    	4
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_phase1.C
// Type: Node_reg
BEGIN i2c_phase1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_phase1.AR
// Type: Node_reg
BEGIN i2c_phase1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_phase3.D
// Type: Node_reg
BEGIN i2c_phase3.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_3_.Q    	4
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_phase3.C
// Type: Node_reg
BEGIN i2c_phase3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_phase3.AR
// Type: Node_reg
BEGIN i2c_phase3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_phase0.D
// Type: Node_reg
BEGIN i2c_phase0.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_3_.Q    	4
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_phase0.C
// Type: Node_reg
BEGIN i2c_phase0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_phase0.AR
// Type: Node_reg
BEGIN i2c_phase0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_phase2.D
// Type: Node_reg
BEGIN i2c_phase2.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_3_.Q    	4
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_phase2.C
// Type: Node_reg
BEGIN i2c_phase2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_phase2.AR
// Type: Node_reg
BEGIN i2c_phase2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_clk_div_2_.D
// Type: Node_reg
BEGIN i2c_clk_div_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_clk_div_2_.C
// Type: Node_reg
BEGIN i2c_clk_div_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_clk_div_2_.AR
// Type: Node_reg
BEGIN i2c_clk_div_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_clk_div_3_.D
// Type: Node_reg
BEGIN i2c_clk_div_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_2_.Q    	3
Fanin Node      	i2c_clk_div_3_.Q    	4
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_clk_div_3_.C
// Type: Node_reg
BEGIN i2c_clk_div_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_clk_div_3_.AR
// Type: Node_reg
BEGIN i2c_clk_div_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_RdData_0_.D
// Type: Node_reg
BEGIN i2c_RdData_0_.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_0_.Q     	4
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_0_.C
// Type: Node_reg
BEGIN i2c_RdData_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_0_.CE
// Type: Node_reg
BEGIN i2c_RdData_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_1_.D.X1
// Type: Node_reg
BEGIN i2c_RdData_1_.D.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_1_.Q     	2
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_1_.D.X2
// Type: Node_reg
BEGIN i2c_RdData_1_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_RdData_1_.Q     	2
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_1_.C
// Type: Node_reg
BEGIN i2c_RdData_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_1_.CE
// Type: Node_reg
BEGIN i2c_RdData_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_2_.D.X1
// Type: Node_reg
BEGIN i2c_RdData_2_.D.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_2_.Q     	2
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_2_.D.X2
// Type: Node_reg
BEGIN i2c_RdData_2_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_RdData_2_.Q     	2
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_2_.C
// Type: Node_reg
BEGIN i2c_RdData_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_2_.CE
// Type: Node_reg
BEGIN i2c_RdData_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_3_.D.X1
// Type: Node_reg
BEGIN i2c_RdData_3_.D.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_3_.Q     	2
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_3_.D.X2
// Type: Node_reg
BEGIN i2c_RdData_3_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_RdData_3_.Q     	2
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_3_.C
// Type: Node_reg
BEGIN i2c_RdData_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_3_.CE
// Type: Node_reg
BEGIN i2c_RdData_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_4_.D.X1
// Type: Node_reg
BEGIN i2c_RdData_4_.D.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_4_.Q     	2
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_4_.D.X2
// Type: Node_reg
BEGIN i2c_RdData_4_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_RdData_4_.Q     	2
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_4_.C
// Type: Node_reg
BEGIN i2c_RdData_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_4_.CE
// Type: Node_reg
BEGIN i2c_RdData_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_5_.D
// Type: Node_reg
BEGIN i2c_RdData_5_.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_5_.Q     	4
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_5_.C
// Type: Node_reg
BEGIN i2c_RdData_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_5_.CE
// Type: Node_reg
BEGIN i2c_RdData_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_6_.D.X1
// Type: Node_reg
BEGIN i2c_RdData_6_.D.X1
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_6_.Q     	2
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_6_.D.X2
// Type: Node_reg
BEGIN i2c_RdData_6_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_RdData_6_.Q     	2
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_6_.C
// Type: Node_reg
BEGIN i2c_RdData_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_6_.CE
// Type: Node_reg
BEGIN i2c_RdData_6_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_RdData_7_.D
// Type: Node_reg
BEGIN i2c_RdData_7_.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_RdData_7_.Q     	4
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_RdData_7_.C
// Type: Node_reg
BEGIN i2c_RdData_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_RdData_7_.CE
// Type: Node_reg
BEGIN i2c_RdData_7_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_RdData_0__0.BLIF	4
END

// Signal Name: i2c_sda_tem.D
// Type: Node_reg
BEGIN i2c_sda_tem.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	SDA.PIN             	39
END

// Signal Name: i2c_sda_tem.C
// Type: Node_reg
BEGIN i2c_sda_tem.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_sda_tem.CE
// Type: Node_reg
BEGIN i2c_sda_tem.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	i2c_sda_tem_0.BLIF  	6
END

// Signal Name: i2c_Flag_RW.D
// Type: Node_reg
BEGIN i2c_Flag_RW.D
Fanin Number		11
Pterm Number		21
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_Flag_RW.Q       	21
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_Flag_RW.C
// Type: Node_reg
BEGIN i2c_Flag_RW.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_Flag_RW.CE
// Type: Node_reg
BEGIN i2c_Flag_RW.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_clk_div_0_.D
// Type: Node_reg
BEGIN i2c_clk_div_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_0_.Q    	1
END

// Signal Name: i2c_clk_div_0_.C
// Type: Node_reg
BEGIN i2c_clk_div_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_clk_div_0_.AR
// Type: Node_reg
BEGIN i2c_clk_div_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_clk_div_1_.D
// Type: Node_reg
BEGIN i2c_clk_div_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_clk_div_0_.Q    	1
Fanin Node      	i2c_clk_div_1_.Q    	2
END

// Signal Name: i2c_clk_div_1_.C
// Type: Node_reg
BEGIN i2c_clk_div_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_clk_div_1_.AR
// Type: Node_reg
BEGIN i2c_clk_div_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_WrData_0_.D
// Type: Node_reg
BEGIN i2c_WrData_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_0_.Q	10
END

// Signal Name: i2c_WrData_0_.C
// Type: Node_reg
BEGIN i2c_WrData_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_0_.CE
// Type: Node_reg
BEGIN i2c_WrData_0_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_1_.D
// Type: Node_reg
BEGIN i2c_WrData_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_1_.Q	10
END

// Signal Name: i2c_WrData_1_.C
// Type: Node_reg
BEGIN i2c_WrData_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_1_.CE
// Type: Node_reg
BEGIN i2c_WrData_1_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_2_.D
// Type: Node_reg
BEGIN i2c_WrData_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_2_.Q	8
END

// Signal Name: i2c_WrData_2_.C
// Type: Node_reg
BEGIN i2c_WrData_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_2_.CE
// Type: Node_reg
BEGIN i2c_WrData_2_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_3_.D
// Type: Node_reg
BEGIN i2c_WrData_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data0_3_.Q	4
END

// Signal Name: i2c_WrData_3_.C
// Type: Node_reg
BEGIN i2c_WrData_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_3_.CE
// Type: Node_reg
BEGIN i2c_WrData_3_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_4_.D
// Type: Node_reg
BEGIN i2c_WrData_4_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_0_.Q	1
END

// Signal Name: i2c_WrData_4_.C
// Type: Node_reg
BEGIN i2c_WrData_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_4_.CE
// Type: Node_reg
BEGIN i2c_WrData_4_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_5_.D
// Type: Node_reg
BEGIN i2c_WrData_5_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_1_.Q	1
END

// Signal Name: i2c_WrData_5_.C
// Type: Node_reg
BEGIN i2c_WrData_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_5_.CE
// Type: Node_reg
BEGIN i2c_WrData_5_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_6_.D
// Type: Node_reg
BEGIN i2c_WrData_6_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_2_.Q	1
END

// Signal Name: i2c_WrData_6_.C
// Type: Node_reg
BEGIN i2c_WrData_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_6_.CE
// Type: Node_reg
BEGIN i2c_WrData_6_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_WrData_7_.D
// Type: Node_reg
BEGIN i2c_WrData_7_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_led_int_Data1_3_.Q	1
END

// Signal Name: i2c_WrData_7_.C
// Type: Node_reg
BEGIN i2c_WrData_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_WrData_7_.CE
// Type: Node_reg
BEGIN i2c_WrData_7_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: dynamicshow_out_2__n
// Type: Node
BEGIN dynamicshow_out_2__n
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_led_int_Data1_2_.Q	1
Fanin Node      	keyboard_led_int_Data0_2_.Q	8
Fanin Node      	i2c_DataLED_2_.Q    	2
Fanin Node      	i2c_DataLED2_2_.Q   	2
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: dynamicshow_out_1__n
// Type: Node
BEGIN dynamicshow_out_1__n
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_led_int_Data1_1_.Q	1
Fanin Node      	keyboard_led_int_Data0_1_.Q	10
Fanin Node      	i2c_DataLED_1_.Q    	2
Fanin Node      	i2c_DataLED2_1_.Q   	2
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: dynamicshow_out_0__n
// Type: Node
BEGIN dynamicshow_out_0__n
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_led_int_Data1_0_.Q	1
Fanin Node      	keyboard_led_int_Data0_0_.Q	10
Fanin Node      	i2c_DataLED_0_.Q    	2
Fanin Node      	i2c_DataLED2_0_.Q   	2
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: i2c_bit_state_0_.D
// Type: Node_reg
BEGIN i2c_bit_state_0_.D
Fanin Number		10
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_Flag_RW.Q       	21
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_0_.C
// Type: Node_reg
BEGIN i2c_bit_state_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_0_.CE
// Type: Node_reg
BEGIN i2c_bit_state_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_bit_state_1_.D
// Type: Node_reg
BEGIN i2c_bit_state_1_.D
Fanin Number		9
Pterm Number		11
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_1_.C
// Type: Node_reg
BEGIN i2c_bit_state_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_1_.CE
// Type: Node_reg
BEGIN i2c_bit_state_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_bit_state_2_.D
// Type: Node_reg
BEGIN i2c_bit_state_2_.D
Fanin Number		10
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_Flag_RW.Q       	21
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_2_.C
// Type: Node_reg
BEGIN i2c_bit_state_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_2_.CE
// Type: Node_reg
BEGIN i2c_bit_state_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_bit_state_3_.T
// Type: Node_reg
BEGIN i2c_bit_state_3_.T
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_3_.C
// Type: Node_reg
BEGIN i2c_bit_state_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_3_.CE
// Type: Node_reg
BEGIN i2c_bit_state_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_bit_state_4_.D.X1
// Type: Node_reg
BEGIN i2c_bit_state_4_.D.X1
Fanin Number		9
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_4_.D.X2
// Type: Node_reg
BEGIN i2c_bit_state_4_.D.X2
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_4_.C
// Type: Node_reg
BEGIN i2c_bit_state_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_4_.CE
// Type: Node_reg
BEGIN i2c_bit_state_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_bit_state_5_.D
// Type: Node_reg
BEGIN i2c_bit_state_5_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_bit_state_5_.C
// Type: Node_reg
BEGIN i2c_bit_state_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_bit_state_5_.CE
// Type: Node_reg
BEGIN i2c_bit_state_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_eeprom_state_0_.T
// Type: Node_reg
BEGIN i2c_eeprom_state_0_.T
Fanin Number		14
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button6_d1_q_0_.Q   	1
Fanin Node      	button6_d2_q_0_.Q   	1
Fanin Node      	button6_d3_q_0_.Q   	1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_sda_tem.Q       	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_eeprom_state_0_.C
// Type: Node_reg
BEGIN i2c_eeprom_state_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_eeprom_state_0_.AR
// Type: Node_reg
BEGIN i2c_eeprom_state_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: i2c_eeprom_state_1_.D
// Type: Node_reg
BEGIN i2c_eeprom_state_1_.D
Fanin Number		17
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button6_d1_q_0_.Q   	1
Fanin Node      	button6_d2_q_0_.Q   	1
Fanin Node      	button6_d3_q_0_.Q   	1
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
Fanin Node      	i2c_phase1.Q        	1
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_sda_tem.Q       	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_eeprom_state_1_.C
// Type: Node_reg
BEGIN i2c_eeprom_state_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: i2c_eeprom_state_1_.AR
// Type: Node_reg
BEGIN i2c_eeprom_state_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dynamicshow_out_3__n
// Type: Node
BEGIN dynamicshow_out_3__n
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_led_int_Data1_3_.Q	1
Fanin Node      	keyboard_led_int_Data0_3_.Q	4
Fanin Node      	i2c_DataLED_3_.Q    	2
Fanin Node      	i2c_DataLED2_3_.Q   	2
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: keyboard_combvalue_4_.D
// Type: Node_reg
BEGIN keyboard_combvalue_4_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_4_.C
// Type: Node_reg
BEGIN keyboard_combvalue_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_4_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_4_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_5_.D
// Type: Node_reg
BEGIN keyboard_combvalue_5_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_5_.C
// Type: Node_reg
BEGIN keyboard_combvalue_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_5_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_5_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_6_.D
// Type: Node_reg
BEGIN keyboard_combvalue_6_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_6_.C
// Type: Node_reg
BEGIN keyboard_combvalue_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_6_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_6_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_7_.D
// Type: Node_reg
BEGIN keyboard_combvalue_7_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_7_.C
// Type: Node_reg
BEGIN keyboard_combvalue_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_7_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_7_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_4_.T.X1
// Type: Node_reg
BEGIN keyboard_timecnt_4_.T.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
END

// Signal Name: keyboard_timecnt_4_.T.X2
// Type: Node_reg
BEGIN keyboard_timecnt_4_.T.X2
Fanin Number		16
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_4_.C
// Type: Node_reg
BEGIN keyboard_timecnt_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_4_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_4_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_6_.T
// Type: Node_reg
BEGIN keyboard_timecnt_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
END

// Signal Name: keyboard_timecnt_6_.C
// Type: Node_reg
BEGIN keyboard_timecnt_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_6_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_6_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_7_.T
// Type: Node_reg
BEGIN keyboard_timecnt_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
END

// Signal Name: keyboard_timecnt_7_.C
// Type: Node_reg
BEGIN keyboard_timecnt_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_7_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_7_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_9_.T
// Type: Node_reg
BEGIN keyboard_timecnt_9_.T
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
END

// Signal Name: keyboard_timecnt_9_.C
// Type: Node_reg
BEGIN keyboard_timecnt_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_9_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_9_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_15_.T
// Type: Node_reg
BEGIN keyboard_timecnt_15_.T
Fanin Number		15
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_15_.C
// Type: Node_reg
BEGIN keyboard_timecnt_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_15_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_15_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_11_.T
// Type: Node_reg
BEGIN keyboard_timecnt_11_.T
Fanin Number		11
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
END

// Signal Name: keyboard_timecnt_11_.C
// Type: Node_reg
BEGIN keyboard_timecnt_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_11_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_11_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_time1Oms.T
// Type: Node_reg
BEGIN keyboard_time1Oms.T
Fanin Number		19
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_time1Oms.C
// Type: Node_reg
BEGIN keyboard_time1Oms.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_int_Data0_3_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_3_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_3_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_3__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_3_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data1_0_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data1_0_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_0_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_0_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data1_1_.D.X1
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.D.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_1_.D.X2
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_1_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_1_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_1_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data1_2_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_2_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_2_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_2_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data1_3_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_3_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_3_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_3_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data0_0_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data0_0_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_0_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_3__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_0_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data0_1_.D.X1
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.D.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_1_.D.X2
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_1_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_1_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_3__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_1_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_int_Data0_2_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_2_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_2_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_3__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_2_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_0_.D
// Type: Node_reg
BEGIN keyboard_combvalue_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_0_.Q         	1
END

// Signal Name: keyboard_combvalue_0_.C
// Type: Node_reg
BEGIN keyboard_combvalue_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_0_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_1_.D
// Type: Node_reg
BEGIN keyboard_combvalue_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_1_.Q         	1
END

// Signal Name: keyboard_combvalue_1_.C
// Type: Node_reg
BEGIN keyboard_combvalue_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_1_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_2_.D
// Type: Node_reg
BEGIN keyboard_combvalue_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_combvalue_2_.C
// Type: Node_reg
BEGIN keyboard_combvalue_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_2_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_3_.D
// Type: Node_reg
BEGIN keyboard_combvalue_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_combvalue_3_.C
// Type: Node_reg
BEGIN keyboard_combvalue_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_3_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_0_.D
// Type: Node_reg
BEGIN keyboard_timecnt_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_0_.C
// Type: Node_reg
BEGIN keyboard_timecnt_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_0_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_1_.D
// Type: Node_reg
BEGIN keyboard_timecnt_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
END

// Signal Name: keyboard_timecnt_1_.C
// Type: Node_reg
BEGIN keyboard_timecnt_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_1_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_2_.D
// Type: Node_reg
BEGIN keyboard_timecnt_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
END

// Signal Name: keyboard_timecnt_2_.C
// Type: Node_reg
BEGIN keyboard_timecnt_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_2_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_2_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_3_.D
// Type: Node_reg
BEGIN keyboard_timecnt_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
END

// Signal Name: keyboard_timecnt_3_.C
// Type: Node_reg
BEGIN keyboard_timecnt_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_3_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_3_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_5_.T
// Type: Node_reg
BEGIN keyboard_timecnt_5_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_5_.C
// Type: Node_reg
BEGIN keyboard_timecnt_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_5_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_5_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_8_.T
// Type: Node_reg
BEGIN keyboard_timecnt_8_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_8_.C
// Type: Node_reg
BEGIN keyboard_timecnt_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_8_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_8_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_10_.T
// Type: Node_reg
BEGIN keyboard_timecnt_10_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_10_.C
// Type: Node_reg
BEGIN keyboard_timecnt_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_10_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_10_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_12_.T
// Type: Node_reg
BEGIN keyboard_timecnt_12_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_12_.C
// Type: Node_reg
BEGIN keyboard_timecnt_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_12_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_12_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_13_.T
// Type: Node_reg
BEGIN keyboard_timecnt_13_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_13_.C
// Type: Node_reg
BEGIN keyboard_timecnt_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_13_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_13_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_timecnt_14_.T
// Type: Node_reg
BEGIN keyboard_timecnt_14_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
END

// Signal Name: keyboard_timecnt_14_.C
// Type: Node_reg
BEGIN keyboard_timecnt_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_14_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_14_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_flag_Data_0_.T
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.T
Fanin Number		17
Pterm Number		33
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_flag_Data_0_.Q	33
END

// Signal Name: keyboard_flag_Data_0_.C
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_flag_Data_0_.AR
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_scanvalue_0_.D
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
END

// Signal Name: keyboard_scanvalue_0_.C
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_scanvalue_0_.AR
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_scanvalue_1_.D
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyboard_scanvalue_1_.C
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_scanvalue_1_.AR
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_flag_Data_1_.T
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.T
Fanin Number		16
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_flag_Data_0_.Q	33
END

// Signal Name: keyboard_flag_Data_1_.C
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_flag_Data_1_.AR
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.AR
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: SCL_0
// Type: Node
BEGIN SCL_0
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_phase0.Q        	1
Fanin Node      	i2c_phase2.Q        	1
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: keyboard_led_int_Data1_0__0.X1
// Type: Node
BEGIN keyboard_led_int_Data1_0__0.X1
Fanin Number		20
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_int_Data0_3_.Q	1
Fanin Node      	keyboard_int_Data0_1_.Q	2
Fanin Node      	keyboard_int_Data0_2_.Q	2
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data1_0__0.X2
// Type: Node
BEGIN keyboard_led_int_Data1_0__0.X2
Fanin Number		20
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_int_Data0_3_.Q	1
Fanin Node      	keyboard_int_Data0_1_.Q	2
Fanin Node      	keyboard_int_Data0_2_.Q	2
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_led_int_Data0_0__0
// Type: Node
BEGIN keyboard_led_int_Data0_0__0
Fanin Number		21
Pterm Number		39
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_int_Data1_3_.Q	1
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: i2c_DataLED_0__0
// Type: Node
BEGIN i2c_DataLED_0__0
Fanin Number		10
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_phase3.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_RdData_0__0
// Type: Node
BEGIN i2c_RdData_0__0
Fanin Number		9
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: i2c_sda_tem_0
// Type: Node
BEGIN i2c_sda_tem_0
Fanin Number		10
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	i2c_phase0.Q        	1
Fanin Node      	i2c_bit_state_0_.Q  	15
Fanin Node      	i2c_bit_state_1_.Q  	11
Fanin Node      	i2c_bit_state_2_.Q  	9
Fanin Node      	i2c_bit_state_3_.Q  	4
Fanin Node      	i2c_bit_state_4_.Q  	6
Fanin Node      	i2c_bit_state_5_.Q  	4
Fanin Node      	i2c_eeprom_state_0_.Q	10
Fanin Node      	i2c_eeprom_state_1_.Q	12
END

// Signal Name: keyboard_int_Data0_3__0
// Type: Node
BEGIN keyboard_int_Data0_3__0
Fanin Number		18
Pterm Number		30
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Signal Name: keyboard_int_Data1_0__0
// Type: Node
BEGIN keyboard_int_Data1_0__0
Fanin Number		18
Pterm Number		30
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
END

// Design 'lab11' used clock signal list:
CLOCK	clkh
CLOCK	clkl

