{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@223:233@HdlStmAssign", "  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n  // assign  tdd_enable = tdd_enable_s;\n\n  assign tdd_sync_t = tdd_terminal_type_s;\n\n  // catch generated sync signal\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_slave_synced <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[228, "  assign tdd_sync_t = tdd_terminal_type_s;\n"]], "Add": []}}