
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 2983.39

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[12]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.60    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _310_/A (INVx1_ASAP7_75t_R)
    49   51.55  328.48  130.60 1130.61 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                328.48    0.08 1130.69 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1130.69   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          4.03    4.03   library removal time
                                  4.03   data required time
-----------------------------------------------------------------------------
                                  4.03   data required time
                               -1130.69   data arrival time
-----------------------------------------------------------------------------
                               1126.66   slack (MET)


Startpoint: stage_vtype.internal_data[15]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vtype.internal_data[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.57   12.07   34.68   34.68 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _012_ (net)
                 12.07    0.01   34.68 ^ _317_/A (INVx1_ASAP7_75t_R)
     2    0.60    6.31    5.88   40.56 v _317_/Y (INVx1_ASAP7_75t_R)
                                         vtype_exe[6] (net)
                  6.31    0.01   40.56 v _227_/C (AND3x1_ASAP7_75t_R)
     1    0.56    5.69   12.78   53.34 v _227_/Y (AND3x1_ASAP7_75t_R)
                                         _152_ (net)
                  5.69    0.01   53.35 v _228_/B (AO21x1_ASAP7_75t_R)
     1    0.59    5.90   12.21   65.55 v _228_/Y (AO21x1_ASAP7_75t_R)
                                         _086_ (net)
                  5.90    0.00   65.56 v stage_vtype.internal_data[15]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 65.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.31    9.31   library hold time
                                  9.31   data required time
-----------------------------------------------------------------------------
                                  9.31   data required time
                                -65.56   data arrival time
-----------------------------------------------------------------------------
                                 56.25   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.78    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.03    0.01 1000.01 v _310_/A (INVx1_ASAP7_75t_R)
    49   63.97  407.27  161.53 1161.54 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                409.42   16.96 1178.50 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1178.50   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -41.99 4958.01   library recovery time
                               4958.01   data required time
-----------------------------------------------------------------------------
                               4958.01   data required time
                               -1178.50   data arrival time
-----------------------------------------------------------------------------
                               3779.51   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     5    2.74    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.37    0.12 1000.12 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    0.53    7.17   16.47 1016.59 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  7.18    0.03 1016.61 v csr_wr_data_vxrm_exe[1] (out)
                               1016.61   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1016.61   data arrival time
-----------------------------------------------------------------------------
                               2983.39   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.78    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.03    0.01 1000.01 v _310_/A (INVx1_ASAP7_75t_R)
    49   63.97  407.27  161.53 1161.54 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                409.42   16.96 1178.50 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1178.50   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -41.99 4958.01   library recovery time
                               4958.01   data required time
-----------------------------------------------------------------------------
                               4958.01   data required time
                               -1178.50   data arrival time
-----------------------------------------------------------------------------
                               3779.51   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     5    2.74    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.37    0.12 1000.12 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    0.53    7.17   16.47 1016.59 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  7.18    0.03 1016.61 v csr_wr_data_vxrm_exe[1] (out)
                               1016.61   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1016.61   data arrival time
-----------------------------------------------------------------------------
                               2983.39   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-05   5.64e-07   4.84e-09   1.26e-05  73.6%
Combinational          2.39e-06   2.11e-06   1.13e-08   4.51e-06  26.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-05   2.67e-06   1.61e-08   1.71e-05 100.0%
                          84.3%      15.6%       0.1%
