# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.ip_user_files/bd/question/sim/question.vhd" \
"../../../../lab4.srcs/sources_1/imports/hdl/question_wrapper.vhd" \
"../../../../lab4.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
