Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6b004796973c431f984dcf3cd006379f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port d [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:76]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port q [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port d [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port q [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port d [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:86]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port q [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 7 for port addra [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/signext.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divdec
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.jalsel
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem_2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
