{
  "Top": "estimate_FR_2",
  "RtlTop": "estimate_FR_2",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface estimate_FR ",
      "set_directive_interface estimate_FR ",
      "set_directive_interface estimate_FR ",
      "set_directive_interface estimate_FR ",
      "set_directive_interface estimate_FR_2 ",
      "set_directive_interface estimate_FR_2 ",
      "set_directive_interface estimate_FR_2 "
    ],
    "DirectiveInfo": [
      "interface estimate_FR {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}",
      "interface estimate_FR {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredinputs}} {}",
      "interface estimate_FR {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredcounts}} {}",
      "interface estimate_FR {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredoutputs}} {}",
      "interface estimate_FR_2 {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredinputs}} {}",
      "interface estimate_FR_2 {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredcounts}} {}",
      "interface estimate_FR_2 {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredoutputs}} {}"
    ]
  },
  "Args": {
    "inputs": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["96"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "inputs"
      }
    },
    "counts": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["24"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "counts"
      }
    },
    "outputs": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["24"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "outputs"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "555",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "estimate_FR_2",
    "Version": "1.0",
    "DisplayName": "Estimate_fr_2",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/XilinxDocs\/MSc_project-main\/Vivado_hls\/Compiled_Code\/BIN_MUL_FIX_v3.cpp"],
    "Vhdl": [
      "impl\/vhdl\/estimate_FR_2_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/estimate_FR_2_cnt_V.vhd",
      "impl\/vhdl\/estimate_FR_2_FR_V.vhd",
      "impl\/vhdl\/estimate_FR_2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/estimate_FR_2_AXILiteS_s_axi.v",
      "impl\/verilog\/estimate_FR_2_cnt_V.v",
      "impl\/verilog\/estimate_FR_2_FR_V.v",
      "impl\/verilog\/estimate_FR_2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/data\/estimate_FR_2.mdd",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/data\/estimate_FR_2.tcl",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/xestimate_fr_2.c",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/xestimate_fr_2.h",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/xestimate_fr_2_hw.h",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/xestimate_fr_2_linux.c",
      "impl\/misc\/drivers\/estimate_FR_2_v1_0\/src\/xestimate_fr_2_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/e2\/Documents\/BIN\/solution1\/.autopilot\/db\/estimate_FR_2.design.xml",
    "DebugDir": "\/home\/e2\/Documents\/BIN\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/e2\/Documents\/BIN\/solution1\/.debug\/estimate_FR.protoinst",
      "\/home\/e2\/Documents\/BIN\/solution1\/.debug\/estimate_FR_2.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "11",
      "registers": [],
      "memories": {
        "inputs": {
          "offset": "512",
          "range": "512"
        },
        "counts": {
          "offset": "1024",
          "range": "128"
        },
        "outputs": {
          "offset": "1152",
          "range": "128"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "11"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "11"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "11",
        "AWADDR": "11",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "estimate_FR_2"},
    "Info": {"estimate_FR_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"estimate_FR_2": {
        "Latency": {
          "LatencyBest": "555",
          "LatencyAvg": "675",
          "LatencyWorst": "675",
          "PipelineIIMin": "556",
          "PipelineIIMax": "676",
          "PipelineII": "556 ~ 676",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.435"
        },
        "Loops": [
          {
            "Name": "Unpack_count",
            "TripCount": "24",
            "Latency": "72",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "FR_estimation",
            "TripCount": "96",
            "LatencyMin": "384",
            "LatencyMax": "480",
            "Latency": "384 ~ 480",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "5",
            "PipelineDepth": "4 ~ 5"
          },
          {
            "Name": "Pack_outputs",
            "TripCount": "24",
            "LatencyMin": "96",
            "LatencyMax": "120",
            "Latency": "96 ~ 120",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "5",
            "PipelineDepth": "4 ~ 5"
          }
        ],
        "Area": {
          "BRAM_18K": "7",
          "FF": "429",
          "LUT": "699",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "estimate_FR_2",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-18 15:22:01 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
