
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035868                       # Number of seconds simulated
sim_ticks                                 35868395529                       # Number of ticks simulated
final_tick                               562834758714                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58590                       # Simulator instruction rate (inst/s)
host_op_rate                                    73928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 955187                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889004                       # Number of bytes of host memory used
host_seconds                                 37551.17                       # Real time elapsed on the host
sim_insts                                  2200123370                       # Number of instructions simulated
sim_ops                                    2776086174                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2261760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       823936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3089152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       972032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            972032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17670                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6437                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24134                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7594                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7594                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63057184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22971086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86124622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42823                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27099958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27099958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27099958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63057184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22971086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113224579                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86015338                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31081229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25260690                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121193                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13051648                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129292                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279861                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89890                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31199556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172417817                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31081229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15409153                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389001                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6292614                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279039                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84629571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.516816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46713017     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331248      3.94%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685052      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549580      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770513      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281672      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652375      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926599      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18719515     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84629571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361345                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004501                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32636093                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6103354                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36465561                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245697                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9178864                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309354                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42339                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206139198                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9178864                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35022939                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1363247                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1218849                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34267494                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3578176                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198880622                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31000                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483013                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          917                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278461418                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928477698                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928477698                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107765869                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40366                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22559                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9808902                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18538052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9444083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147878                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3138056                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188057408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149393848                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289327                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64953289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198434143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5748                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84629571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29263657     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18241879     21.55%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11993941     14.17%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8844762     10.45%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7606900      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3947485      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374818      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633164      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722965      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84629571                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874829     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178121     14.48%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177062     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124480081     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126624      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14835102      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7935507      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149393848                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736828                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230016                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384936608                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253050133                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145583484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150623864                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560917                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7304084                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2418307                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9178864                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         545471                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80721                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188096224                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18538052                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9444083                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22282                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          620                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461421                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147014689                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915637                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21643980                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20740113                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728343                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709168                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145680504                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145583484                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94874498                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267887970                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692529                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65287539                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75450707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627678                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29225812     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20952411     27.77%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526880     11.30%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4789927      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3922970      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593905      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1894250      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949838      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3594714      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75450707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3594714                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259952967                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385378718                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1385767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860153                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860153                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162583                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162583                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661373059                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201236310                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190202665                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86015338                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31800153                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25923446                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2122541                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13482713                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12432900                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3429533                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94322                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31816412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174667543                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31800153                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15862433                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38802385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11279620                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5302460                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15706545                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1029914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85052155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46249770     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2568793      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4798000      5.64%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4781735      5.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2966305      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2362199      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1476453      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1388532      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18460368     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85052155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369703                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030656                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33174048                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5243441                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37275410                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228598                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9130654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5382065                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209560032                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9130654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35580407                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1002692                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       949889                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35051406                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337103                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202076161                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1386743                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1021661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283747477                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942736740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942736740                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175534704                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108212711                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36029                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17284                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9291858                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18693318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9546122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120361                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3218024                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190513615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151795047                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64398091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196924230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85052155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29024298     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18534973     21.79%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12217516     14.36%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8019843      9.43%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8462219      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4077355      4.79%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3231482      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       734782      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749687      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85052155                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         947096     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179297     13.74%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178927     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126960611     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038987      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17284      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14690441      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8087724      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151795047                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764744                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1305320                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390247559                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254946614                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148315097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153100367                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472691                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7250114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2096                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2296839                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9130654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516259                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90640                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190548183                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18693318                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9546122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17284                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1329095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2506372                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149781078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14015320                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2013968                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21909972                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21238669                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7894652                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741330                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148361656                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148315097                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94527614                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271266019                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724287                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348468                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102230707                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125876323                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64672271                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2148225                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75921501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657980                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28678166     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21329560     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8865212     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4419854      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4403474      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1779885      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1781189      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956966      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3707195      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75921501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102230707                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125876323                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18692483                       # Number of memory references committed
system.switch_cpus1.commit.loads             11443200                       # Number of loads committed
system.switch_cpus1.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18168829                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113405075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2596282                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3707195                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262762900                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390233751                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 963183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102230707                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125876323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102230707                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841385                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841385                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672843813                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206025239                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192518263                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34568                       # number of misc regfile writes
system.l2.replacements                          24136                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1046561                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40520                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.828258                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           253.523370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.280320                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4340.119467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.186989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2394.745524                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4982.378936                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4395.765394                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.264900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.146164                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.304100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.268296                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        54886                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33170                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   88056                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29711                       # number of Writeback hits
system.l2.Writeback_hits::total                 29711                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        54886                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33170                       # number of demand (read+write) hits
system.l2.demand_hits::total                    88056                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        54886                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33170                       # number of overall hits
system.l2.overall_hits::total                   88056                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17670                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6437                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24134                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17670                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6437                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24134                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17670                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6437                       # number of overall misses
system.l2.overall_misses::total                 24134                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       578662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    905610270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       529728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    357856174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1264574834                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       578662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    905610270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       529728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    357856174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1264574834                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       578662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    905610270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       529728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    357856174                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1264574834                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112190                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29711                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29711                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112190                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112190                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.243536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.162522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215117                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.243536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.162522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215117                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.243536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.162522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215117                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51251.288625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55593.626534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52398.062236                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51251.288625                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55593.626534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52398.062236                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51251.288625                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55593.626534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52398.062236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7594                       # number of writebacks
system.l2.writebacks::total                      7594                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17670                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6437                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24134                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24134                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       509580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    803309206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       442955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    320688580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1124950321                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       509580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    803309206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       442955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    320688580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1124950321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       509580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    803309206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       442955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    320688580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1124950321                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.243536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.162522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215117                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.243536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.162522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215117                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.243536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.162522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215117                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45461.754726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49819.571229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46612.675934                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45461.754726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49819.571229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46612.675934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45461.754726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49819.571229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46612.675934                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997533                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286642                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2051084.125253                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997533                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019227                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279025                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279025                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279025                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279025                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279025                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.cpu0.icache.overall_misses::total           14                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       729062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       729062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       729062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       729062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       729062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       729062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279039                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52075.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52075.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52075.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593332                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593332                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593332                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593332                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49444.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72556                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563658                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72812                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.861259                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514943                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485057                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21882                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564758                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564758                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153679                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153679                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153679                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4902646594                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4902646594                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4902646594                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4902646594                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4902646594                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4902646594                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718437                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718437                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718437                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718437                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014328                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31901.864236                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31901.864236                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31901.864236                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31901.864236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31901.864236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31901.864236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19475                       # number of writebacks
system.cpu0.dcache.writebacks::total            19475                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81123                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81123                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81123                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72556                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1368262593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1368262593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1368262593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1368262593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1368262593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1368262593                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18858.021294                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18858.021294                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18858.021294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18858.021294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18858.021294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18858.021294                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997292                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013606836                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184497.491379                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997292                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15706527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15706527                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15706527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15706527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15706527                       # number of overall hits
system.cpu1.icache.overall_hits::total       15706527                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       719967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       719967                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       719967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       719967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       719967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       719967                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15706545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15706545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15706545                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15706545                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15706545                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15706545                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39998.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39998.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39998.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       545398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       545398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       545398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       545398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       545398                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       545398                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36359.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39607                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169274270                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39863                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4246.400672                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.759754                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.240246                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905312                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094688                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10696731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10696731                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7215273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7215273                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17284                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17284                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17284                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17912004                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17912004                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17912004                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17912004                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102910                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102910                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102910                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102910                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102910                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3334942612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3334942612                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3334942612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3334942612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3334942612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3334942612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10799641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10799641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7215273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7215273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18014914                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18014914                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18014914                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18014914                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009529                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32406.399883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32406.399883                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32406.399883                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32406.399883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32406.399883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32406.399883                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10236                       # number of writebacks
system.cpu1.dcache.writebacks::total            10236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63303                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63303                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63303                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39607                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39607                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39607                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39607                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    593393130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    593393130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    593393130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    593393130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    593393130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    593393130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14982.026662                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14982.026662                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14982.026662                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14982.026662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14982.026662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14982.026662                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
