# ğŸŒŸ Week 13: Forwarding & Hazard Detection in a Pipelined Wonderland\~ ğŸ› ï¸âœ¨

## ğŸ§© Topic: Forwarding, Hazard Detection, and ISA Design

We're diving into the enchanted world of pipelined datapaths! ğŸŒˆâœ¨
This exercise explores how forwarding and hazard detection mechanisms help MIPS instructions flow smoothly through the pipeline like a melody\~ ğŸµ

---

## ğŸ“œ Instruction Spell Sequence âœ¨

```assembly
add r5, r2, r1     ; â• Calculate r5 = r2 + r1
lw  r3, 4(r5)      ; ğŸ“¦ Load value from memory into r3 using r5 as base
lw  r2, 0(r2)      ; ğŸ“¦ Load value into r2 from memory
or  r3, r5, r3     ; ğŸ” Bitwise OR of r5 and r3 -> r3
sw  r3, 0(r5)      ; ğŸ“¤ Store r3 into memory at address in r5
```

---

## ğŸ” 4.13 Analysis: Cycle-by-Cycle Hazard & Forwarding Signal Flow ğŸ”„âœ¨

Weâ€™re focusing on the **first 5 cycles**â€”the most magical part where forwarding decisions shape the path of destiny! ğŸ’«

> Letâ€™s see what happens to each signal! ğŸ˜®âœ¨

| â±ï¸ Cycle | âœ¨ EX Hazard Level | ğŸš¦ PCWrite | âš¡ ALUin1 | âš¡ ALUin2 |
| -------: | -----------------: | ---------: | --------: | --------: |
|        1 |      - (no hazard) |       âœ”ï¸ 1 |      â“ x |      â“ x |
|        2 |      - (no hazard) |       âœ”ï¸ 1 |      â“ x |      â“ x |
|        3 |   ğŸŸ  `l1` Detected |       âœ”ï¸ 1 |      ğŸŸ¥ 0 |      ğŸŸ¥ 0 |
|        4 |   ğŸŸ¡ `l2` Detected |       âœ”ï¸ 1 |      âœ… 1 |      ğŸŸ¥ 0 |
|        5 |   ğŸ”µ `l3` Detected |       âœ”ï¸ 1 |      ğŸŸ¥ 0 |      ğŸŸ¥ 0 |

ğŸ§  **Signal Meanings:**

- **PCWrite = 1** âœ”ï¸ â†’ No stall needed! The processor happily continues fetching the next instruction\~ ğŸƒâ€â™€ï¸âœ¨
- **ALUin1 / ALUin2:**

  - `0` = Value from Register File ğŸ§¾
  - `1` = Forwarded from EX/MEM ğŸ“¨
  - `x` = Donâ€™t care (ALU isnâ€™t even doing magic yet ğŸ’­)

---

## ğŸª„ Storytime Summary ğŸŒ¸

ğŸ”§ _Whatâ€™s happening in each cycle? Letâ€™s break it down\~_

1ï¸âƒ£ **Cycle 1:**

- `add` begins its journey through IF ğŸ’– No hazards yet, everyone's just warming up.

2ï¸âƒ£ **Cycle 2:**

- `lw` starts, still no hazardâ€”our party is gathering their gear ğŸ•ï¸

3ï¸âƒ£ **Cycle 3:**

- First true hazard! `lw` needs the result of `add`, but forwarding isn't ready yet! So... we mark it as **l1** and use the register value anyway ğŸŸ¥

4ï¸âƒ£ **Cycle 4:**

- `lw r2, 0(r2)` enters, but our `or` instruction now gets data _magically forwarded_ from `EX/MEM`â€”âœ¨yay forwarding!âœ¨

5ï¸âƒ£ **Cycle 5:**

- `sw` gets ready to store the magic, needing inputs just like `or`, so forwarding continues to keep the spell alive\~

---

## ğŸ§ TL;DR â€” Sparkle Recap ğŸŒŸ

âœ”ï¸ **Forwarding** helps avoid stalling by passing results directly between pipeline stages like a helpful fairy\~ ğŸ§š
âœ”ï¸ **Hazard Detection Unit** watches closely for risky moments when data dependencies might break the flow\~
âœ”ï¸ In this 5-cycle journey, thanks to forwarding, **no stalls were needed** ğŸ’ªâœ¨

> ğŸ“Œ Forwarding isnâ€™t just helpfulâ€¦ it's **essential** for efficient pipelined execution! Like teamwork in a magical guild\~ ğŸŒŸğŸ›¡ï¸
