Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 25 19:25:01 2025
| Host         : BELSPC0189 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab6Top_timing_summary_routed.rpt -pb Lab6Top_timing_summary_routed.pb -rpx Lab6Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab6Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.582        0.000                      0                   66        0.187        0.000                      0                   66        3.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.582        0.000                      0                   66        0.187        0.000                      0                   66       19.500        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.582ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/hicount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.543ns (24.428%)  route 4.773ns (75.572%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.354     3.130    RedMolA/YPOS/locount/DFF2_1
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     3.254 r  RedMolA/YPOS/locount/DFF1_i_2/O
                         net (fo=3, routed)           0.780     4.034    RedMolA/YPOS/hicount/DFF2_2
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.150     4.184 r  RedMolA/YPOS/hicount/DFF4_i_2/O
                         net (fo=4, routed)           0.923     5.107    RedMolA/YPOS/hicount/DFF4_i_2_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     5.439 r  RedMolA/YPOS/hicount/DFF4_i_1__0/O
                         net (fo=1, routed)           0.000     5.439    RedMolA/YPOS/hicount/D_4
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/YPOS/hicount/clk
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF4/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.029    39.021    RedMolA/YPOS/hicount/DFF4
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 33.582    

Slack (MET) :             33.602ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/hicount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 1.569ns (24.738%)  route 4.773ns (75.262%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.354     3.130    RedMolA/YPOS/locount/DFF2_1
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     3.254 r  RedMolA/YPOS/locount/DFF1_i_2/O
                         net (fo=3, routed)           0.780     4.034    RedMolA/YPOS/hicount/DFF2_2
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.150     4.184 r  RedMolA/YPOS/hicount/DFF4_i_2/O
                         net (fo=4, routed)           0.923     5.107    RedMolA/YPOS/hicount/DFF4_i_2_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.358     5.465 r  RedMolA/YPOS/hicount/DFF5_i_1__0/O
                         net (fo=1, routed)           0.000     5.465    RedMolA/YPOS/hicount/D_5
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/YPOS/hicount/clk
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF5/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.075    39.067    RedMolA/YPOS/hicount/DFF5
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 33.602    

Slack (MET) :             33.614ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/hicount/DFF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.539ns (24.497%)  route 4.743ns (75.503%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 r  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 r  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.745     3.521    RedMolA/YPOS/locount/DFF2_1
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.152     3.673 f  RedMolA/YPOS/locount/DFF3_i_3__0/O
                         net (fo=5, routed)           0.608     4.281    RedMolA/YPOS/locount/DFF3_i_3__0_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I1_O)        0.326     4.607 r  RedMolA/YPOS/locount/DFF0_i_2/O
                         net (fo=1, routed)           0.674     5.281    RedMolA/YPOS/locount/DFF0_i_2_n_0
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.124     5.405 r  RedMolA/YPOS/locount/DFF0_i_1__1/O
                         net (fo=1, routed)           0.000     5.405    RedMolA/YPOS/hicount/D_0
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/hicount/DFF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.516    38.521    RedMolA/YPOS/hicount/clk
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/hicount/DFF0/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.029    39.019    RedMolA/YPOS/hicount/DFF0
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 33.614    

Slack (MET) :             33.784ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/locount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.309ns (21.407%)  route 4.806ns (78.593%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 r  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 r  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.745     3.521    RedMolA/YPOS/locount/DFF2_1
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.124     3.645 r  RedMolA/YPOS/locount/DFF3_i_2__2/O
                         net (fo=4, routed)           0.875     4.520    RedMolA/YPOS/locount/DFF3_i_2__2_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.124     4.644 r  RedMolA/YPOS/locount/DFF6_i_2/O
                         net (fo=2, routed)           0.469     5.113    RedMolA/YPOS/locount/DFF6_i_2_n_0
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.124     5.237 r  RedMolA/YPOS/locount/DFF6_i_1__1/O
                         net (fo=1, routed)           0.000     5.237    RedMolA/YPOS/locount/D_6
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/locount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.516    38.521    RedMolA/YPOS/locount/clk
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/locount/DFF6/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.031    39.021    RedMolA/YPOS/locount/DFF6
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 33.784    

Slack (MET) :             33.833ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/locount/DFF7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.304ns (21.343%)  route 4.806ns (78.657%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 r  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 r  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.745     3.521    RedMolA/YPOS/locount/DFF2_1
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.124     3.645 r  RedMolA/YPOS/locount/DFF3_i_2__2/O
                         net (fo=4, routed)           0.875     4.520    RedMolA/YPOS/locount/DFF3_i_2__2_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.124     4.644 r  RedMolA/YPOS/locount/DFF6_i_2/O
                         net (fo=2, routed)           0.469     5.113    RedMolA/YPOS/locount/DFF6_i_2_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I2_O)        0.119     5.232 r  RedMolA/YPOS/locount/DFF7_i_1__1/O
                         net (fo=1, routed)           0.000     5.232    RedMolA/YPOS/locount/D_7
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/locount/DFF7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.516    38.521    RedMolA/YPOS/locount/clk
    SLICE_X0Y38          FDRE                                         r  RedMolA/YPOS/locount/DFF7/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.075    39.065    RedMolA/YPOS/locount/DFF7
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 33.833    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/hicount/DFF7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.543ns (25.578%)  route 4.489ns (74.422%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.354     3.130    RedMolA/YPOS/locount/DFF2_1
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     3.254 r  RedMolA/YPOS/locount/DFF1_i_2/O
                         net (fo=3, routed)           0.780     4.034    RedMolA/YPOS/hicount/DFF2_2
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.150     4.184 r  RedMolA/YPOS/hicount/DFF4_i_2/O
                         net (fo=4, routed)           0.639     4.823    RedMolA/YPOS/hicount/DFF4_i_2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     5.155 r  RedMolA/YPOS/hicount/DFF7_i_1__0/O
                         net (fo=1, routed)           0.000     5.155    RedMolA/YPOS/hicount/D_7
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/YPOS/hicount/clk
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF7/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.031    39.023    RedMolA/YPOS/hicount/DFF7
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/hicount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.744ns (29.845%)  route 4.100ns (70.155%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.275     3.052    RedMolA/YPOS/locount/DFF2_1
    SLICE_X4Y38          LUT4 (Prop_lut4_I1_O)        0.153     3.205 r  RedMolA/YPOS/locount/DFF1_i_3/O
                         net (fo=4, routed)           0.298     3.503    RedMolA/YPOS/hicount/DFF2_1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.322     3.825 r  RedMolA/YPOS/hicount/DFF4_i_3/O
                         net (fo=3, routed)           0.809     4.634    RedMolA/YPOS/hicount/DFF4_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.332     4.966 r  RedMolA/YPOS/hicount/DFF6_i_1__0/O
                         net (fo=1, routed)           0.000     4.966    RedMolA/YPOS/hicount/D_6
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/YPOS/hicount/clk
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF6/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.031    39.023    RedMolA/YPOS/hicount/DFF6
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.174ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/XPOS/hicount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.509ns (26.289%)  route 4.231ns (73.711%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.223     2.999    RedMolA/XPOS/locount/DFF2_1
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.117     3.116 r  RedMolA/XPOS/locount/DFF0_i_2__0/O
                         net (fo=4, routed)           0.462     3.579    RedMolA/XPOS/hicount/DFF2_2
    SLICE_X5Y46          LUT5 (Prop_lut5_I3_O)        0.331     3.910 r  RedMolA/XPOS/hicount/DFF4_i_2__1/O
                         net (fo=3, routed)           0.829     4.739    RedMolA/XPOS/hicount/DFF4_i_2__1_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.124     4.863 r  RedMolA/XPOS/hicount/DFF5_i_1__2/O
                         net (fo=1, routed)           0.000     4.863    RedMolA/XPOS/hicount/D_5
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF5/C
                         clock pessimism              0.577    39.099    
                         clock uncertainty           -0.094    39.005    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    39.036    RedMolA/XPOS/hicount/DFF5
  -------------------------------------------------------------------
                         required time                         39.036    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 34.174    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/XPOS/hicount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.509ns (26.381%)  route 4.211ns (73.619%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.223     2.999    RedMolA/XPOS/locount/DFF2_1
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.117     3.116 r  RedMolA/XPOS/locount/DFF0_i_2__0/O
                         net (fo=4, routed)           0.462     3.579    RedMolA/XPOS/hicount/DFF2_2
    SLICE_X5Y46          LUT5 (Prop_lut5_I3_O)        0.331     3.910 r  RedMolA/XPOS/hicount/DFF4_i_2__1/O
                         net (fo=3, routed)           0.809     4.718    RedMolA/XPOS/hicount/DFF4_i_2__1_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     4.842 r  RedMolA/XPOS/hicount/DFF4_i_1__2/O
                         net (fo=1, routed)           0.000     4.842    RedMolA/XPOS/hicount/D_4
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    38.523    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF4/C
                         clock pessimism              0.577    39.099    
                         clock uncertainty           -0.094    39.005    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    39.034    RedMolA/XPOS/hicount/DFF4
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/YPOS/locount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.415ns (26.454%)  route 3.934ns (73.546%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.919     0.498    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.149     0.647 f  PixPos/hpos/locount/DFF5_i_2__2/O
                         net (fo=7, routed)           0.797     1.444    PixPos/hpos/locount/DFF5_i_2__2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.332     1.776 f  PixPos/hpos/locount/DFF0_i_2__1/O
                         net (fo=32, routed)          1.745     3.521    RedMolA/YPOS/locount/DFF2_1
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.152     3.673 r  RedMolA/YPOS/locount/DFF3_i_3__0/O
                         net (fo=5, routed)           0.472     4.145    RedMolA/YPOS/locount/DFF3_i_3__0_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.326     4.471 r  RedMolA/YPOS/locount/DFF5_i_1__1/O
                         net (fo=1, routed)           0.000     4.471    RedMolA/YPOS/locount/D_5
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.515    38.520    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)        0.031    39.020    RedMolA/YPOS/locount/DFF5
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 34.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PixPos/vpos/locount/DFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/VSYNC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.720%)  route 0.106ns (36.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.591    -0.590    PixPos/vpos/locount/clk
    SLICE_X5Y39          FDRE                                         r  PixPos/vpos/locount/DFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixPos/vpos/locount/DFF2/Q
                         net (fo=13, routed)          0.106    -0.343    PixPos/vpos/locount/DFF2_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  PixPos/vpos/locount/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.298    PixProc/VSYNC_0
    SLICE_X4Y39          FDRE                                         r  PixProc/VSYNC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    PixProc/clk
    SLICE_X4Y39          FDRE                                         r  PixProc/VSYNC/C
                         clock pessimism              0.250    -0.577    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.485    PixProc/VSYNC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RedMolA/XPOS/locount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/XPOS/locount/DFF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.595    -0.586    RedMolA/XPOS/locount/clk
    SLICE_X2Y43          FDRE                                         r  RedMolA/XPOS/locount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  RedMolA/XPOS/locount/DFF1/Q
                         net (fo=14, routed)          0.105    -0.317    RedMolA/XPOS/locount/DFF1_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  RedMolA/XPOS/locount/DFF2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.272    RedMolA/XPOS/locount/D_2
    SLICE_X3Y43          FDRE                                         r  RedMolA/XPOS/locount/DFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.866    -0.824    RedMolA/XPOS/locount/clk
    SLICE_X3Y43          FDRE                                         r  RedMolA/XPOS/locount/DFF2/C
                         clock pessimism              0.250    -0.573    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091    -0.482    RedMolA/XPOS/locount/DFF2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 PixPos/vpos/hicount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/vpos/hicount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.340%)  route 0.144ns (43.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.591    -0.590    PixPos/vpos/hicount/clk
    SLICE_X5Y39          FDRE                                         r  PixPos/vpos/hicount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixPos/vpos/hicount/DFF0/Q
                         net (fo=11, routed)          0.144    -0.305    PixPos/vpos/locount/DFF1_1
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  PixPos/vpos/locount/DFF1_i_1/O
                         net (fo=1, routed)           0.000    -0.260    PixPos/vpos/hicount/D_1
    SLICE_X4Y39          FDRE                                         r  PixPos/vpos/hicount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    PixPos/vpos/hicount/clk
    SLICE_X4Y39          FDRE                                         r  PixPos/vpos/hicount/DFF1/C
                         clock pessimism              0.250    -0.577    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.485    PixPos/vpos/hicount/DFF1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 RedMolA/XPOS/hicount/DFF6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/XPOS/hicount/DFF7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.824%)  route 0.153ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  RedMolA/XPOS/hicount/DFF6/Q
                         net (fo=6, routed)           0.153    -0.293    RedMolA/XPOS/hicount/rxa[14]
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  RedMolA/XPOS/hicount/DFF7_i_1__2/O
                         net (fo=1, routed)           0.000    -0.248    RedMolA/XPOS/hicount/D_7
    SLICE_X5Y46          FDRE                                         r  RedMolA/XPOS/hicount/DFF7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.864    -0.826    RedMolA/XPOS/hicount/clk
    SLICE_X5Y46          FDRE                                         r  RedMolA/XPOS/hicount/DFF7/C
                         clock pessimism              0.253    -0.572    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.481    RedMolA/XPOS/hicount/DFF7
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 RedMolA/YPOS/hicount/DFF7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/DUDFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.519%)  route 0.155ns (45.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    RedMolA/YPOS/hicount/clk
    SLICE_X3Y41          FDRE                                         r  RedMolA/YPOS/hicount/DFF7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  RedMolA/YPOS/hicount/DFF7/Q
                         net (fo=6, routed)           0.155    -0.291    RedMolA/YPOS/hicount/DFF7_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  RedMolA/YPOS/hicount/DUDFF_i_1/O
                         net (fo=1, routed)           0.000    -0.246    RedMolA/YPOS_n_22
    SLICE_X3Y40          FDRE                                         r  RedMolA/DUDFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.865    -0.825    RedMolA/clk
    SLICE_X3Y40          FDRE                                         r  RedMolA/DUDFF/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.091    -0.480    RedMolA/DUDFF
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 PixPos/vpos/locount/DFF5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/vpos/locount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixPos/vpos/locount/clk
    SLICE_X5Y40          FDRE                                         r  PixPos/vpos/locount/DFF5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PixPos/vpos/locount/DFF5/Q
                         net (fo=14, routed)          0.156    -0.293    PixPos/vpos/locount/DFF5_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  PixPos/vpos/locount/DFF6_i_1/O
                         net (fo=1, routed)           0.000    -0.248    PixPos/vpos/locount/D_6
    SLICE_X4Y40          FDRE                                         r  PixPos/vpos/locount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.863    -0.827    PixPos/vpos/locount/clk
    SLICE_X4Y40          FDRE                                         r  PixPos/vpos/locount/DFF6/C
                         clock pessimism              0.250    -0.576    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.091    -0.485    PixPos/vpos/locount/DFF6
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/hpos/locount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.547%)  route 0.155ns (45.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.155    -0.293    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  PixPos/hpos/locount/DFF4_i_1__4/O
                         net (fo=1, routed)           0.000    -0.248    PixPos/hpos/locount/D_4
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.863    -0.827    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF4/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.092    -0.497    PixPos/hpos/locount/DFF4
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RedMolA/RLDFF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RedMolA/XPOS/locount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.163%)  route 0.226ns (54.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.593    -0.588    RedMolA/clk
    SLICE_X7Y44          FDRE                                         r  RedMolA/RLDFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  RedMolA/RLDFF/Q
                         net (fo=12, routed)          0.226    -0.222    RedMolA/XPOS/locount/RL
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  RedMolA/XPOS/locount/DFF1_i_1__4/O
                         net (fo=1, routed)           0.000    -0.177    RedMolA/XPOS/locount/D_1_0
    SLICE_X2Y43          FDRE                                         r  RedMolA/XPOS/locount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.866    -0.824    RedMolA/XPOS/locount/clk
    SLICE_X2Y43          FDRE                                         r  RedMolA/XPOS/locount/DFF1/C
                         clock pessimism              0.274    -0.549    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.120    -0.429    RedMolA/XPOS/locount/DFF1
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PixPos/hpos/locount/DFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/hpos/locount/DFF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.564%)  route 0.178ns (48.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PixPos/hpos/locount/DFF2/Q
                         net (fo=9, routed)           0.178    -0.270    PixPos/hpos/locount/DFF2_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.049    -0.221 r  PixPos/hpos/locount/DFF3_i_1__4/O
                         net (fo=1, routed)           0.000    -0.221    PixPos/hpos/locount/D_3
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.863    -0.827    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF3/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.107    -0.482    PixPos/hpos/locount/DFF3
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PixPos/hpos/locount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/hpos/locount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PixPos/hpos/locount/DFF0/Q
                         net (fo=11, routed)          0.190    -0.258    PixPos/hpos/locount/DFF0_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    -0.216 r  PixPos/hpos/locount/DFF1_i_1__6/O
                         net (fo=1, routed)           0.000    -0.216    PixPos/hpos/locount/D_1_0
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.863    -0.827    PixPos/hpos/locount/clk
    SLICE_X5Y42          FDRE                                         r  PixPos/hpos/locount/DFF1/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.107    -0.482    PixPos/hpos/locount/DFF1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkMod/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      PixPos/hpos/hicount/DFF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      PixPos/hpos/hicount/DFF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y42      PixPos/hpos/locount/DFF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y42      PixPos/hpos/locount/DFF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y42      PixPos/hpos/locount/DFF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y42      PixPos/hpos/locount/DFF3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y42      PixPos/hpos/locount/DFF4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      PixPos/hpos/locount/DFF5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      PixPos/hpos/hicount/DFF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y42      PixPos/hpos/locount/DFF2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkMod/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PixProc/HSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.953ns (65.338%)  route 2.097ns (34.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixProc/clk
    SLICE_X4Y42          FDRE                                         r  PixProc/HSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  PixProc/HSYNC/Q
                         net (fo=1, routed)           2.097     1.675    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.172 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.172    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/VSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 3.959ns (65.659%)  route 2.071ns (34.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.633    -0.879    PixProc/clk
    SLICE_X4Y39          FDRE                                         r  PixProc/VSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  PixProc/VSYNC/Q
                         net (fo=1, routed)           2.071     1.648    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.152 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.152    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 3.958ns (65.704%)  route 2.066ns (34.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.637    -0.875    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  PixProc/RED3/Q
                         net (fo=1, routed)           2.066     1.648    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.150 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.150    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.112ns (69.319%)  route 1.820ns (30.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.634    -0.878    PixProc/clk
    SLICE_X0Y37          FDRE                                         r  PixProc/GRN0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  PixProc/GRN0/Q
                         net (fo=1, routed)           1.820     1.361    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.693     5.054 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.054    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.986ns (68.138%)  route 1.864ns (31.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.637    -0.875    PixProc/clk
    SLICE_X1Y42          FDRE                                         r  PixProc/GRN3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  PixProc/GRN3/Q
                         net (fo=1, routed)           1.864     1.446    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.976 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.976    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.980ns (68.030%)  route 1.870ns (31.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.637    -0.875    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  PixProc/RED2/Q
                         net (fo=1, routed)           1.870     1.452    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.976 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.976    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.636    -0.876    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  PixProc/GRN2/Q
                         net (fo=1, routed)           1.688     1.269    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.975ns (70.188%)  route 1.688ns (29.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.637    -0.875    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  PixProc/RED1/Q
                         net (fo=1, routed)           1.688     1.270    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.789 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.789    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.980ns (70.391%)  route 1.674ns (29.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.637    -0.875    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  PixProc/RED0/Q
                         net (fo=1, routed)           1.674     1.255    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.779 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.779    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.636    -0.876    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  PixProc/GRN1/Q
                         net (fo=1, routed)           1.672     1.252    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.758 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.758    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PixProc/GRN1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.593    -0.588    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  PixProc/GRN1/Q
                         net (fo=1, routed)           0.323    -0.124    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.366ns (80.068%)  route 0.340ns (19.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PixProc/RED0/Q
                         net (fo=1, routed)           0.340    -0.106    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.118 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.118    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.361ns (79.387%)  route 0.353ns (20.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PixProc/RED1/Q
                         net (fo=1, routed)           0.353    -0.093    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.127 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.127    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.371ns (79.503%)  route 0.353ns (20.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.593    -0.588    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  PixProc/GRN2/Q
                         net (fo=1, routed)           0.353    -0.094    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.136 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.136    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.372ns (77.339%)  route 0.402ns (22.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    PixProc/clk
    SLICE_X1Y42          FDRE                                         r  PixProc/GRN3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PixProc/GRN3/Q
                         net (fo=1, routed)           0.402    -0.044    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.187 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.187    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.366ns (76.467%)  route 0.420ns (23.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PixProc/RED2/Q
                         net (fo=1, routed)           0.420    -0.026    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.199 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.199    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.403ns (77.773%)  route 0.401ns (22.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixProc/clk
    SLICE_X0Y37          FDRE                                         r  PixProc/GRN0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  PixProc/GRN0/Q
                         net (fo=1, routed)           0.401    -0.060    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.275     1.214 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.214    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/HSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.339ns (72.500%)  route 0.508ns (27.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.592    -0.589    PixProc/clk
    SLICE_X4Y42          FDRE                                         r  PixProc/HSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PixProc/HSYNC/Q
                         net (fo=1, routed)           0.508     0.059    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.257 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.257    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/VSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.345ns (72.796%)  route 0.503ns (27.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.591    -0.590    PixProc/clk
    SLICE_X4Y39          FDRE                                         r  PixProc/VSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/VSYNC/Q
                         net (fo=1, routed)           0.503     0.053    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.258 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.258    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.345ns (72.726%)  route 0.504ns (27.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.594    -0.587    PixProc/clk
    SLICE_X0Y42          FDRE                                         r  PixProc/RED3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  PixProc/RED3/Q
                         net (fo=1, routed)           0.504     0.058    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.262 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.262    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clkMod/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clkMod/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clkMod/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkMod/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkMod/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/hicount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.911ns  (logic 1.575ns (32.075%)  route 3.336ns (67.925%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.336     4.787    RedMolA/XPOS/hicount/btnL_IBUF
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124     4.911 r  RedMolA/XPOS/hicount/DFF6_i_1__2/O
                         net (fo=1, routed)           0.000     4.911    RedMolA/XPOS/hicount/D_6
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    -1.477    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF6/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/hicount/DFF7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.575ns (32.552%)  route 3.264ns (67.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.264     4.715    RedMolA/XPOS/hicount/btnL_IBUF
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     4.839 r  RedMolA/XPOS/hicount/DFF7_i_1__2/O
                         net (fo=1, routed)           0.000     4.839    RedMolA/XPOS/hicount/D_7
    SLICE_X5Y46          FDRE                                         r  RedMolA/XPOS/hicount/DFF7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    RedMolA/XPOS/hicount/clk
    SLICE_X5Y46          FDRE                                         r  RedMolA/XPOS/hicount/DFF7/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/hicount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.575ns (32.552%)  route 3.264ns (67.448%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.264     4.715    RedMolA/XPOS/hicount/btnL_IBUF
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.124     4.839 r  RedMolA/XPOS/hicount/DFF5_i_1__2/O
                         net (fo=1, routed)           0.000     4.839    RedMolA/XPOS/hicount/D_5
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    -1.477    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF5/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/hicount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.575ns (32.586%)  route 3.259ns (67.414%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.259     4.710    RedMolA/XPOS/hicount/btnL_IBUF
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124     4.834 r  RedMolA/XPOS/hicount/DFF4_i_1__2/O
                         net (fo=1, routed)           0.000     4.834    RedMolA/XPOS/hicount/D_4
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.518    -1.477    RedMolA/XPOS/hicount/clk
    SLICE_X5Y47          FDRE                                         r  RedMolA/XPOS/hicount/DFF4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/GRN1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.441ns (30.438%)  route 3.294ns (69.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          3.294     4.735    PixProc/reset
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/GRN2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.441ns (30.438%)  route 3.294ns (69.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          3.294     4.735    PixProc/reset
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    PixProc/clk
    SLICE_X0Y39          FDRE                                         r  PixProc/GRN2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/hicount/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.441ns (30.466%)  route 3.290ns (69.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          3.290     4.731    RedMolA/YPOS/hicount/reset
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    RedMolA/YPOS/hicount/clk
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/hicount/DFF2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.441ns (30.466%)  route 3.290ns (69.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          3.290     4.731    RedMolA/YPOS/hicount/reset
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    RedMolA/YPOS/hicount/clk
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF2/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/locount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.575ns (33.407%)  route 3.140ns (66.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.140     4.591    RedMolA/XPOS/locount/btnL_IBUF
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.715 r  RedMolA/XPOS/locount/DFF6_i_1__3/O
                         net (fo=1, routed)           0.000     4.715    RedMolA/XPOS/locount/D_6
    SLICE_X2Y44          FDRE                                         r  RedMolA/XPOS/locount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.519    -1.476    RedMolA/XPOS/locount/clk
    SLICE_X2Y44          FDRE                                         r  RedMolA/XPOS/locount/DFF6/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/XPOS/hicount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.601ns (34.203%)  route 3.080ns (65.797%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.080     4.532    RedMolA/XPOS/locount/btnL_IBUF
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.150     4.682 r  RedMolA/XPOS/locount/DFF1_i_1__3/O
                         net (fo=1, routed)           0.000     4.682    RedMolA/XPOS/hicount/D_1
    SLICE_X6Y44          FDRE                                         r  RedMolA/XPOS/hicount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          1.517    -1.478    RedMolA/XPOS/hicount/clk
    SLICE_X6Y44          FDRE                                         r  RedMolA/XPOS/hicount/DFF1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/GRN0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.445%)  route 0.815ns (79.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.815     1.025    PixProc/reset
    SLICE_X0Y37          FDRE                                         r  PixProc/GRN0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    PixProc/clk
    SLICE_X0Y37          FDRE                                         r  PixProc/GRN0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.445%)  route 0.815ns (79.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.815     1.025    RedMolA/YPOS/locount/reset
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.445%)  route 0.815ns (79.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.815     1.025    RedMolA/YPOS/locount/reset
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.445%)  route 0.815ns (79.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.815     1.025    RedMolA/YPOS/locount/reset
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.264ns (25.720%)  route 0.763ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=32, routed)          0.763     0.983    RedMolA/YPOS/locount/btnL_IBUF
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.028 r  RedMolA/YPOS/locount/DFF5_i_1__1/O
                         net (fo=1, routed)           0.000     1.028    RedMolA/YPOS/locount/D_5
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF5/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.261ns (25.234%)  route 0.774ns (74.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=32, routed)          0.774     0.994    RedMolA/YPOS/locount/btnL_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I1_O)        0.042     1.036 r  RedMolA/YPOS/locount/DFF4_i_1__1/O
                         net (fo=1, routed)           0.000     1.036    RedMolA/YPOS/locount/D_4
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF4/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.264ns (25.450%)  route 0.774ns (74.550%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          0.774     0.994    RedMolA/YPOS/locount/btnL_IBUF
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.045     1.039 r  RedMolA/YPOS/locount/DFF3_i_1__1/O
                         net (fo=1, routed)           0.000     1.039    RedMolA/YPOS/locount/D_3
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X0Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF3/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            RedMolA/YPOS/hicount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.264ns (24.389%)  route 0.820ns (75.611%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          0.820     1.039    RedMolA/YPOS/locount/btnL_IBUF
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.084 r  RedMolA/YPOS/locount/DFF1_i_1__1/O
                         net (fo=1, routed)           0.000     1.084    RedMolA/YPOS/hicount/D_1
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.864    -0.826    RedMolA/YPOS/hicount/clk
    SLICE_X1Y39          FDRE                                         r  RedMolA/YPOS/hicount/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.210ns (18.441%)  route 0.927ns (81.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.927     1.136    RedMolA/YPOS/locount/reset
    SLICE_X3Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X3Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RedMolA/YPOS/locount/DFF2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.210ns (18.441%)  route 0.927ns (81.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.927     1.136    RedMolA/YPOS/locount/reset
    SLICE_X3Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=64, routed)          0.862    -0.828    RedMolA/YPOS/locount/clk
    SLICE_X3Y37          FDRE                                         r  RedMolA/YPOS/locount/DFF2/C





