# ECE-128-Lab-10
Whole System Design 
Simulation Instructions
- Download files
- Set top module
- Run synthesis and implementation
- Run simulation with declared top module

FPGA Implementation
- Download files
- Set top module
- Run synthesis and implementation
- Generate bitstream
- Begin testing on board
