module clk_gen(clk_in1, clk_out1, reset)
  ;
  input clk_in1;
  output clk_out1;
  input reset;
endmodule