$date
	Sat Dec 31 21:24:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xnor_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module xnor_gate_instance $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#5
0!
1#
#10
0#
1"
#15
1!
1#
#20
