---
title: "数字逻辑概论"
date: 2024-06-09
categories:
  - 大学课程
tags:
  - 数字逻辑概论
---

# 数字逻辑概论

##数制转换

一位十六进制等效于四位二进制

##码制转换

==8421BCD码==

每一个数字用四位二进制数表示

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401213619311.png" alt="image-20240401213619311" style="zoom:33%;" />

数字的==ASCII码==表示，低位是对应的四位二进制，高位是011

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401213903737.png" alt="image-20240401213903737" style="zoom:33%;" />

==格雷码==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401214340095.png" alt="image-20240401214340095" style="zoom:33%;" />

1+1 保留0舍去进位1

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401214609706.png" alt="image-20240401214609706" style="zoom: 33%;" />

##逻辑运算及逻辑门

列真值表分三列-一组-两组-四组

第一列00001111

第二列00110011

第三列01010101

输入组合为2^n



与(同时为1才是1-并)   或(有1为1-交) +   与非(与相反)    或非

下方是波形

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401215517034.png" alt="image-20240401215517034" style="zoom:33%;" />

异或(相同为0) **同或**

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401215942734.png" alt="image-20240401215942734" style="zoom:33%;" />

##使用逻辑门的电路举例

==真值表->逻辑函数表达式==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401220739388.png" alt="image-20240401220739388" style="zoom:50%;" />

写与或表达式(先*后+)-先看L1-四个为1的数-001看作-A非B非C-为1

==逻辑函数表达式->真值表==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401222634249.png" alt="image-20240401222634249" style="zoom:33%;" />

异或

==逻辑图->逻辑函数表达式==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240401223816578.png" alt="image-20240401223816578" style="zoom:33%;" />

c前面的圆圈代表c要去三个地方

# 逻辑代数

##逻辑代数的基本公式和规则

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240406200136140.png" alt="image-20240406200136140" style="zoom:33%;" />

==列真值表证明表达式==

==同逻辑代数定理证明等式==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240406200831445.png" alt="image-20240406200831445" style="zoom:33%;" />

反演规则：+ * 互变 每个取非 0 1互换

对偶规则：+ * 互变 0 1互换

##逻辑函数的最简形式

与或表达式 部分与整体和 AB+CD

或与表达式 

与非-与非

或非-或非

与-或-非

==用代数法化简最简与或表达式==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407151824325.png" alt="image-20240407151824325" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407152033455.png" alt="image-20240407152033455" style="zoom:33%;" />

## 逻辑函数表达式的两种标准形式

最小项：一个乘积包含所有变量以原变量或非变量的形式 ABC

n个变量的最小项有2^n个 用mi表示 

最小项编号：原变量用1非变量用0 例如编号011十进制是3表示为m3

**最小项表达式**/**标准与或表达式**：若干最小项相或

最大项：相加 (A+B)



最小项和最大项取非相等

最大项只有一组取值值为0

任意两个最大想之和为1

所有最大项之积为0

==求最小项表达式==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407153314661.png" alt="image-20240407153314661" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407153637853.png" alt="image-20240407153637853" style="zoom: 33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407153717012.png" alt="image-20240407153717012" style="zoom:33%;" />

## 逻辑函数卡诺图化简法

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407154107100.png" alt="image-20240407154107100" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407213135826.png" alt="image-20240407213135826" style="zoom:33%;" />

==用卡诺图化简式子==

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240407213359481.png" alt="image-20240407213359481" style="zoom:33%;" />

先求最简与或表达式-画图-得出式子

d代表无关项-随意选择为多少

# 组合逻辑电路

## 组合逻辑电路分析

输出状态只取决于同一时刻的输入，没有反馈延迟通路

电路中不含记忆功能的元件

1. 逐级写逻辑表达式，直到写出输入和输出的逻辑表达式
2. 化简得到最简表达式
3. 列真值表
4. 确定功能

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408083308248.png" alt="image-20240408083307001" style="zoom:33%;" />

最后一步化简没看懂

## 组合逻辑电路的设计

1. 真值表	
2. 卡诺图
3. 最简表达式
4. 画逻辑图

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408083940418.png" alt="image-20240408083940418" style="zoom:33%;" />

## 组合逻辑电路的竞争-冒险

## 优先编码器CD4532

多对少

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408084325216.png" alt="image-20240408084325216" style="zoom:33%;" />

普通编码器允许一个输入信号有效，优先编码器允许多个有效，输出优先级高的

CD4532：8线-3线的优先编码器

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408084512152.png" alt="image-20240408084512152" style="zoom:33%;" />

译码器

反过来的

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408084817809.png" alt="image-20240408084817809" style="zoom:33%;" />

##74HC138译码器

# 锁存器和触发器

## 锁存器

基本SR锁存器的工作基本原理

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408085536053.png" alt="image-20240408085536053" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408085803928.png" alt="image-20240408085803928" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408085900535.png" alt="image-20240408085900535" style="zoom:33%;" />

## 门控SR锁存器

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408090012797.png" alt="image-20240408090012797" style="zoom:33%;" />



<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408090239920.png" alt="image-20240408090239920" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408090339840.png" alt="image-20240408090339840" style="zoom:33%;" />

特性表

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408090459934.png" alt="image-20240408090459934" style="zoom:33%;" />

## 锁存器和触发器

对上升沿或者下降沿敏感的叫触发器

主从D触发器的电路结构和工作原理





<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408091306164.png" alt="image-20240408091306164" style="zoom:33%;" />

左边cp端有圈是对下降沿敏感的

先分析右边的对上升沿敏感的Q2，开始状态是0，当cp上升时D为0，所以状态不改变，第二次上升时D为1改变，下一次改变又看上升沿D的状态

频率之间的关系

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408091756451.png" alt="image-20240408091756451" style="zoom:33%;" />

## D触发器

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408092147642.png" alt="image-20240408092147642" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408092232756.png" alt="image-20240408092232756" style="zoom:33%;" />

## JK触发器

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408092343413.png" alt="image-20240408092343413" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408092420841.png" alt="image-20240408092420841" style="zoom:33%;" />

## T触发器

T=0保持 T=1翻转

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408092654255.png" alt="image-20240408092654255" style="zoom:33%;" />



# 时序逻辑电路

## 基本概念

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408093151336.png" alt="image-20240408093151336" style="zoom:33%;" />

### 米利型时序电路

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408093456031.png" alt="image-20240408093456031" style="zoom:33%;" />

输出信号随时可能受到非时钟同步的输入信号改变，影响同步性

### 穆尔型

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240408093559383.png" alt="image-20240408093559383" style="zoom:33%;" />

同步性不受影响

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415090134758.png" alt="image-20240415090134758" style="zoom:33%;" />

同步：C1受到同一个输入CP影响

摩尔型：输出只与Q有关

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415090701800.png" alt="image-20240415090701800" style="zoom: 25%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415091000624.png" alt="image-20240415091000624" style="zoom:25%;" />

现态为1时，当输入为10，会变为次态1，同时输出1

当为摩尔型时可以将输出也画在圈内

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415091409226.png" alt="image-20240415091409226" style="zoom:33%;" />

(触发器的)激励方程组->特征方程->转换方程组->输出方程组->转换表/状态表->状态图->时序图

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415092212580.png" alt="image-20240415092212580" style="zoom:33%;" />

D触发器：Q^n+1=D

JK触发器:Q^n+1=JQ^n非+K非Q^n

## 设计同步时序逻辑电路

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240415092813392.png" alt="image-20240415092813392" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416082212703.png" alt="image-20240416082212703" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416082335259.png" alt="image-20240416082335259" style="zoom:50%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416082853480.png" alt="image-20240416082853480" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416083054512.png" alt="image-20240416083054512" style="zoom:50%;" />

## 寄存器和移位寄存器

存储N位二进制数据的寄存器需要N个触发器

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416084251923.png" alt="image-20240416084251923" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240416084636915.png" alt="image-20240416084636915" style="zoom:33%;" />



<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417105029365.png" alt="image-20240417105029365" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417111953379.png" alt="image-20240417111953379" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417112007975.png" alt="image-20240417112007975" style="zoom:33%;" />



## 计数器的分析与设计

模M：计数器开始运行从某一状态依次遍历不不重复的各个状态后完成循环经过的状态总数

在n个状态下循环：模n计数器/M=n计数器/n进制计数器

N位二进制计数器 模为2^n，N个触发器

**确定模**

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417112906057.png" alt="image-20240417112906057" style="zoom:33%;" />

**画逻辑图**

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417113114053.png" alt="image-20240417113114053" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417113125948.png" alt="image-20240417113125948" style="zoom: 25%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417113152425.png" alt="image-20240417113152425" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417113552418.png" alt="image-20240417113552418" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417114107990.png" alt="image-20240417114107990" style="zoom:33%;" />

cr清零端，cp

**图的分析**

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417114516147.png" alt="image-20240417114516147" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417114545157.png" alt="image-20240417114545157" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417114715556.png" alt="image-20240417114715556" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417114842368.png" alt="image-20240417114842368" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417132806129.png" alt="image-20240417132806129" style="zoom:33%;" />

## 集成同步二进制计数器74LVC161

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417133929421.png" alt="image-20240417133929421" style="zoom:33%;" />

cet cep：使能端

低电平有效预制端PE，低电平有效清零端CR

D0-3预制数据输入端

TC进位端

CP时钟脉冲输入端

Q0-3输出端

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417134147753.png" alt="image-20240417134147753" style="zoom:33%;" />

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417134400244.png" alt="image-20240417134400244" style="zoom:33%;" />

###反馈清零法

异步清零功能，只要cr=0，瞬间输出端回到0000 （74LVC163是同步清0）

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417134957477.png" alt="image-20240417134957477" style="zoom:33%;" />

当计数到1001时自动清零回到0000

模为9，9进制计数器0000-1000(9) ？？？？

### 反馈置数法

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417135205353.png" alt="image-20240417135205353" style="zoom:33%;" />

当Q3=1，这时等待一个时间脉冲后(同步)置入0000



<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417135458878.png" alt="image-20240417135458878" style="zoom:33%;" />

当输出1111进位TC=1

<img src="http://typora-tutu.oss-cn-chengdu.aliyuncs.com/img/image-20240417135858160.png" alt="image-20240417135858160" style="zoom:33%;" />
