vendor_name = ModelSim
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_05/lijiantao2018114266_05.vhd
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_05/lijiantao2018114266_05.vwf
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_05/db/lijiantao2018114266_05.cbx.xml
design_name = lijiantao2018114266_05
instance = comp, \SOUT[0]~output\, SOUT[0]~output, lijiantao2018114266_05, 1
instance = comp, \SOUT[1]~output\, SOUT[1]~output, lijiantao2018114266_05, 1
instance = comp, \SOUT[2]~output\, SOUT[2]~output, lijiantao2018114266_05, 1
instance = comp, \CLK_STATE~input\, CLK_STATE~input, lijiantao2018114266_05, 1
instance = comp, \TMP[0]~2\, TMP[0]~2, lijiantao2018114266_05, 1
instance = comp, \TMP[0]\, TMP[0], lijiantao2018114266_05, 1
instance = comp, \TMP~1\, TMP~1, lijiantao2018114266_05, 1
instance = comp, \TMP[2]\, TMP[2], lijiantao2018114266_05, 1
instance = comp, \TMP~0\, TMP~0, lijiantao2018114266_05, 1
instance = comp, \TMP[1]\, TMP[1], lijiantao2018114266_05, 1
