\hypertarget{struct_e_t_m___mem_map}{}\section{E\+T\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_e_t_m___mem_map}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a1073427a5d49856222f104cfccad7dc9}{C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ae429b2d6bbe8b448eefc4e9a19ef6435}{C\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a0acebf95863ac9ae5ccbc9a87e48be62}{T\+R\+I\+G\+G\+E\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_a46cac7e75b35d2789d910585d5b20df3}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_a46cac7e75b35d2789d910585d5b20df3}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_af91fa67ecfbfa6eb2d20588bbf32215b}{S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a21304c0be7e04790f0c022f40d2ef1aa}{S\+C\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_ab49b0b2a953a291cce1b7432cfeeeb67}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}8\mbox{]}\label{struct_e_t_m___mem_map_ab49b0b2a953a291cce1b7432cfeeeb67}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a8f38f88c8652ae9e793d53c519dd657e}{E\+E\+V\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a190e1e7ffbcf9b1b6c6d543aa4e1fbc4}{T\+E\+C\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ad9b815d0f98a1553e6ca965a2d0c2264}{F\+F\+L\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_af6a524eec61c4af4c908a4932893ed47}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}276\mbox{]}\label{struct_e_t_m___mem_map_af6a524eec61c4af4c908a4932893ed47}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_aa83f53db92961a712ee31a8b810f0fad}{C\+N\+T\+R\+L\+D\+V\+R1}
\item 
\hypertarget{struct_e_t_m___mem_map_a38e2061e881d7fab2a46b12b5c20ca02}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}156\mbox{]}\label{struct_e_t_m___mem_map_a38e2061e881d7fab2a46b12b5c20ca02}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_af01a13d412cdc4037d95e27ac51c64bd}{S\+Y\+N\+C\+F\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a86a9b1a2c070dbd2726e755884425de5}{I\+D\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a94aeaa48b0535d838c20834618b26f4a}{C\+C\+E\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_ac37173ffe4f59cd3b60eb00bcabd2c1c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_ac37173ffe4f59cd3b60eb00bcabd2c1c}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a81f0d20c0c8efb46c6c06bcc30c5947e}{T\+E\+S\+S\+E\+I\+C\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_a75c2d69790515fdf92d17b8c3bacd474}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_a75c2d69790515fdf92d17b8c3bacd474}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ad30bdaff018bc7d3b586ce0ca41dfd9b}{T\+S\+E\+V\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_ac0efdcc92aa1da07b05d9b93c69f2b85}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_ac0efdcc92aa1da07b05d9b93c69f2b85}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a9f0f88f9e4c2bbb77d22f216cce40e7a}{T\+R\+A\+C\+E\+I\+D\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_ae141a843181454cd155a05c904852c1b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_ae141a843181454cd155a05c904852c1b}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a584ac31c6dcec464f98ceece5b76d1f6}{I\+D\+R2}
\item 
\hypertarget{struct_e_t_m___mem_map_a62a0e57c2eff8ef60130b8bbe396eaaf}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+8} \mbox{[}264\mbox{]}\label{struct_e_t_m___mem_map_a62a0e57c2eff8ef60130b8bbe396eaaf}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a9fa7ceaef6263bb4f389dd0b62517a9e}{P\+D\+S\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_a1411976de513b89cd2b9e2bb45ecebd2}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+9} \mbox{[}3016\mbox{]}\label{struct_e_t_m___mem_map_a1411976de513b89cd2b9e2bb45ecebd2}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ab0288cb0941aa3a494bc261eef1144f7}{I\+T\+M\+I\+S\+C\+I\+N}
\item 
\hypertarget{struct_e_t_m___mem_map_a382836efc9acacb20fa6534c5b147491}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+10} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_a382836efc9acacb20fa6534c5b147491}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a85a29fa5f53cb199fd980f61593d4c45}{I\+T\+T\+R\+I\+G\+O\+U\+T}
\item 
\hypertarget{struct_e_t_m___mem_map_adac296dedaa5deed17ec31f16e50c93f}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+11} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_adac296dedaa5deed17ec31f16e50c93f}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ac2904f8a9c14b9bc63b82fddb4595962}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
\hypertarget{struct_e_t_m___mem_map_a818fe7cf277f26734f5d3cc31acf8d83}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+12} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_a818fe7cf277f26734f5d3cc31acf8d83}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_aa5fdf34d92821f87bbcde2dbb43a6d3c}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
\hypertarget{struct_e_t_m___mem_map_af37d06eb853cc81d04ed06edd9bd6fe5}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+13} \mbox{[}4\mbox{]}\label{struct_e_t_m___mem_map_af37d06eb853cc81d04ed06edd9bd6fe5}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a01935d66d22a870449dfbcae7f735fd8}{I\+T\+C\+T\+R\+L}
\item 
\hypertarget{struct_e_t_m___mem_map_a2c7a3f8cfd949e68ccecc4440f24636e}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+14} \mbox{[}156\mbox{]}\label{struct_e_t_m___mem_map_a2c7a3f8cfd949e68ccecc4440f24636e}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a410e895c96250842d992c62e914062ab}{C\+L\+A\+I\+M\+S\+E\+T}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a7e03dd9e31abcfe824f7b81b3cd4207f}{C\+L\+A\+I\+M\+C\+L\+R}
\item 
\hypertarget{struct_e_t_m___mem_map_ab4c70ebd5d32891b7cc3620c90ced72d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+15} \mbox{[}8\mbox{]}\label{struct_e_t_m___mem_map_ab4c70ebd5d32891b7cc3620c90ced72d}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a3e7f9350f82e25fe0112095043733e96}{L\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a49d085205e5533bde644d064121739f2}{L\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a51a11fd9f2d1c734621098efd2b71493}{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}
\item 
\hypertarget{struct_e_t_m___mem_map_a0313b1038ea8edaeab7145a66296525b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+16} \mbox{[}16\mbox{]}\label{struct_e_t_m___mem_map_a0313b1038ea8edaeab7145a66296525b}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a860e1c89b58a257cd4783a2c488360ee}{D\+E\+V\+T\+Y\+P\+E}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a5ee81b650eb5614f457473769ea8fb89}{P\+I\+D\+R4}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_abc897f6c82134908fb148e9283399e7c}{P\+I\+D\+R5}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a2c8b019b70ddbec18c4ee65fa670f6f7}{P\+I\+D\+R6}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ad50208a539be49c2689ceae20ad53af4}{P\+I\+D\+R7}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a8e28324e300b4ce198839c4365ac2c19}{P\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a2b4d5fe9290dc96888a3c8361ff0b1cb}{P\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a60875d0450fd0cc4953bf5551153dc24}{P\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a43bc7f48732725721d1af673497aeb3b}{P\+I\+D\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a289eea9e2103e42ed73809a60b78a83c}{C\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_abc79da95babee680c540cbbc4cfa35fe}{C\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_ad374b6ac57c02483f0c5a5ad2db6dd5e}{C\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_m___mem_map_a9c6bb1acae3c766482e230468863dcd6}{C\+I\+D\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+T\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_e_t_m___mem_map_a51a11fd9f2d1c734621098efd2b71493}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}}
\index{A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+A\+U\+T\+H\+S\+T\+A\+T\+U\+S}\label{struct_e_t_m___mem_map_a51a11fd9f2d1c734621098efd2b71493}
Authentication Status Register, offset\+: 0x\+F\+B8 \hypertarget{struct_e_t_m___mem_map_a94aeaa48b0535d838c20834618b26f4a}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+C\+E\+R@{C\+C\+E\+R}}
\index{C\+C\+E\+R@{C\+C\+E\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+C\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+C\+E\+R}\label{struct_e_t_m___mem_map_a94aeaa48b0535d838c20834618b26f4a}
Configuration Code Extension Register, offset\+: 0x1\+E8 \hypertarget{struct_e_t_m___mem_map_ae429b2d6bbe8b448eefc4e9a19ef6435}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+C\+R@{C\+C\+R}}
\index{C\+C\+R@{C\+C\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+C\+R}\label{struct_e_t_m___mem_map_ae429b2d6bbe8b448eefc4e9a19ef6435}
Configuration Code Register, offset\+: 0x4 \hypertarget{struct_e_t_m___mem_map_a289eea9e2103e42ed73809a60b78a83c}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D\+R0@{C\+I\+D\+R0}}
\index{C\+I\+D\+R0@{C\+I\+D\+R0}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R0}\label{struct_e_t_m___mem_map_a289eea9e2103e42ed73809a60b78a83c}
Component Identification Register 0, offset\+: 0x\+F\+F0 \hypertarget{struct_e_t_m___mem_map_abc79da95babee680c540cbbc4cfa35fe}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D\+R1@{C\+I\+D\+R1}}
\index{C\+I\+D\+R1@{C\+I\+D\+R1}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R1}\label{struct_e_t_m___mem_map_abc79da95babee680c540cbbc4cfa35fe}
Component Identification Register 1, offset\+: 0x\+F\+F4 \hypertarget{struct_e_t_m___mem_map_ad374b6ac57c02483f0c5a5ad2db6dd5e}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D\+R2@{C\+I\+D\+R2}}
\index{C\+I\+D\+R2@{C\+I\+D\+R2}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R2}\label{struct_e_t_m___mem_map_ad374b6ac57c02483f0c5a5ad2db6dd5e}
Component Identification Register 2, offset\+: 0x\+F\+F8 \hypertarget{struct_e_t_m___mem_map_a9c6bb1acae3c766482e230468863dcd6}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D\+R3@{C\+I\+D\+R3}}
\index{C\+I\+D\+R3@{C\+I\+D\+R3}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R3}\label{struct_e_t_m___mem_map_a9c6bb1acae3c766482e230468863dcd6}
Component Identification Register 3, offset\+: 0x\+F\+F\+C \hypertarget{struct_e_t_m___mem_map_a7e03dd9e31abcfe824f7b81b3cd4207f}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}}
\index{C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+C\+L\+R}\label{struct_e_t_m___mem_map_a7e03dd9e31abcfe824f7b81b3cd4207f}
Claim Tag Clear Register, offset\+: 0x\+F\+A4 \hypertarget{struct_e_t_m___mem_map_a410e895c96250842d992c62e914062ab}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}}
\index{C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+S\+E\+T}\label{struct_e_t_m___mem_map_a410e895c96250842d992c62e914062ab}
Claim Tag Set Register, offset\+: 0x\+F\+A0 \hypertarget{struct_e_t_m___mem_map_aa83f53db92961a712ee31a8b810f0fad}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+N\+T\+R\+L\+D\+V\+R1@{C\+N\+T\+R\+L\+D\+V\+R1}}
\index{C\+N\+T\+R\+L\+D\+V\+R1@{C\+N\+T\+R\+L\+D\+V\+R1}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+T\+R\+L\+D\+V\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+N\+T\+R\+L\+D\+V\+R1}\label{struct_e_t_m___mem_map_aa83f53db92961a712ee31a8b810f0fad}
Free-\/running counter reload value, offset\+: 0x140 \hypertarget{struct_e_t_m___mem_map_a1073427a5d49856222f104cfccad7dc9}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+C\+R}\label{struct_e_t_m___mem_map_a1073427a5d49856222f104cfccad7dc9}
Main Control Register, offset\+: 0x0 \hypertarget{struct_e_t_m___mem_map_a860e1c89b58a257cd4783a2c488360ee}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}}
\index{D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+T\+Y\+P\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+D\+E\+V\+T\+Y\+P\+E}\label{struct_e_t_m___mem_map_a860e1c89b58a257cd4783a2c488360ee}
Core\+Sight Device Type Register, offset\+: 0x\+F\+C\+C \hypertarget{struct_e_t_m___mem_map_a8f38f88c8652ae9e793d53c519dd657e}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!E\+E\+V\+R@{E\+E\+V\+R}}
\index{E\+E\+V\+R@{E\+E\+V\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{E\+E\+V\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+E\+E\+V\+R}\label{struct_e_t_m___mem_map_a8f38f88c8652ae9e793d53c519dd657e}
Trace Enable Event Register, offset\+: 0x20 \hypertarget{struct_e_t_m___mem_map_ad9b815d0f98a1553e6ca965a2d0c2264}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!F\+F\+L\+R@{F\+F\+L\+R}}
\index{F\+F\+L\+R@{F\+F\+L\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+F\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+F\+F\+L\+R}\label{struct_e_t_m___mem_map_ad9b815d0f98a1553e6ca965a2d0c2264}
F\+I\+F\+O\+F\+U\+L\+L Level Register, offset\+: 0x28 \hypertarget{struct_e_t_m___mem_map_a86a9b1a2c070dbd2726e755884425de5}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+D\+R@{I\+D\+R}}
\index{I\+D\+R@{I\+D\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+D\+R}\label{struct_e_t_m___mem_map_a86a9b1a2c070dbd2726e755884425de5}
I\+D Register, offset\+: 0x1\+E4 \hypertarget{struct_e_t_m___mem_map_a584ac31c6dcec464f98ceece5b76d1f6}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+D\+R2@{I\+D\+R2}}
\index{I\+D\+R2@{I\+D\+R2}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+D\+R2}\label{struct_e_t_m___mem_map_a584ac31c6dcec464f98ceece5b76d1f6}
E\+T\+M I\+D Register 2, offset\+: 0x208 \hypertarget{struct_e_t_m___mem_map_aa5fdf34d92821f87bbcde2dbb43a6d3c}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R0}\label{struct_e_t_m___mem_map_aa5fdf34d92821f87bbcde2dbb43a6d3c}
E\+T\+M Integration Test A\+T\+B Control 0 Register, offset\+: 0x\+E\+F8 \hypertarget{struct_e_t_m___mem_map_ac2904f8a9c14b9bc63b82fddb4595962}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R2}\label{struct_e_t_m___mem_map_ac2904f8a9c14b9bc63b82fddb4595962}
E\+T\+M Integration Test A\+T\+B Control 2 Register, offset\+: 0x\+E\+F0 \hypertarget{struct_e_t_m___mem_map_a01935d66d22a870449dfbcae7f735fd8}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}}
\index{I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+T\+C\+T\+R\+L}\label{struct_e_t_m___mem_map_a01935d66d22a870449dfbcae7f735fd8}
Integration Mode Control Register, offset\+: 0x\+F00 \hypertarget{struct_e_t_m___mem_map_ab0288cb0941aa3a494bc261eef1144f7}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+T\+M\+I\+S\+C\+I\+N@{I\+T\+M\+I\+S\+C\+I\+N}}
\index{I\+T\+M\+I\+S\+C\+I\+N@{I\+T\+M\+I\+S\+C\+I\+N}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+M\+I\+S\+C\+I\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+T\+M\+I\+S\+C\+I\+N}\label{struct_e_t_m___mem_map_ab0288cb0941aa3a494bc261eef1144f7}
Integration Test Miscelaneous Inputs Register, offset\+: 0x\+E\+E0 \hypertarget{struct_e_t_m___mem_map_a85a29fa5f53cb199fd980f61593d4c45}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!I\+T\+T\+R\+I\+G\+O\+U\+T@{I\+T\+T\+R\+I\+G\+O\+U\+T}}
\index{I\+T\+T\+R\+I\+G\+O\+U\+T@{I\+T\+T\+R\+I\+G\+O\+U\+T}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+T\+R\+I\+G\+O\+U\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+I\+T\+T\+R\+I\+G\+O\+U\+T}\label{struct_e_t_m___mem_map_a85a29fa5f53cb199fd980f61593d4c45}
Integration Test Trigger Out Register, offset\+: 0x\+E\+E8 \hypertarget{struct_e_t_m___mem_map_a3e7f9350f82e25fe0112095043733e96}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!L\+A\+R@{L\+A\+R}}
\index{L\+A\+R@{L\+A\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+L\+A\+R}\label{struct_e_t_m___mem_map_a3e7f9350f82e25fe0112095043733e96}
Lock Access Register, offset\+: 0x\+F\+B0 \hypertarget{struct_e_t_m___mem_map_a49d085205e5533bde644d064121739f2}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!L\+S\+R@{L\+S\+R}}
\index{L\+S\+R@{L\+S\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+L\+S\+R}\label{struct_e_t_m___mem_map_a49d085205e5533bde644d064121739f2}
Lock Status Register, offset\+: 0x\+F\+B4 \hypertarget{struct_e_t_m___mem_map_a9fa7ceaef6263bb4f389dd0b62517a9e}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+D\+S\+R@{P\+D\+S\+R}}
\index{P\+D\+S\+R@{P\+D\+S\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+D\+S\+R}\label{struct_e_t_m___mem_map_a9fa7ceaef6263bb4f389dd0b62517a9e}
Device Power-\/\+Down Status Register, offset\+: 0x314 \hypertarget{struct_e_t_m___mem_map_a8e28324e300b4ce198839c4365ac2c19}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R0@{P\+I\+D\+R0}}
\index{P\+I\+D\+R0@{P\+I\+D\+R0}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R0}\label{struct_e_t_m___mem_map_a8e28324e300b4ce198839c4365ac2c19}
Peripheral Identification Register 0, offset\+: 0x\+F\+E0 \hypertarget{struct_e_t_m___mem_map_a2b4d5fe9290dc96888a3c8361ff0b1cb}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R1@{P\+I\+D\+R1}}
\index{P\+I\+D\+R1@{P\+I\+D\+R1}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R1}\label{struct_e_t_m___mem_map_a2b4d5fe9290dc96888a3c8361ff0b1cb}
Peripheral Identification Register 1, offset\+: 0x\+F\+E4 \hypertarget{struct_e_t_m___mem_map_a60875d0450fd0cc4953bf5551153dc24}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R2@{P\+I\+D\+R2}}
\index{P\+I\+D\+R2@{P\+I\+D\+R2}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R2}\label{struct_e_t_m___mem_map_a60875d0450fd0cc4953bf5551153dc24}
Peripheral Identification Register 2, offset\+: 0x\+F\+E8 \hypertarget{struct_e_t_m___mem_map_a43bc7f48732725721d1af673497aeb3b}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R3@{P\+I\+D\+R3}}
\index{P\+I\+D\+R3@{P\+I\+D\+R3}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R3}\label{struct_e_t_m___mem_map_a43bc7f48732725721d1af673497aeb3b}
Peripheral Identification Register 3, offset\+: 0x\+F\+E\+C \hypertarget{struct_e_t_m___mem_map_a5ee81b650eb5614f457473769ea8fb89}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R4@{P\+I\+D\+R4}}
\index{P\+I\+D\+R4@{P\+I\+D\+R4}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R4}\label{struct_e_t_m___mem_map_a5ee81b650eb5614f457473769ea8fb89}
Peripheral Identification Register 4, offset\+: 0x\+F\+D0 \hypertarget{struct_e_t_m___mem_map_abc897f6c82134908fb148e9283399e7c}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R5@{P\+I\+D\+R5}}
\index{P\+I\+D\+R5@{P\+I\+D\+R5}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R5}\label{struct_e_t_m___mem_map_abc897f6c82134908fb148e9283399e7c}
Peripheral Identification Register 5, offset\+: 0x\+F\+D4 \hypertarget{struct_e_t_m___mem_map_a2c8b019b70ddbec18c4ee65fa670f6f7}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R6@{P\+I\+D\+R6}}
\index{P\+I\+D\+R6@{P\+I\+D\+R6}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R6}\label{struct_e_t_m___mem_map_a2c8b019b70ddbec18c4ee65fa670f6f7}
Peripheral Identification Register 6, offset\+: 0x\+F\+D8 \hypertarget{struct_e_t_m___mem_map_ad50208a539be49c2689ceae20ad53af4}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D\+R7@{P\+I\+D\+R7}}
\index{P\+I\+D\+R7@{P\+I\+D\+R7}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R7}\label{struct_e_t_m___mem_map_ad50208a539be49c2689ceae20ad53af4}
Peripheral Identification Register 7, offset\+: 0x\+F\+D\+C \hypertarget{struct_e_t_m___mem_map_a21304c0be7e04790f0c022f40d2ef1aa}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!S\+C\+R@{S\+C\+R}}
\index{S\+C\+R@{S\+C\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+S\+C\+R}\label{struct_e_t_m___mem_map_a21304c0be7e04790f0c022f40d2ef1aa}
System Configuration Register, offset\+: 0x14 \hypertarget{struct_e_t_m___mem_map_af91fa67ecfbfa6eb2d20588bbf32215b}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+S\+R}\label{struct_e_t_m___mem_map_af91fa67ecfbfa6eb2d20588bbf32215b}
E\+T\+M Status Register, offset\+: 0x10 \hypertarget{struct_e_t_m___mem_map_af01a13d412cdc4037d95e27ac51c64bd}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!S\+Y\+N\+C\+F\+R@{S\+Y\+N\+C\+F\+R}}
\index{S\+Y\+N\+C\+F\+R@{S\+Y\+N\+C\+F\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+Y\+N\+C\+F\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+S\+Y\+N\+C\+F\+R}\label{struct_e_t_m___mem_map_af01a13d412cdc4037d95e27ac51c64bd}
Synchronization Frequency Register, offset\+: 0x1\+E0 \hypertarget{struct_e_t_m___mem_map_a190e1e7ffbcf9b1b6c6d543aa4e1fbc4}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!T\+E\+C\+R1@{T\+E\+C\+R1}}
\index{T\+E\+C\+R1@{T\+E\+C\+R1}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+E\+C\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+T\+E\+C\+R1}\label{struct_e_t_m___mem_map_a190e1e7ffbcf9b1b6c6d543aa4e1fbc4}
Trace Enable Control 1 Register, offset\+: 0x24 \hypertarget{struct_e_t_m___mem_map_a81f0d20c0c8efb46c6c06bcc30c5947e}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!T\+E\+S\+S\+E\+I\+C\+R@{T\+E\+S\+S\+E\+I\+C\+R}}
\index{T\+E\+S\+S\+E\+I\+C\+R@{T\+E\+S\+S\+E\+I\+C\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+E\+S\+S\+E\+I\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+T\+E\+S\+S\+E\+I\+C\+R}\label{struct_e_t_m___mem_map_a81f0d20c0c8efb46c6c06bcc30c5947e}
Trace\+Enable Start/\+Stop Embedded\+I\+C\+E Control Register, offset\+: 0x1\+F0 \hypertarget{struct_e_t_m___mem_map_a9f0f88f9e4c2bbb77d22f216cce40e7a}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!T\+R\+A\+C\+E\+I\+D\+R@{T\+R\+A\+C\+E\+I\+D\+R}}
\index{T\+R\+A\+C\+E\+I\+D\+R@{T\+R\+A\+C\+E\+I\+D\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+R\+A\+C\+E\+I\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+T\+R\+A\+C\+E\+I\+D\+R}\label{struct_e_t_m___mem_map_a9f0f88f9e4c2bbb77d22f216cce40e7a}
Core\+Sight Trace I\+D Register, offset\+: 0x200 \hypertarget{struct_e_t_m___mem_map_a0acebf95863ac9ae5ccbc9a87e48be62}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!T\+R\+I\+G\+G\+E\+R@{T\+R\+I\+G\+G\+E\+R}}
\index{T\+R\+I\+G\+G\+E\+R@{T\+R\+I\+G\+G\+E\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+R\+I\+G\+G\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+T\+R\+I\+G\+G\+E\+R}\label{struct_e_t_m___mem_map_a0acebf95863ac9ae5ccbc9a87e48be62}
Trigger Event Register, offset\+: 0x8 \hypertarget{struct_e_t_m___mem_map_ad30bdaff018bc7d3b586ce0ca41dfd9b}{}\index{E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}!T\+S\+E\+V\+R@{T\+S\+E\+V\+R}}
\index{T\+S\+E\+V\+R@{T\+S\+E\+V\+R}!E\+T\+M\+\_\+\+Mem\+Map@{E\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+S\+E\+V\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+M\+\_\+\+Mem\+Map\+::\+T\+S\+E\+V\+R}\label{struct_e_t_m___mem_map_ad30bdaff018bc7d3b586ce0ca41dfd9b}
Timestamp Event Register, offset\+: 0x1\+F8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
