Classic Timing Analyzer report for data_path
Sun Mar 17 10:47:31 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                     ; To                                                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.187 ns                                       ; pc_sel[0]                                                                                                                                ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.050 ns                                      ; exp_r_alu:inst|74273:inst4|14                                                                                                            ; d[7]                                                                                                                                     ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 19.007 ns                                      ; alu_sel[3]                                                                                                                               ; d[7]                                                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.602 ns                                      ; d[6]                                                                                                                                     ; exp_r_alu:inst|74374:inst9|15                                                                                                            ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                          ;                                                                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[2]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[4]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[1]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[3]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                     ; To                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7 ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.260 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.947 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.755 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                   ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                       ; To Clock  ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 8.187 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 8.101 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.911 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.825 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.739 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.708 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.653 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.622 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.567 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.466 ns   ; we_rd[0]   ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A   ; None         ; 7.432 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.346 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.260 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.174 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.090 ns   ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 7.088 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.845 ns   ; d[0]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.611 ns   ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.542 ns   ; d[1]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.404 ns   ; d[2]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.349 ns   ; d[4]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.313 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.308 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.264 ns   ; d[3]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.259 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 6.125 ns   ; we_rd[1]   ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A   ; None         ; 6.046 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.983 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.973 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.938 ns   ; d[5]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.861 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.813 ns   ; d[0]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.653 ns   ; d[7]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.617 ns   ; d[4]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.568 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.516 ns   ; d[1]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.369 ns   ; d[2]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.331 ns   ; d[0]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK       ;
; N/A   ; None         ; 5.318 ns   ; d[3]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.314 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.313 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.306 ns   ; d[2]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK       ;
; N/A   ; None         ; 5.278 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.278 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.206 ns   ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 5.025 ns   ; d[1]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK       ;
; N/A   ; None         ; 5.015 ns   ; d[6]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.951 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.947 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.908 ns   ; d[5]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.894 ns   ; d[5]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK       ;
; N/A   ; None         ; 4.874 ns   ; d[3]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK       ;
; N/A   ; None         ; 4.838 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.829 ns   ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.767 ns   ; d[4]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK       ;
; N/A   ; None         ; 4.621 ns   ; d[7]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A   ; None         ; 4.465 ns   ; d[6]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK       ;
; N/A   ; None         ; 4.444 ns   ; d[7]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK       ;
; N/A   ; None         ; 4.285 ns   ; d[6]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A   ; None         ; 3.269 ns   ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 3.181 ns   ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 3.109 ns   ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 3.092 ns   ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 3.037 ns   ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 3.025 ns   ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 3.025 ns   ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 2.973 ns   ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.936 ns   ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 2.882 ns   ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 2.704 ns   ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.693 ns   ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 2.653 ns   ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.574 ns   ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.569 ns   ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.568 ns   ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.538 ns   ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 2.522 ns   ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.519 ns   ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.517 ns   ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.436 ns   ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.352 ns   ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.318 ns   ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 2.291 ns   ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.290 ns   ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.263 ns   ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.218 ns   ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.209 ns   ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.196 ns   ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.162 ns   ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 2.145 ns   ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.130 ns   ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                                            ; CLK       ;
; N/A   ; None         ; 2.128 ns   ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 2.076 ns   ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 2.041 ns   ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.986 ns   ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.970 ns   ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.970 ns   ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.924 ns   ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 1.919 ns   ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                                            ; ld_reg[2] ;
; N/A   ; None         ; 1.865 ns   ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.840 ns   ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.839 ns   ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.836 ns   ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.835 ns   ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.834 ns   ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.834 ns   ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.798 ns   ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                                            ; ld_reg[4] ;
; N/A   ; None         ; 1.769 ns   ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 1.766 ns   ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                                            ; ld_reg[1] ;
; N/A   ; None         ; 1.747 ns   ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                                            ; ld_reg[3] ;
; N/A   ; None         ; 1.642 ns   ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.489 ns   ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.462 ns   ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.462 ns   ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.394 ns   ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.393 ns   ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.267 ns   ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.096 ns   ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.093 ns   ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.064 ns   ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                                            ; CLK       ;
; N/A   ; None         ; 1.064 ns   ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                                            ; CLK       ;
; N/A   ; None         ; 0.873 ns   ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                                            ; CLK       ;
; N/A   ; None         ; 0.868 ns   ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                                            ; CLK       ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                      ; To   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A                                     ; None                                                ; 18.050 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.022 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.812 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.784 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.433 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.405 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.367 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 17.339 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 17.081 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.078 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 17.077 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 17.053 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.050 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.839 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.782 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.754 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.750 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.722 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.681 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.460 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.443 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.394 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.393 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.347 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.319 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.285 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.155 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.108 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.105 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.064 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.048 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.047 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.020 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.998 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[2] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.946 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.852 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.824 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.809 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.777 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.776 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.712 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.710 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[3] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.709 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.678 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.668 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.650 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.602 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.484 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.456 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.424 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.421 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.381 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[2] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.374 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.316 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.313 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.272 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.253 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.244 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.225 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.169 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.141 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.093 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[3] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.075 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.017 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.985 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.978 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.944 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.916 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.879 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.863 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.856 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.835 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.801 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.773 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.705 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.690 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.589 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.582 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.570 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.565 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.561 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.560 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.542 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.287 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.283 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.280 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.272 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.259 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.257 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.196 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.195 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.139 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.129 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.122 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.101 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.087 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.048 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.044 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.971 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.948 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.913 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.852 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.831 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                             ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.830 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.813 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.781 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.670 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.597 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.574 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                             ; d[1] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.553 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                             ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.525 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                             ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.512 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.488 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.466 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                             ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.456 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[2] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.404 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.404 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.401 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.361 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[1] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.232 ns  ; exp_r_alu:inst|74374:inst8|18                                                                                                             ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.214 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[1] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.209 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                             ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.179 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.169 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                             ; d[3] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.169 ns  ; exp_r_alu:inst|74374:inst8|20                                                                                                             ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.144 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                             ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.115 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.096 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                             ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.091 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                             ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.079 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                             ; d[0] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.069 ns  ; exp_r_alu:inst|74273:inst4|17                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.043 ns  ; exp_r_alu:inst|74273:inst4|17                                                                                                             ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.030 ns  ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.012 ns  ; exp_r_alu:inst|74273:inst3|16                                                                                                             ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.005 ns  ; exp_r_alu:inst|74374:inst8|13                                                                                                             ; d[4] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                           ;      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 19.007 ns       ; alu_sel[3] ; d[7] ;
; N/A   ; None              ; 18.979 ns       ; alu_sel[3] ; d[6] ;
; N/A   ; None              ; 18.751 ns       ; alu_sel[1] ; d[7] ;
; N/A   ; None              ; 18.723 ns       ; alu_sel[1] ; d[6] ;
; N/A   ; None              ; 18.034 ns       ; alu_sel[3] ; d[4] ;
; N/A   ; None              ; 18.025 ns       ; alu_sel[2] ; d[7] ;
; N/A   ; None              ; 17.997 ns       ; alu_sel[2] ; d[6] ;
; N/A   ; None              ; 17.778 ns       ; alu_sel[1] ; d[4] ;
; N/A   ; None              ; 17.702 ns       ; alu_sel[0] ; d[7] ;
; N/A   ; None              ; 17.674 ns       ; alu_sel[0] ; d[6] ;
; N/A   ; None              ; 17.638 ns       ; alu_sel[3] ; d[2] ;
; N/A   ; None              ; 17.382 ns       ; alu_sel[1] ; d[2] ;
; N/A   ; None              ; 17.350 ns       ; alu_sel[3] ; d[3] ;
; N/A   ; None              ; 17.242 ns       ; alu_sel[3] ; d[5] ;
; N/A   ; None              ; 17.094 ns       ; alu_sel[1] ; d[3] ;
; N/A   ; None              ; 17.062 ns       ; alu_sel[4] ; d[7] ;
; N/A   ; None              ; 17.052 ns       ; alu_sel[2] ; d[4] ;
; N/A   ; None              ; 17.034 ns       ; alu_sel[4] ; d[6] ;
; N/A   ; None              ; 16.986 ns       ; alu_sel[1] ; d[5] ;
; N/A   ; None              ; 16.729 ns       ; alu_sel[0] ; d[4] ;
; N/A   ; None              ; 16.656 ns       ; alu_sel[2] ; d[2] ;
; N/A   ; None              ; 16.368 ns       ; alu_sel[2] ; d[3] ;
; N/A   ; None              ; 16.333 ns       ; alu_sel[0] ; d[2] ;
; N/A   ; None              ; 16.260 ns       ; alu_sel[2] ; d[5] ;
; N/A   ; None              ; 16.170 ns       ; we_rd[0]   ; d[1] ;
; N/A   ; None              ; 16.089 ns       ; alu_sel[4] ; d[4] ;
; N/A   ; None              ; 16.045 ns       ; alu_sel[0] ; d[3] ;
; N/A   ; None              ; 15.937 ns       ; alu_sel[0] ; d[5] ;
; N/A   ; None              ; 15.914 ns       ; bus_sel[4] ; d[1] ;
; N/A   ; None              ; 15.693 ns       ; alu_sel[4] ; d[2] ;
; N/A   ; None              ; 15.405 ns       ; alu_sel[4] ; d[3] ;
; N/A   ; None              ; 15.297 ns       ; alu_sel[4] ; d[5] ;
; N/A   ; None              ; 15.240 ns       ; we_rd[0]   ; d[3] ;
; N/A   ; None              ; 15.214 ns       ; alu_sel[3] ; d[1] ;
; N/A   ; None              ; 15.015 ns       ; bus_sel[4] ; d[3] ;
; N/A   ; None              ; 14.927 ns       ; k[3]       ; d[3] ;
; N/A   ; None              ; 14.887 ns       ; alu_sel[1] ; d[1] ;
; N/A   ; None              ; 14.826 ns       ; bus_sel[0] ; d[1] ;
; N/A   ; None              ; 14.795 ns       ; k[1]       ; d[1] ;
; N/A   ; None              ; 14.765 ns       ; bus_sel[0] ; d[3] ;
; N/A   ; None              ; 14.752 ns       ; alu_sel[1] ; d[0] ;
; N/A   ; None              ; 14.671 ns       ; we_rd[0]   ; d[5] ;
; N/A   ; None              ; 14.619 ns       ; bus_sel[3] ; d[1] ;
; N/A   ; None              ; 14.536 ns       ; bus_sel[4] ; d[4] ;
; N/A   ; None              ; 14.532 ns       ; bus_sel[4] ; d[0] ;
; N/A   ; None              ; 14.528 ns       ; bus_sel[0] ; d[4] ;
; N/A   ; None              ; 14.456 ns       ; we_rd[0]   ; d[4] ;
; N/A   ; None              ; 14.444 ns       ; bus_sel[4] ; d[5] ;
; N/A   ; None              ; 14.398 ns       ; bus_sel[2] ; d[7] ;
; N/A   ; None              ; 14.387 ns       ; bus_sel[2] ; d[1] ;
; N/A   ; None              ; 14.350 ns       ; bus_sel[0] ; d[7] ;
; N/A   ; None              ; 14.322 ns       ; bus_sel[2] ; d[3] ;
; N/A   ; None              ; 14.299 ns       ; alu_sel[2] ; d[1] ;
; N/A   ; None              ; 14.255 ns       ; bus_sel[4] ; d[2] ;
; N/A   ; None              ; 14.209 ns       ; we_rd[0]   ; d[2] ;
; N/A   ; None              ; 14.202 ns       ; bus_sel[4] ; d[7] ;
; N/A   ; None              ; 14.174 ns       ; bus_sel[3] ; d[3] ;
; N/A   ; None              ; 14.172 ns       ; bus_sel[0] ; d[5] ;
; N/A   ; None              ; 14.091 ns       ; bus_sel[2] ; d[4] ;
; N/A   ; None              ; 14.073 ns       ; we_rd[0]   ; d[7] ;
; N/A   ; None              ; 14.004 ns       ; k[5]       ; d[5] ;
; N/A   ; None              ; 13.979 ns       ; we_rd[0]   ; d[0] ;
; N/A   ; None              ; 13.976 ns       ; bus_sel[2] ; d[6] ;
; N/A   ; None              ; 13.944 ns       ; alu_sel[3] ; d[0] ;
; N/A   ; None              ; 13.941 ns       ; bus_sel[0] ; d[6] ;
; N/A   ; None              ; 13.887 ns       ; k[0]       ; d[0] ;
; N/A   ; None              ; 13.883 ns       ; bus_sel[2] ; d[0] ;
; N/A   ; None              ; 13.843 ns       ; bus_sel[0] ; d[0] ;
; N/A   ; None              ; 13.838 ns       ; alu_sel[0] ; d[1] ;
; N/A   ; None              ; 13.830 ns       ; k[4]       ; d[4] ;
; N/A   ; None              ; 13.728 ns       ; bus_sel[2] ; d[5] ;
; N/A   ; None              ; 13.711 ns       ; bus_sel[3] ; d[4] ;
; N/A   ; None              ; 13.703 ns       ; alu_sel[0] ; d[0] ;
; N/A   ; None              ; 13.578 ns       ; bus_sel[3] ; d[5] ;
; N/A   ; None              ; 13.435 ns       ; bus_sel[0] ; d[2] ;
; N/A   ; None              ; 13.364 ns       ; alu_sel[5] ; d[2] ;
; N/A   ; None              ; 13.340 ns       ; k[2]       ; d[2] ;
; N/A   ; None              ; 13.310 ns       ; alu_sel[2] ; d[0] ;
; N/A   ; None              ; 13.246 ns       ; bus_sel[3] ; d[0] ;
; N/A   ; None              ; 13.226 ns       ; bus_sel[3] ; d[2] ;
; N/A   ; None              ; 13.198 ns       ; alu_sel[4] ; d[1] ;
; N/A   ; None              ; 13.071 ns       ; alu_sel[5] ; d[3] ;
; N/A   ; None              ; 13.057 ns       ; alu_sel[4] ; d[0] ;
; N/A   ; None              ; 13.007 ns       ; k[7]       ; d[7] ;
; N/A   ; None              ; 12.996 ns       ; bus_sel[2] ; d[2] ;
; N/A   ; None              ; 12.921 ns       ; alu_sel[5] ; d[1] ;
; N/A   ; None              ; 12.895 ns       ; bus_sel[3] ; d[6] ;
; N/A   ; None              ; 12.847 ns       ; bus_sel[1] ; d[1] ;
; N/A   ; None              ; 12.784 ns       ; alu_sel[5] ; d[0] ;
; N/A   ; None              ; 12.575 ns       ; we_rd[0]   ; d[6] ;
; N/A   ; None              ; 12.543 ns       ; bus_sel[3] ; d[7] ;
; N/A   ; None              ; 12.401 ns       ; bus_sel[4] ; d[6] ;
; N/A   ; None              ; 12.296 ns       ; alu_sel[5] ; d[4] ;
; N/A   ; None              ; 12.010 ns       ; bus_sel[1] ; d[4] ;
; N/A   ; None              ; 12.010 ns       ; bus_sel[1] ; d[5] ;
; N/A   ; None              ; 11.999 ns       ; bus_sel[1] ; d[3] ;
; N/A   ; None              ; 11.999 ns       ; bus_sel[1] ; d[0] ;
; N/A   ; None              ; 11.998 ns       ; bus_sel[1] ; d[2] ;
; N/A   ; None              ; 11.748 ns       ; alu_sel[5] ; d[7] ;
; N/A   ; None              ; 11.724 ns       ; alu_sel[5] ; d[6] ;
; N/A   ; None              ; 11.587 ns       ; bus_sel[1] ; d[6] ;
; N/A   ; None              ; 11.587 ns       ; bus_sel[1] ; d[7] ;
; N/A   ; None              ; 11.509 ns       ; alu_sel[5] ; d[5] ;
; N/A   ; None              ; 11.092 ns       ; k[6]       ; d[6] ;
+-------+-------------------+-----------------+------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                          ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                       ; To Clock  ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -0.602 ns ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                                            ; CLK       ;
; N/A           ; None        ; -0.607 ns ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                                            ; CLK       ;
; N/A           ; None        ; -0.798 ns ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                                            ; CLK       ;
; N/A           ; None        ; -0.798 ns ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                                            ; CLK       ;
; N/A           ; None        ; -0.827 ns ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                                            ; CLK       ;
; N/A           ; None        ; -0.830 ns ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.001 ns ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.127 ns ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.128 ns ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.196 ns ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.196 ns ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.223 ns ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.376 ns ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.481 ns ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -1.500 ns ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -1.503 ns ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -1.532 ns ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -1.568 ns ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.568 ns ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.569 ns ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.570 ns ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.573 ns ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.574 ns ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.599 ns ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.653 ns ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -1.658 ns ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -1.704 ns ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.704 ns ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.720 ns ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.775 ns ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.810 ns ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -1.862 ns ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -1.864 ns ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.879 ns ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -1.896 ns ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -1.930 ns ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -1.943 ns ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.952 ns ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                                            ; CLK       ;
; N/A           ; None        ; -1.997 ns ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                                            ; CLK       ;
; N/A           ; None        ; -2.024 ns ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                                            ; CLK       ;
; N/A           ; None        ; -2.025 ns ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                                            ; CLK       ;
; N/A           ; None        ; -2.052 ns ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -2.086 ns ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                                            ; CLK       ;
; N/A           ; None        ; -2.170 ns ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                                            ; CLK       ;
; N/A           ; None        ; -2.251 ns ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -2.253 ns ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -2.256 ns ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -2.272 ns ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -2.302 ns ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -2.303 ns ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -2.308 ns ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -2.387 ns ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -2.427 ns ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -2.438 ns ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -2.616 ns ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -2.670 ns ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -2.707 ns ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                                            ; ld_reg[3] ;
; N/A           ; None        ; -2.759 ns ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                                            ; ld_reg[4] ;
; N/A           ; None        ; -2.759 ns ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -2.771 ns ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -2.826 ns ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -2.843 ns ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                                            ; ld_reg[1] ;
; N/A           ; None        ; -2.915 ns ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -3.003 ns ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                                            ; ld_reg[2] ;
; N/A           ; None        ; -4.019 ns ; d[6]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.131 ns ; d[7]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK       ;
; N/A           ; None        ; -4.152 ns ; d[6]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK       ;
; N/A           ; None        ; -4.355 ns ; d[7]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.454 ns ; d[4]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK       ;
; N/A           ; None        ; -4.561 ns ; d[3]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK       ;
; N/A           ; None        ; -4.563 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.572 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.581 ns ; d[5]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK       ;
; N/A           ; None        ; -4.642 ns ; d[5]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.681 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.685 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.712 ns ; d[1]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK       ;
; N/A           ; None        ; -4.749 ns ; d[6]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.940 ns ; ld_reg[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -4.993 ns ; d[2]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK       ;
; N/A           ; None        ; -5.012 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.012 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.018 ns ; d[0]       ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK       ;
; N/A           ; None        ; -5.047 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.048 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.052 ns ; d[3]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.103 ns ; d[2]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.250 ns ; d[1]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.302 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.351 ns ; d[4]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.387 ns ; d[7]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.547 ns ; d[0]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|ar[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.595 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.672 ns ; d[5]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.707 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.717 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.780 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.812 ns ; we_rd[1]   ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.987 ns ; pc_sel[1]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.993 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -5.998 ns ; d[3]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.042 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.047 ns ; bus_sel[0] ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.083 ns ; d[4]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.138 ns ; d[2]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.276 ns ; d[1]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.503 ns ; pc_sel[0]  ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -6.579 ns ; d[0]       ; pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]                                                                                                    ; CLK       ;
; N/A           ; None        ; -7.153 ns ; we_rd[0]   ; pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 17 10:47:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "ld_reg[2]" is an undefined clock
    Info: Assuming node "ld_reg[4]" is an undefined clock
    Info: Assuming node "ld_reg[1]" is an undefined clock
    Info: Assuming node "ld_reg[3]" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "exp_r_alu:inst|inst6" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst24" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst11" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst5" as buffer
Info: Clock "CLK" Internal fmax is restricted to 163.03 MHz between source memory "pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.812 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.915 ns ( 68.10 % )
                Info: Total interconnect delay = 0.897 ns ( 31.90 % )
            Info: - Longest clock path from clock "CLK" to source memory is 2.831 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.934 ns ( 68.32 % )
                Info: Total interconnect delay = 0.897 ns ( 31.68 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: No valid register-to-register data paths exist for clock "ld_reg[2]"
Info: No valid register-to-register data paths exist for clock "ld_reg[4]"
Info: No valid register-to-register data paths exist for clock "ld_reg[1]"
Info: No valid register-to-register data paths exist for clock "ld_reg[3]"
Info: tsu for register "pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]" (data pin = "pc_sel[0]", clock pin = "CLK") is 8.187 ns
    Info: + Longest pin to register delay is 10.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'pc_sel[0]'
        Info: 2: + IC(6.120 ns) + CELL(0.589 ns) = 7.643 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1'
        Info: 3: + IC(1.465 ns) + CELL(0.621 ns) = 9.729 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.815 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.901 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.987 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.073 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 10.263 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.349 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.855 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38'
        Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.963 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]'
        Info: Total cell delay = 3.378 ns ( 30.81 % )
        Info: Total interconnect delay = 7.585 ns ( 69.19 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.736 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]'
        Info: Total cell delay = 1.766 ns ( 64.55 % )
        Info: Total interconnect delay = 0.970 ns ( 35.45 % )
Info: tco from clock "CLK" to destination pin "d[7]" through register "exp_r_alu:inst|74273:inst4|14" is 18.050 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.609 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.102 ns) + CELL(0.206 ns) = 3.408 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'exp_r_alu:inst|inst6'
        Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.096 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'exp_r_alu:inst|inst6~clkctrl'
        Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 5.609 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst|74273:inst4|14'
        Info: Total cell delay = 1.972 ns ( 35.16 % )
        Info: Total interconnect delay = 3.637 ns ( 64.84 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst|74273:inst4|14'
        Info: 2: + IC(0.738 ns) + CELL(0.624 ns) = 1.362 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|47~0'
        Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|78~0'
        Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 3.639 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst2|78~1'
        Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 4.624 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|78~2'
        Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 5.920 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst1|74~1'
        Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 7.705 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst1|74~2'
        Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 8.445 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38'
        Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 12.137 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd[7]'
        Info: Total cell delay = 7.092 ns ( 58.43 % )
        Info: Total interconnect delay = 5.045 ns ( 41.57 % )
Info: Longest tpd from source pin "alu_sel[3]" to destination pin "d[7]" is 19.007 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 8; PIN Node = 'alu_sel[3]'
    Info: 2: + IC(6.638 ns) + CELL(0.650 ns) = 8.232 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|47~0'
    Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 9.486 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|78~0'
    Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 10.509 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst2|78~1'
    Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 11.494 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|78~2'
    Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 12.790 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst1|74~1'
    Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 14.575 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst1|74~2'
    Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 15.315 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38'
    Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 19.007 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd[7]'
    Info: Total cell delay = 8.062 ns ( 42.42 % )
    Info: Total interconnect delay = 10.945 ns ( 57.58 % )
Info: th for register "exp_r_alu:inst|74374:inst9|15" (data pin = "d[6]", clock pin = "CLK") is -0.602 ns
    Info: + Longest clock path from clock "CLK" to destination register is 5.815 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.111 ns) + CELL(0.366 ns) = 3.577 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 1; COMB Node = 'exp_r_alu:inst|inst5'
        Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 4.317 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'exp_r_alu:inst|inst5~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.815 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst|74374:inst9|15'
        Info: Total cell delay = 2.132 ns ( 36.66 % )
        Info: Total interconnect delay = 3.683 ns ( 63.34 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'd[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y6_N0; Fanout = 6; COMB Node = 'd~1'
        Info: 3: + IC(5.318 ns) + CELL(0.460 ns) = 6.723 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst|74374:inst9|15'
        Info: Total cell delay = 1.405 ns ( 20.90 % )
        Info: Total interconnect delay = 5.318 ns ( 79.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sun Mar 17 10:47:31 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


