// Seed: 138920756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wand id_2;
  input wire id_1;
  assign id_4 = id_3;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    output tri id_6,
    input uwire id_7
);
  assign id_1 = id_2 ? id_0 : -1;
  generate
    for (id_9 = id_0; 1; id_1 = ~id_7) begin : LABEL_0
      assign id_6 = (1);
    end
  endgenerate
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
