HDL language for the peripheral (top level) design unit arp_ssp is vhdl ...
INFO:MDT - Create temparary xst project file:
   C:\edk_user_repository\MyProcessorIPLib\pcores/arp_ssp.prj
Compiling vhdl file
"C:/edk_user_repository/MyProcessorIPLib/pcores/arp_ssp_v2_00_b/hdl/vhdl/arp_ssp
.vhd" in Library arp_ssp_v2_00_c.
Entity <ARP_SSP> compiled.
Entity <ARP_SSP> (Architecture <Behavioral>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   C:\edk_user_repository\MyProcessorIPLib\pcores\arp_ssp.prj : 13
Copying file arp_ssp.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/arp_ssp_v2_00_c/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\edk_user_repository\MyProcessorIPLib\pcores\arp_ssp_v2_00_c.

Summary:

  Logical library     : arp_ssp_v2_00_c
  Version             : 2.00.c
  Bus interface(s)    : None

The following sub-directories will be created:

  - arp_ssp_v2_00_c\data
  - arp_ssp_v2_00_c\hdl
  - arp_ssp_v2_00_c\hdl\vhdl


The following HDL source files will be copied into the arp_ssp_v2_00_c\hdl\vhdl
directory:

  - arp_ssp.vhd

The following files will be created under the arp_ssp_v2_00_c\data directory:

  - arp_ssp_v2_1_0.mpd
  - arp_ssp_v2_1_0.pao


