* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Jul 28 2023 14:09:29

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --outdir C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP
SDC file             - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer
Timing library       - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_clk_en, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	60
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	1
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	212/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	45
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	19
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	76
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F_LC_147/in1" to pin "I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F_LC_147/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_0_ret_4_RNICU2F_LC_148/in1" to pin "I_DUT.U_5.fpga_m_0_ret_4_RNICU2F_LC_148/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F_LC_149/in1" to pin "I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F_LC_149/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_0_ret_4_RNIE03F_LC_150/in1" to pin "I_DUT.U_5.fpga_m_0_ret_4_RNIE03F_LC_150/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNIQT5I2_LC_158/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNIQT5I2_LC_158/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_9_RNI797L1_LC_137/in1" to pin "I_DUT.U_4.fpga_m_ret_9_RNI797L1_LC_137/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1_LC_173/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1_LC_173/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_3_RNIK5EN1_LC_124/in1" to pin "I_DUT.U_4.fpga_m_ret_3_RNIK5EN1_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_LC_171/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_1_ret_RNIHEAG_LC_120/in1" to pin "I_DUT.U_4.fpga_m_1_ret_RNIHEAG_LC_120/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_2_ret_RNIIIGK_LC_122/in1" to pin "I_DUT.U_4.fpga_m_2_ret_RNIIIGK_LC_122/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_6_RNIM2D7_LC_132/in1" to pin "I_DUT.U_4.fpga_m_ret_6_RNIM2D7_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_RNI15M5_LC_139/in1" to pin "I_DUT.U_4.fpga_m_ret_RNI15M5_LC_139/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_5_RNI0PRE1_LC_128/in1" to pin "I_DUT.U_4.fpga_m_ret_5_RNI0PRE1_LC_128/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0_LC_172/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0_LC_172/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_7_RNI2OTC1_LC_135/in1" to pin "I_DUT.U_4.fpga_m_ret_7_RNI2OTC1_LC_135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2_LC_174/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2_LC_174/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_LC_63/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_LC_63/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0_LC_64/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0_LC_64/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1_LC_65/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1_LC_65/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10_LC_66/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10_LC_66/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11_LC_67/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11_LC_67/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12_LC_68/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12_LC_68/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13_LC_69/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13_LC_69/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14_LC_70/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14_LC_70/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15_LC_71/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15_LC_71/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16_LC_72/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2_LC_73/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2_LC_73/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3_LC_74/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3_LC_74/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4_LC_75/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4_LC_75/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5_LC_76/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5_LC_76/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6_LC_77/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6_LC_77/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7_LC_78/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7_LC_78/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8_LC_79/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8_LC_79/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9_LC_80/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9_LC_80/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_3_RNI672E_LC_81/in1" to pin "I_DUT.U_1.fpga_m_ret_3_RNI672E_LC_81/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	289
    Number of DFFs      	:	171
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	60

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	124
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	117
        CARRY Only       	:	12
        LUT with CARRY   	:	1
    LogicCells                  :	301
    PLBs                        :	64/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	1/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.5 (sec)

Final Design Statistics
    Number of LUTs      	:	289
    Number of DFFs      	:	171
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	60
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	1
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	301
    PLBs                        :	110/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	1/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: EC5LP|iGCK_clk | Frequency: 40.95 MHz | Target: 112.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

