<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
:0  %buffer_01 = alloca i16

]]></Node>
<StgValue><ssdm name="buffer_01"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %sext_ln9 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="5">
<![CDATA[
:7  %sext_ln9_1 = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="6">
<![CDATA[
:8  %sext_ln9_2 = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="7">
<![CDATA[
:11  %zext_ln26 = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
:12  %zext_ln26_1_cast = zext i7 %sext_ln9_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
:13  %zext_ln32 = zext i6 %sext_ln9_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="6">
<![CDATA[
:14  %zext_ln32_1_cast = zext i6 %sext_ln9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln32_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="5">
<![CDATA[
:15  %empty = trunc i5 %output_width_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="5">
<![CDATA[
:16  %empty_44 = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="6">
<![CDATA[
:17  %empty_45 = trunc i6 %output_depth_read to i5

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:2  %phi_mul4 = phi i8 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %next_mul5 = add i8 %phi_mul4, %zext_ln32

]]></Node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %zext_ln26

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %icmp_ln18 = icmp eq i5 %out_d_0, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:7  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %icmp_ln18, label %3, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0  %out_h_0 = phi i4 [ %out_h, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:2  %icmp_ln19 = icmp eq i4 %out_h_0, %empty_44

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
.preheader8.preheader:0  %zext_ln26_1 = zext i4 %out_h_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:1  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="5">
<![CDATA[
.preheader8.preheader:2  %zext_ln26_2 = zext i5 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8.preheader:3  %tmp2 = add i8 %zext_ln26_1, %phi_mul4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:4  %tmp2_cast = zext i8 %tmp2 to i12

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:5  %tmp3 = mul i12 %zext_ln32_1_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:6  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0  %out_w_0 = phi i4 [ %out_w, %2 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:2  %icmp_ln20 = icmp eq i4 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:3  %out_w = add i4 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln20, label %.preheader9.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="4">
<![CDATA[
.preheader7.preheader:0  %zext_ln26_3 = zext i4 %out_w_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader7.preheader:1  %shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="5">
<![CDATA[
.preheader7.preheader:2  %zext_ln26_4 = zext i5 %shl_ln26_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0  %in_h_0 = phi i2 [ 0, %.preheader7.preheader ], [ %in_h, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="in_h_0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2">
<![CDATA[
.preheader7:1  %trunc_ln22 = trunc i2 %in_h_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:2  %icmp_ln22 = icmp eq i2 %in_h_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:4  %in_h = add i2 1, %in_h_0

]]></Node>
<StgValue><ssdm name="in_h"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln22, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln26_5_cast = zext i2 %in_h_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26_5_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp4 = add i9 %phi_mul, %zext_ln26_5_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp = add i9 %tmp4, %zext_ln26_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_cast = zext i9 %tmp to i14

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:4  %tmp1 = mul i14 %tmp_cast, %zext_ln26_1_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_01_load = load i16* %buffer_01

]]></Node>
<StgValue><ssdm name="buffer_01_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln32 = add i12 %tmp3, %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln32_1 = zext i12 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %buffer_01_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %in_w_0 = phi i2 [ %in_w, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_w_0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2">
<![CDATA[
.preheader:1  %trunc_ln24 = trunc i2 %in_w_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln24 = icmp eq i2 %in_w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %in_w = add i2 1, %in_w_0

]]></Node>
<StgValue><ssdm name="in_w"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln24, label %.preheader7.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="2">
<![CDATA[
:1  %zext_ln26_5 = zext i2 %in_w_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln26 = add i14 %tmp1, %zext_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln26_3 = add i14 %add_ln26, %zext_ln26_4

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="14">
<![CDATA[
:4  %zext_ln26_6 = zext i14 %add_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:6  %tmp_2 = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_01_load_1 = load i16* %buffer_01

]]></Node>
<StgValue><ssdm name="buffer_01_load_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:6  %tmp_2 = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln27 = or i1 %trunc_ln24, %trunc_ln22

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %xor_ln27 = xor i1 %or_ln27, true

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %icmp_ln27 = icmp slt i16 %buffer_01_load_1, %tmp_2

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln27_1 = or i1 %icmp_ln27, %xor_ln27

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11  %buffer_5 = select i1 %or_ln27_1, i16 %tmp_2, i16 %buffer_01_load_1

]]></Node>
<StgValue><ssdm name="buffer_5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:12  store i16 %buffer_5, i16* %buffer_01

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="113" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="114" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="115" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="117" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="118" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="119" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="StgValue_120" to="buffer_01" fromId="120" toId="8">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="122" toId="9">
</dataflow>
<dataflow id="124" from="output_width" to="output_width_read" fromId="118" toId="9">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="122" toId="10">
</dataflow>
<dataflow id="126" from="output_height" to="output_height_read" fromId="117" toId="10">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.i6" to="output_depth_read" fromId="127" toId="11">
</dataflow>
<dataflow id="129" from="output_depth" to="output_depth_read" fromId="116" toId="11">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="127" toId="12">
</dataflow>
<dataflow id="131" from="input_width" to="input_width_read" fromId="114" toId="12">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i7" to="input_height_read" fromId="132" toId="13">
</dataflow>
<dataflow id="134" from="input_height" to="input_height_read" fromId="113" toId="13">
</dataflow>
<dataflow id="135" from="output_width_read" to="sext_ln9" fromId="9" toId="14">
</dataflow>
<dataflow id="136" from="output_height_read" to="sext_ln9_1" fromId="10" toId="15">
</dataflow>
<dataflow id="137" from="input_width_read" to="sext_ln9_2" fromId="12" toId="16">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln12" fromId="138" toId="17">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specresourcelimit_ln12" fromId="140" toId="17">
</dataflow>
<dataflow id="143" from="p_str" to="specresourcelimit_ln12" fromId="142" toId="17">
</dataflow>
<dataflow id="145" from="p_str1" to="specresourcelimit_ln12" fromId="144" toId="17">
</dataflow>
<dataflow id="146" from="p_str1" to="specresourcelimit_ln12" fromId="144" toId="17">
</dataflow>
<dataflow id="147" from="p_str1" to="specresourcelimit_ln12" fromId="144" toId="17">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln13" fromId="138" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_140" to="specresourcelimit_ln13" fromId="140" toId="18">
</dataflow>
<dataflow id="151" from="p_str2" to="specresourcelimit_ln13" fromId="150" toId="18">
</dataflow>
<dataflow id="152" from="p_str1" to="specresourcelimit_ln13" fromId="144" toId="18">
</dataflow>
<dataflow id="153" from="p_str1" to="specresourcelimit_ln13" fromId="144" toId="18">
</dataflow>
<dataflow id="154" from="p_str1" to="specresourcelimit_ln13" fromId="144" toId="18">
</dataflow>
<dataflow id="155" from="input_height_read" to="zext_ln26" fromId="13" toId="19">
</dataflow>
<dataflow id="156" from="sext_ln9_2" to="zext_ln26_1_cast" fromId="16" toId="20">
</dataflow>
<dataflow id="157" from="sext_ln9_1" to="zext_ln32" fromId="15" toId="21">
</dataflow>
<dataflow id="158" from="sext_ln9" to="zext_ln32_1_cast" fromId="14" toId="22">
</dataflow>
<dataflow id="159" from="output_width_read" to="empty" fromId="9" toId="23">
</dataflow>
<dataflow id="160" from="output_height_read" to="empty_44" fromId="10" toId="24">
</dataflow>
<dataflow id="161" from="output_depth_read" to="empty_45" fromId="11" toId="25">
</dataflow>
<dataflow id="163" from="StgValue_162" to="out_d_0" fromId="162" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln18" to="out_d_0" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="out_d" to="out_d_0" fromId="34" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln0" to="out_d_0" fromId="50" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="168" from="StgValue_167" to="phi_mul" fromId="167" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln18" to="phi_mul" fromId="26" toId="28">
</dataflow>
<dataflow id="170" from="next_mul" to="phi_mul" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln0" to="phi_mul" fromId="50" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="173" from="StgValue_172" to="phi_mul4" fromId="172" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln18" to="phi_mul4" fromId="26" toId="29">
</dataflow>
<dataflow id="175" from="next_mul5" to="phi_mul4" fromId="30" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln0" to="phi_mul4" fromId="50" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="177" from="phi_mul4" to="next_mul5" fromId="29" toId="30">
</dataflow>
<dataflow id="178" from="zext_ln32" to="next_mul5" fromId="21" toId="30">
</dataflow>
<dataflow id="179" from="phi_mul" to="next_mul" fromId="28" toId="31">
</dataflow>
<dataflow id="180" from="zext_ln26" to="next_mul" fromId="19" toId="31">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="181" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_183" to="empty_46" fromId="183" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_185" to="empty_46" fromId="185" toId="32">
</dataflow>
<dataflow id="188" from="StgValue_187" to="empty_46" fromId="187" toId="32">
</dataflow>
<dataflow id="189" from="out_d_0" to="icmp_ln18" fromId="27" toId="33">
</dataflow>
<dataflow id="190" from="empty_45" to="icmp_ln18" fromId="25" toId="33">
</dataflow>
<dataflow id="191" from="out_d_0" to="out_d" fromId="27" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_192" to="out_d" fromId="192" toId="34">
</dataflow>
<dataflow id="194" from="icmp_ln18" to="br_ln18" fromId="33" toId="35">
</dataflow>
<dataflow id="195" from="out_h" to="out_h_0" fromId="41" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln0" to="out_h_0" fromId="60" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="198" from="StgValue_197" to="out_h_0" fromId="197" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="br_ln0" to="out_h_0" fromId="36" toId="38">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="181" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty_47" fromId="201" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_203" to="empty_47" fromId="203" toId="39">
</dataflow>
<dataflow id="205" from="StgValue_187" to="empty_47" fromId="187" toId="39">
</dataflow>
<dataflow id="206" from="out_h_0" to="icmp_ln19" fromId="38" toId="40">
</dataflow>
<dataflow id="207" from="empty_44" to="icmp_ln19" fromId="24" toId="40">
</dataflow>
<dataflow id="208" from="out_h_0" to="out_h" fromId="38" toId="41">
</dataflow>
<dataflow id="210" from="StgValue_209" to="out_h" fromId="209" toId="41">
</dataflow>
<dataflow id="211" from="icmp_ln19" to="br_ln19" fromId="40" toId="42">
</dataflow>
<dataflow id="212" from="out_h_0" to="zext_ln26_1" fromId="38" toId="43">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln" fromId="213" toId="44">
</dataflow>
<dataflow id="215" from="out_h_0" to="shl_ln" fromId="38" toId="44">
</dataflow>
<dataflow id="217" from="StgValue_216" to="shl_ln" fromId="216" toId="44">
</dataflow>
<dataflow id="218" from="shl_ln" to="zext_ln26_2" fromId="44" toId="45">
</dataflow>
<dataflow id="219" from="zext_ln26_1" to="tmp2" fromId="43" toId="46">
</dataflow>
<dataflow id="220" from="phi_mul4" to="tmp2" fromId="29" toId="46">
</dataflow>
<dataflow id="221" from="tmp2" to="tmp2_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="222" from="zext_ln32_1_cast" to="tmp3" fromId="22" toId="48">
</dataflow>
<dataflow id="223" from="tmp2_cast" to="tmp3" fromId="47" toId="48">
</dataflow>
<dataflow id="224" from="out_w" to="out_w_0" fromId="54" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="br_ln20" to="out_w_0" fromId="78" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="226" from="StgValue_197" to="out_w_0" fromId="197" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln20" to="out_w_0" fromId="49" toId="51">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="181" toId="52">
</dataflow>
<dataflow id="229" from="StgValue_201" to="empty_48" fromId="201" toId="52">
</dataflow>
<dataflow id="230" from="StgValue_203" to="empty_48" fromId="203" toId="52">
</dataflow>
<dataflow id="231" from="StgValue_187" to="empty_48" fromId="187" toId="52">
</dataflow>
<dataflow id="232" from="out_w_0" to="icmp_ln20" fromId="51" toId="53">
</dataflow>
<dataflow id="233" from="empty" to="icmp_ln20" fromId="23" toId="53">
</dataflow>
<dataflow id="234" from="out_w_0" to="out_w" fromId="51" toId="54">
</dataflow>
<dataflow id="235" from="StgValue_209" to="out_w" fromId="209" toId="54">
</dataflow>
<dataflow id="236" from="icmp_ln20" to="br_ln20" fromId="53" toId="55">
</dataflow>
<dataflow id="237" from="out_w_0" to="zext_ln26_3" fromId="51" toId="56">
</dataflow>
<dataflow id="238" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln26_1" fromId="213" toId="57">
</dataflow>
<dataflow id="239" from="out_w_0" to="shl_ln26_1" fromId="51" toId="57">
</dataflow>
<dataflow id="240" from="StgValue_216" to="shl_ln26_1" fromId="216" toId="57">
</dataflow>
<dataflow id="241" from="shl_ln26_1" to="zext_ln26_4" fromId="57" toId="58">
</dataflow>
<dataflow id="243" from="StgValue_242" to="in_h_0" fromId="242" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="br_ln22" to="in_h_0" fromId="59" toId="61">
</dataflow>
<dataflow id="245" from="in_h" to="in_h_0" fromId="65" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="br_ln0" to="in_h_0" fromId="91" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="247" from="in_h_0" to="trunc_ln22" fromId="61" toId="62">
</dataflow>
<dataflow id="248" from="in_h_0" to="icmp_ln22" fromId="61" toId="63">
</dataflow>
<dataflow id="250" from="StgValue_249" to="icmp_ln22" fromId="249" toId="63">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecLoopTripCount" to="empty_49" fromId="181" toId="64">
</dataflow>
<dataflow id="253" from="StgValue_252" to="empty_49" fromId="252" toId="64">
</dataflow>
<dataflow id="254" from="StgValue_252" to="empty_49" fromId="252" toId="64">
</dataflow>
<dataflow id="255" from="StgValue_252" to="empty_49" fromId="252" toId="64">
</dataflow>
<dataflow id="257" from="StgValue_256" to="in_h" fromId="256" toId="65">
</dataflow>
<dataflow id="258" from="in_h_0" to="in_h" fromId="61" toId="65">
</dataflow>
<dataflow id="259" from="icmp_ln22" to="br_ln22" fromId="63" toId="66">
</dataflow>
<dataflow id="260" from="in_h_0" to="zext_ln26_5_cast" fromId="61" toId="67">
</dataflow>
<dataflow id="261" from="phi_mul" to="tmp4" fromId="28" toId="68">
</dataflow>
<dataflow id="262" from="zext_ln26_5_cast" to="tmp4" fromId="67" toId="68">
</dataflow>
<dataflow id="263" from="tmp4" to="tmp" fromId="68" toId="69">
</dataflow>
<dataflow id="264" from="zext_ln26_2" to="tmp" fromId="45" toId="69">
</dataflow>
<dataflow id="265" from="tmp" to="tmp_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="266" from="tmp_cast" to="tmp1" fromId="70" toId="71">
</dataflow>
<dataflow id="267" from="zext_ln26_1_cast" to="tmp1" fromId="20" toId="71">
</dataflow>
<dataflow id="268" from="buffer_01" to="buffer_01_load" fromId="8" toId="73">
</dataflow>
<dataflow id="269" from="tmp3" to="add_ln32" fromId="48" toId="74">
</dataflow>
<dataflow id="270" from="zext_ln26_3" to="add_ln32" fromId="56" toId="74">
</dataflow>
<dataflow id="271" from="add_ln32" to="zext_ln32_1" fromId="74" toId="75">
</dataflow>
<dataflow id="272" from="output_r" to="output_addr" fromId="119" toId="76">
</dataflow>
<dataflow id="273" from="StgValue_187" to="output_addr" fromId="187" toId="76">
</dataflow>
<dataflow id="274" from="zext_ln32_1" to="output_addr" fromId="75" toId="76">
</dataflow>
<dataflow id="275" from="buffer_01_load" to="store_ln32" fromId="73" toId="77">
</dataflow>
<dataflow id="276" from="output_addr" to="store_ln32" fromId="76" toId="77">
</dataflow>
<dataflow id="277" from="in_w" to="in_w_0" fromId="83" toId="79">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln24" to="in_w_0" fromId="100" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="279" from="StgValue_242" to="in_w_0" fromId="242" toId="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="br_ln24" to="in_w_0" fromId="72" toId="79">
</dataflow>
<dataflow id="281" from="in_w_0" to="trunc_ln24" fromId="79" toId="80">
</dataflow>
<dataflow id="282" from="in_w_0" to="icmp_ln24" fromId="79" toId="81">
</dataflow>
<dataflow id="283" from="StgValue_249" to="icmp_ln24" fromId="249" toId="81">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="181" toId="82">
</dataflow>
<dataflow id="285" from="StgValue_252" to="empty_50" fromId="252" toId="82">
</dataflow>
<dataflow id="286" from="StgValue_252" to="empty_50" fromId="252" toId="82">
</dataflow>
<dataflow id="287" from="StgValue_252" to="empty_50" fromId="252" toId="82">
</dataflow>
<dataflow id="288" from="StgValue_256" to="in_w" fromId="256" toId="83">
</dataflow>
<dataflow id="289" from="in_w_0" to="in_w" fromId="79" toId="83">
</dataflow>
<dataflow id="290" from="icmp_ln24" to="br_ln24" fromId="81" toId="84">
</dataflow>
<dataflow id="291" from="in_w_0" to="zext_ln26_5" fromId="79" toId="85">
</dataflow>
<dataflow id="292" from="tmp1" to="add_ln26" fromId="71" toId="86">
</dataflow>
<dataflow id="293" from="zext_ln26_5" to="add_ln26" fromId="85" toId="86">
</dataflow>
<dataflow id="294" from="add_ln26" to="add_ln26_3" fromId="86" toId="87">
</dataflow>
<dataflow id="295" from="zext_ln26_4" to="add_ln26_3" fromId="58" toId="87">
</dataflow>
<dataflow id="296" from="add_ln26_3" to="zext_ln26_6" fromId="87" toId="88">
</dataflow>
<dataflow id="297" from="input_r" to="input_addr" fromId="115" toId="89">
</dataflow>
<dataflow id="298" from="StgValue_187" to="input_addr" fromId="187" toId="89">
</dataflow>
<dataflow id="299" from="zext_ln26_6" to="input_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="300" from="input_addr" to="tmp_2" fromId="89" toId="90">
</dataflow>
<dataflow id="301" from="buffer_01" to="buffer_01_load_1" fromId="8" toId="92">
</dataflow>
<dataflow id="302" from="input_addr" to="tmp_2" fromId="89" toId="93">
</dataflow>
<dataflow id="303" from="trunc_ln24" to="or_ln27" fromId="80" toId="94">
</dataflow>
<dataflow id="304" from="trunc_ln22" to="or_ln27" fromId="62" toId="94">
</dataflow>
<dataflow id="305" from="or_ln27" to="xor_ln27" fromId="94" toId="95">
</dataflow>
<dataflow id="307" from="StgValue_306" to="xor_ln27" fromId="306" toId="95">
</dataflow>
<dataflow id="308" from="buffer_01_load_1" to="icmp_ln27" fromId="92" toId="96">
</dataflow>
<dataflow id="309" from="tmp_2" to="icmp_ln27" fromId="93" toId="96">
</dataflow>
<dataflow id="310" from="icmp_ln27" to="or_ln27_1" fromId="96" toId="97">
</dataflow>
<dataflow id="311" from="xor_ln27" to="or_ln27_1" fromId="95" toId="97">
</dataflow>
<dataflow id="312" from="or_ln27_1" to="buffer_5" fromId="97" toId="98">
</dataflow>
<dataflow id="313" from="tmp_2" to="buffer_5" fromId="93" toId="98">
</dataflow>
<dataflow id="314" from="buffer_01_load_1" to="buffer_5" fromId="92" toId="98">
</dataflow>
<dataflow id="315" from="buffer_5" to="store_ln24" fromId="98" toId="99">
</dataflow>
<dataflow id="316" from="buffer_01" to="store_ln24" fromId="8" toId="99">
</dataflow>
<dataflow id="317" from="icmp_ln18" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="318" from="icmp_ln19" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="319" from="icmp_ln20" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="320" from="icmp_ln22" to="StgValue_5" fromId="63" toId="5">
</dataflow>
<dataflow id="321" from="icmp_ln24" to="StgValue_6" fromId="81" toId="6">
</dataflow>
</dataflows>


</stg>
