/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(output)
	(rect 808 256 984 272)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "value[5..0]" (rect 90 0 143 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 592 336 624 352)
	(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 5 20 17)(font "Arial" )(invisible))
	(port
		(pt 16 16)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(line (pt 16 16)(pt 16 8))
	)
	(drawing
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 632 224 664 256)
	(text "GND" (rect 3 6 24 16)(font "Arial" (font_size 6)))
	(text "inst1" (rect 7 -6 29 11)(font "Intel Clear" )(invisible))
	(port
		(pt 16 32)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 9 20 14 32)(font "Courier New" (bold))(invisible))
		(line (pt 16 24)(pt 16 32))
	)
	(drawing
		(line (pt 24 24)(pt 16 16))
		(line (pt 16 16)(pt 8 24))
		(line (pt 24 24)(pt 8 24))
	)
	(rotate180)
)
(connector
	(text "value[5..0]" (rect 730 248 780 265)(font "Intel Clear" ))
	(pt 720 264)
	(pt 808 264)
	(bus)
)
(connector
	(text "value[0]" (rect 658 264 698 281)(font "Intel Clear" ))
	(pt 720 280)
	(pt 648 280)
)
(connector
	(text "value[1]" (rect 658 280 698 297)(font "Intel Clear" ))
	(pt 720 296)
	(pt 648 296)
)
(connector
	(text "value[2]" (rect 658 296 698 313)(font "Intel Clear" ))
	(pt 720 312)
	(pt 648 312)
)
(connector
	(text "value[4]" (rect 658 328 698 345)(font "Intel Clear" ))
	(pt 720 344)
	(pt 648 344)
)
(connector
	(pt 720 264)
	(pt 720 280)
	(bus)
)
(connector
	(pt 720 280)
	(pt 720 296)
	(bus)
)
(connector
	(pt 720 296)
	(pt 720 312)
	(bus)
)
(connector
	(text "value[3]" (rect 658 312 698 329)(font "Intel Clear" ))
	(pt 632 328)
	(pt 720 328)
)
(connector
	(pt 632 328)
	(pt 632 360)
)
(connector
	(pt 720 312)
	(pt 720 328)
	(bus)
)
(connector
	(pt 720 328)
	(pt 720 344)
	(bus)
)
(connector
	(pt 720 344)
	(pt 720 360)
	(bus)
)
(connector
	(pt 720 360)
	(pt 720 376)
	(bus)
)
(connector
	(pt 608 360)
	(pt 608 352)
)
(connector
	(pt 608 360)
	(pt 632 360)
)
(connector
	(text "value[5]" (rect 658 344 698 361)(font "Intel Clear" ))
	(pt 632 360)
	(pt 720 360)
)
(connector
	(pt 648 280)
	(pt 648 256)
)
(connector
	(pt 648 296)
	(pt 648 280)
)
(connector
	(pt 648 344)
	(pt 648 312)
)
(connector
	(pt 648 312)
	(pt 648 296)
)
(junction (pt 720 280))
(junction (pt 720 296))
(junction (pt 720 312))
(junction (pt 720 328))
(junction (pt 720 344))
(junction (pt 720 360))
(junction (pt 632 360))
(junction (pt 648 280))
(junction (pt 648 296))
(junction (pt 648 312))
