#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Apr 25 15:32:34 2025
# Process ID: 189896
# Current directory: /home/hieu/Thesis/src/test
# Command line: vivado -mode tcl -source build.tcl
# Log file: /home/hieu/Thesis/src/test/vivado.log
# Journal file: /home/hieu/Thesis/src/test/vivado.jou
# Running On        :DESKTOP-4VU606L
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496.008 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8241 MB
# Swap memory       :2147 MB
# Total Virtual     :10389 MB
# Available Virtual :4215 MB
#-----------------------------------------------------------
source build.tcl
# proc get_all_files {dir pattern} {
#     set files {}
# 
#     foreach f [glob -nocomplain -directory $dir *$pattern] {
#         lappend files $f
#     }
# 
#     # Láº·p qua subdir
#     foreach subdir [glob -nocomplain -directory $dir -types d *] {
#         set sub_files [get_all_files $subdir $pattern]
#         foreach f $sub_files {
#             lappend files $f
#         }
#     }
# 
#     return $files
# }
# create_project sim_project -force ./sim_project -part xcu50-fsvh2104-2-e 
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.086 ; gain = 0.023 ; free physical = 129 ; free virtual = 3694
# set_property source_mgmt_mode None [current_project]
# set_property verilog_define "SIMULATION" [get_filesets sources_1]
# set_property verilog_define "SIMULATION" [get_filesets sim_1]
# set src_dir "/home/hieu/Thesis/src/modules"
# foreach file [get_all_files $src_dir ".v"] {
#     puts "Adding Verilog file: $file"
#     add_files $file
# }
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/median_processing.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/node.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/sorting_network.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/sort_ascending_5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/sort_ascending_7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r4_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r6_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/ni_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/riu2_mapping.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/r2_nird.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/rd.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/rd_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/ni_rd/ni.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module.v
Adding Verilog file: /home/hieu/Thesis/src/modules/top_module/top_module_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/preparation_6.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_12_rows_ci.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_8_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_12_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/buffer_4_rows.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/preparation.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11.v
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13.v
Adding Verilog file: /home/hieu/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/ci_top.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R4/mrelbp_ci_r4.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R2/mrelbp_ci_r2.v
Adding Verilog file: /home/hieu/Thesis/src/modules/mrelbp_ci/R6/mrelbp_ci_r6.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/memory_1.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/sum_cumulative.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/register.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/memory.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/register_en.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/shift_registers.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R4/r4_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R2/r2_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_patch_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_sum.v
Adding Verilog file: /home/hieu/Thesis/src/modules/common/R6/r6_controller.v
Adding Verilog file: /home/hieu/Thesis/src/modules/interpolation_module/Interpolation_calc.v
Adding Verilog file: /home/hieu/Thesis/src/modules/interpolation_module/interpolation_R_x.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram_datapath.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram.v
Adding Verilog file: /home/hieu/Thesis/src/modules/output_module/joint_histogram_controller.v
# set tb_dir "/home/hieu/Thesis/src/test_benches/functional_sv"
# foreach file [get_all_files $tb_dir ".sv"] {
#     puts "Adding TB SV file: $file"
#     add_files $file
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
WARNING: [Vivado 12-1022] No filesets matching 'source_1'
# set_property top top_module [get_filesets source_1]
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
