//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_35
.address_size 64

	// .globl	_Z13jrc3_cuda_rhoPfPKfPKiS3_f
// _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_ has been demoted
// _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200239_34_non_const_mrFet1_ has been demoted
// _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200240_32_non_const_mnRho1_ has been demoted
// _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200241_32_non_const_mnComp1_ has been demoted
// _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_ has been demoted

.visible .entry _Z13jrc3_cuda_rhoPfPKfPKiS3_f(
	.param .u64 _Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_0,
	.param .u64 _Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_1,
	.param .u64 _Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_2,
	.param .u64 _Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_3,
	.param .f32 _Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_4
)
{
	.reg .pred 	%p<116>;
	.reg .f32 	%f<267>;
	.reg .b32 	%r<278>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<91>;
	// demoted variable
	.shared .align 4 .b8 _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_[64];
	// demoted variable
	.shared .align 4 .b8 _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200239_34_non_const_mrFet1_[1920];
	// demoted variable
	.shared .align 4 .b8 _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200240_32_non_const_mnRho1_[8192];
	// demoted variable
	.shared .align 4 .b8 _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200241_32_non_const_mnComp1_[8192];
	// demoted variable
	.shared .align 4 .b8 _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_[64];

	ld.param.u64 	%rd23, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_1];
	ld.param.u64 	%rd24, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_2];
	ld.param.u64 	%rd25, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_3];
	ld.param.f32 	%f84, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_4];
	cvta.to.global.u64 	%rd1, %rd24;
	cvta.to.global.u64 	%rd2, %rd23;
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	shl.b32 	%r1, %r77, 4;
	mov.u32 	%r271, %tid.x;
	add.s32 	%r3, %r1, %r271;
	cvta.to.global.u64 	%rd26, %rd25;
	ld.global.u32 	%r4, [%rd26];
	ld.global.u32 	%r5, [%rd26+4];
	ld.global.u32 	%r6, [%rd26+12];
	ld.global.u32 	%r7, [%rd26+16];
	ld.global.u32 	%r8, [%rd26+8];
	setp.ge.s32	%p2, %r271, %r8;
	@%p2 bra 	BB0_34;

	mov.f32 	%f85, 0f00000000;
	setp.ge.s32	%p3, %r1, %r4;
	mov.f32 	%f217, %f85;
	@%p3 bra 	BB0_3;

	mad.lo.s32 	%r78, %r1, %r8, %r271;
	mul.wide.s32 	%rd27, %r78, 4;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.f32 	%f1, [%rd28];
	mov.f32 	%f217, %f1;

BB0_3:
	mov.f32 	%f2, %f217;
	mul.wide.s32 	%rd29, %r271, 64;
	mov.u64 	%rd30, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200239_34_non_const_mrFet1_;
	add.s64 	%rd3, %rd30, %rd29;
	st.shared.f32 	[%rd3], %f2;
	add.s32 	%r9, %r1, 1;
	setp.ge.s32	%p4, %r9, %r4;
	mov.f32 	%f216, %f85;
	@%p4 bra 	BB0_5;

	mad.lo.s32 	%r79, %r9, %r8, %r271;
	mul.wide.s32 	%rd31, %r79, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.f32 	%f216, [%rd32];

BB0_5:
	st.shared.f32 	[%rd3+4], %f216;
	add.s32 	%r10, %r1, 2;
	setp.ge.s32	%p5, %r10, %r4;
	mov.f32 	%f215, %f85;
	@%p5 bra 	BB0_7;

	mad.lo.s32 	%r80, %r10, %r8, %r271;
	mul.wide.s32 	%rd33, %r80, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.f32 	%f215, [%rd34];

BB0_7:
	st.shared.f32 	[%rd3+8], %f215;
	add.s32 	%r11, %r1, 3;
	setp.ge.s32	%p6, %r11, %r4;
	mov.f32 	%f214, %f85;
	@%p6 bra 	BB0_9;

	mad.lo.s32 	%r81, %r11, %r8, %r271;
	mul.wide.s32 	%rd35, %r81, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.f32 	%f214, [%rd36];

BB0_9:
	st.shared.f32 	[%rd3+12], %f214;
	add.s32 	%r12, %r1, 4;
	setp.ge.s32	%p7, %r12, %r4;
	mov.f32 	%f213, %f85;
	@%p7 bra 	BB0_11;

	mad.lo.s32 	%r82, %r12, %r8, %r271;
	mul.wide.s32 	%rd37, %r82, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.f32 	%f213, [%rd38];

BB0_11:
	st.shared.f32 	[%rd3+16], %f213;
	add.s32 	%r13, %r1, 5;
	setp.ge.s32	%p8, %r13, %r4;
	mov.f32 	%f212, %f85;
	@%p8 bra 	BB0_13;

	mad.lo.s32 	%r83, %r13, %r8, %r271;
	mul.wide.s32 	%rd39, %r83, 4;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.f32 	%f212, [%rd40];

BB0_13:
	st.shared.f32 	[%rd3+20], %f212;
	add.s32 	%r14, %r1, 6;
	setp.ge.s32	%p9, %r14, %r4;
	mov.f32 	%f211, %f85;
	@%p9 bra 	BB0_15;

	mad.lo.s32 	%r84, %r14, %r8, %r271;
	mul.wide.s32 	%rd41, %r84, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.f32 	%f211, [%rd42];

BB0_15:
	st.shared.f32 	[%rd3+24], %f211;
	add.s32 	%r15, %r1, 7;
	setp.ge.s32	%p10, %r15, %r4;
	mov.f32 	%f210, %f85;
	@%p10 bra 	BB0_17;

	mad.lo.s32 	%r85, %r15, %r8, %r271;
	mul.wide.s32 	%rd43, %r85, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.f32 	%f210, [%rd44];

BB0_17:
	st.shared.f32 	[%rd3+28], %f210;
	add.s32 	%r16, %r1, 8;
	setp.ge.s32	%p11, %r16, %r4;
	mov.f32 	%f209, %f85;
	@%p11 bra 	BB0_19;

	mad.lo.s32 	%r86, %r16, %r8, %r271;
	mul.wide.s32 	%rd45, %r86, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.f32 	%f209, [%rd46];

BB0_19:
	st.shared.f32 	[%rd3+32], %f209;
	add.s32 	%r17, %r1, 9;
	setp.ge.s32	%p12, %r17, %r4;
	mov.f32 	%f208, %f85;
	@%p12 bra 	BB0_21;

	mad.lo.s32 	%r87, %r17, %r8, %r271;
	mul.wide.s32 	%rd47, %r87, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.f32 	%f208, [%rd48];

BB0_21:
	st.shared.f32 	[%rd3+36], %f208;
	add.s32 	%r18, %r1, 10;
	setp.ge.s32	%p13, %r18, %r4;
	mov.f32 	%f207, %f85;
	@%p13 bra 	BB0_23;

	mad.lo.s32 	%r88, %r18, %r8, %r271;
	mul.wide.s32 	%rd49, %r88, 4;
	add.s64 	%rd50, %rd2, %rd49;
	ld.global.f32 	%f207, [%rd50];

BB0_23:
	st.shared.f32 	[%rd3+40], %f207;
	add.s32 	%r19, %r1, 11;
	setp.ge.s32	%p14, %r19, %r4;
	mov.f32 	%f206, %f85;
	@%p14 bra 	BB0_25;

	mad.lo.s32 	%r89, %r19, %r8, %r271;
	mul.wide.s32 	%rd51, %r89, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.f32 	%f206, [%rd52];

BB0_25:
	st.shared.f32 	[%rd3+44], %f206;
	add.s32 	%r20, %r1, 12;
	setp.ge.s32	%p15, %r20, %r4;
	mov.f32 	%f205, %f85;
	@%p15 bra 	BB0_27;

	mad.lo.s32 	%r90, %r20, %r8, %r271;
	mul.wide.s32 	%rd53, %r90, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.f32 	%f205, [%rd54];

BB0_27:
	st.shared.f32 	[%rd3+48], %f205;
	add.s32 	%r21, %r1, 13;
	setp.ge.s32	%p16, %r21, %r4;
	mov.f32 	%f204, %f85;
	@%p16 bra 	BB0_29;

	mad.lo.s32 	%r91, %r21, %r8, %r271;
	mul.wide.s32 	%rd55, %r91, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.f32 	%f204, [%rd56];

BB0_29:
	st.shared.f32 	[%rd3+52], %f204;
	add.s32 	%r22, %r1, 14;
	setp.ge.s32	%p17, %r22, %r4;
	mov.f32 	%f203, %f85;
	@%p17 bra 	BB0_31;

	mad.lo.s32 	%r92, %r22, %r8, %r271;
	mul.wide.s32 	%rd57, %r92, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.f32 	%f203, [%rd58];

BB0_31:
	st.shared.f32 	[%rd3+56], %f203;
	add.s32 	%r23, %r1, 15;
	setp.ge.s32	%p18, %r23, %r4;
	mov.f32 	%f202, %f85;
	@%p18 bra 	BB0_33;

	mad.lo.s32 	%r93, %r23, %r8, %r271;
	mul.wide.s32 	%rd59, %r93, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.f32 	%f202, [%rd60];

BB0_33:
	st.shared.f32 	[%rd3+60], %f202;

BB0_34:
	setp.lt.s32	%p19, %r271, 16;
	setp.lt.s32	%p20, %r3, %r4;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB0_36;
	bra.uni 	BB0_35;

BB0_35:
	mul.wide.s32 	%rd61, %r3, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.u32 	%r94, [%rd62];
	mul.wide.s32 	%rd63, %r271, 4;
	mov.u64 	%rd64, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_;
	add.s64 	%rd65, %rd64, %rd63;
	st.shared.u32 	[%rd65], %r94;

BB0_36:
	cvt.s64.s32	%rd4, %r271;
	mul.wide.s32 	%rd66, %r271, 64;
	mov.u64 	%rd67, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200240_32_non_const_mnRho1_;
	add.s64 	%rd5, %rd67, %rd66;
	mov.u32 	%r95, 0;
	st.shared.u32 	[%rd5], %r95;
	mov.u64 	%rd68, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200241_32_non_const_mnComp1_;
	add.s64 	%rd6, %rd68, %rd66;
	st.shared.u32 	[%rd5+4], %r95;
	st.shared.u32 	[%rd5+8], %r95;
	st.shared.u32 	[%rd5+12], %r95;
	st.shared.u32 	[%rd5+16], %r95;
	st.shared.u32 	[%rd5+20], %r95;
	st.shared.u32 	[%rd5+24], %r95;
	st.shared.u32 	[%rd5+28], %r95;
	st.shared.u32 	[%rd5+32], %r95;
	st.shared.u32 	[%rd5+36], %r95;
	st.shared.u32 	[%rd5+40], %r95;
	st.shared.u32 	[%rd5+44], %r95;
	st.shared.u32 	[%rd5+48], %r95;
	st.shared.u32 	[%rd5+52], %r95;
	st.shared.u32 	[%rd5+56], %r95;
	st.shared.u32 	[%rd5+60], %r95;
	st.shared.u32 	[%rd6], %r95;
	st.shared.u32 	[%rd6+4], %r95;
	st.shared.u32 	[%rd6+8], %r95;
	st.shared.u32 	[%rd6+12], %r95;
	st.shared.u32 	[%rd6+16], %r95;
	st.shared.u32 	[%rd6+20], %r95;
	st.shared.u32 	[%rd6+24], %r95;
	st.shared.u32 	[%rd6+28], %r95;
	st.shared.u32 	[%rd6+32], %r95;
	st.shared.u32 	[%rd6+36], %r95;
	st.shared.u32 	[%rd6+40], %r95;
	st.shared.u32 	[%rd6+44], %r95;
	st.shared.u32 	[%rd6+48], %r95;
	st.shared.u32 	[%rd6+52], %r95;
	st.shared.u32 	[%rd6+56], %r95;
	st.shared.u32 	[%rd6+60], %r95;
	setp.eq.s32	%p23, %r7, 1;
	and.pred  	%p24, %p19, %p23;
	@!%p24 bra 	BB0_42;
	bra.uni 	BB0_37;

BB0_37:
	shl.b64 	%rd69, %rd4, 2;
	mov.u64 	%rd70, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_;
	add.s64 	%rd7, %rd70, %rd69;
	mov.u32 	%r270, 0;
	st.shared.u32 	[%rd7], %r270;
	mov.f32 	%f218, 0f00000000;
	setp.lt.s32	%p25, %r8, 1;
	@%p25 bra 	BB0_41;

	mul.wide.s32 	%rd71, %r271, 4;
	mov.u64 	%rd72, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200239_34_non_const_mrFet1_;
	add.s64 	%rd86, %rd72, %rd71;
	mov.f32 	%f218, 0f00000000;

BB0_39:
	ld.shared.f32 	%f103, [%rd86];
	fma.rn.f32 	%f218, %f103, %f103, %f218;
	add.s64 	%rd86, %rd86, 64;
	add.s32 	%r270, %r270, 1;
	setp.lt.s32	%p26, %r270, %r8;
	@%p26 bra 	BB0_39;

	st.shared.f32 	[%rd7], %f218;

BB0_41:
	mul.f32 	%f104, %f218, %f84;
	st.shared.f32 	[%rd7], %f104;

BB0_42:
	bar.sync 	0;
	setp.ge.s32	%p27, %r271, %r5;
	@%p27 bra 	BB0_144;

	mov.u32 	%r26, %ntid.x;
	ld.shared.u32 	%r27, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_];
	ld.shared.u32 	%r28, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+4];
	ld.shared.u32 	%r29, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+8];
	ld.shared.u32 	%r30, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+12];
	ld.shared.u32 	%r31, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+16];
	ld.shared.u32 	%r32, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+20];
	ld.shared.u32 	%r33, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+24];
	ld.shared.u32 	%r34, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+28];
	ld.shared.u32 	%r35, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+32];
	ld.shared.u32 	%r36, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+36];
	ld.shared.u32 	%r37, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+40];
	ld.shared.u32 	%r38, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+44];
	ld.shared.u32 	%r39, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+48];
	ld.shared.u32 	%r40, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+52];
	ld.shared.u32 	%r41, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+56];
	ld.shared.u32 	%r42, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200238_32_non_const_viiSpk1_ord_+60];
	mul.lo.s32 	%r43, %r26, %r8;
	mul.lo.s32 	%r44, %r271, %r8;
	mov.u32 	%r98, 0;
	mov.u32 	%r274, %r98;

BB0_44:
	mad.lo.s32 	%r100, %r43, %r274, %r44;
	mul.wide.s32 	%rd74, %r100, 4;
	add.s64 	%rd88, %rd2, %rd74;
	mul.wide.s32 	%rd75, %r271, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u32 	%r101, [%rd76];
	sub.s32 	%r102, %r27, %r101;
	setp.lt.s32	%p28, %r102, 0;
	sub.s32 	%r103, %r101, %r27;
	selp.b32	%r47, %r103, %r102, %p28;
	sub.s32 	%r104, %r28, %r101;
	setp.lt.s32	%p29, %r104, 0;
	sub.s32 	%r105, %r101, %r28;
	selp.b32	%r48, %r105, %r104, %p29;
	sub.s32 	%r106, %r29, %r101;
	setp.lt.s32	%p30, %r106, 0;
	sub.s32 	%r107, %r101, %r29;
	selp.b32	%r49, %r107, %r106, %p30;
	sub.s32 	%r108, %r30, %r101;
	setp.lt.s32	%p31, %r108, 0;
	sub.s32 	%r109, %r101, %r30;
	selp.b32	%r50, %r109, %r108, %p31;
	sub.s32 	%r110, %r31, %r101;
	setp.lt.s32	%p32, %r110, 0;
	sub.s32 	%r111, %r101, %r31;
	selp.b32	%r51, %r111, %r110, %p32;
	sub.s32 	%r112, %r32, %r101;
	setp.lt.s32	%p33, %r112, 0;
	sub.s32 	%r113, %r101, %r32;
	selp.b32	%r52, %r113, %r112, %p33;
	sub.s32 	%r114, %r33, %r101;
	setp.lt.s32	%p34, %r114, 0;
	sub.s32 	%r115, %r101, %r33;
	selp.b32	%r53, %r115, %r114, %p34;
	sub.s32 	%r116, %r34, %r101;
	setp.lt.s32	%p35, %r116, 0;
	sub.s32 	%r117, %r101, %r34;
	selp.b32	%r54, %r117, %r116, %p35;
	sub.s32 	%r118, %r35, %r101;
	setp.lt.s32	%p36, %r118, 0;
	sub.s32 	%r119, %r101, %r35;
	selp.b32	%r55, %r119, %r118, %p36;
	sub.s32 	%r120, %r36, %r101;
	setp.lt.s32	%p37, %r120, 0;
	sub.s32 	%r121, %r101, %r36;
	selp.b32	%r56, %r121, %r120, %p37;
	sub.s32 	%r122, %r37, %r101;
	setp.lt.s32	%p38, %r122, 0;
	sub.s32 	%r123, %r101, %r37;
	selp.b32	%r57, %r123, %r122, %p38;
	sub.s32 	%r124, %r38, %r101;
	setp.lt.s32	%p39, %r124, 0;
	sub.s32 	%r125, %r101, %r38;
	selp.b32	%r58, %r125, %r124, %p39;
	sub.s32 	%r126, %r39, %r101;
	setp.lt.s32	%p40, %r126, 0;
	sub.s32 	%r127, %r101, %r39;
	selp.b32	%r59, %r127, %r126, %p40;
	sub.s32 	%r128, %r40, %r101;
	setp.lt.s32	%p41, %r128, 0;
	sub.s32 	%r129, %r101, %r40;
	selp.b32	%r60, %r129, %r128, %p41;
	sub.s32 	%r130, %r41, %r101;
	setp.lt.s32	%p42, %r130, 0;
	sub.s32 	%r131, %r101, %r41;
	selp.b32	%r61, %r131, %r130, %p42;
	sub.s32 	%r132, %r42, %r101;
	setp.lt.s32	%p43, %r132, 0;
	sub.s32 	%r133, %r101, %r42;
	selp.b32	%r62, %r133, %r132, %p43;
	mov.f32 	%f265, 0f00000000;
	mov.f32 	%f262, %f265;
	mov.f32 	%f259, %f265;
	mov.f32 	%f256, %f265;
	mov.f32 	%f253, %f265;
	mov.f32 	%f250, %f265;
	mov.f32 	%f247, %f265;
	mov.f32 	%f244, %f265;
	mov.f32 	%f241, %f265;
	mov.f32 	%f238, %f265;
	mov.f32 	%f235, %f265;
	mov.f32 	%f232, %f265;
	mov.f32 	%f229, %f265;
	mov.f32 	%f226, %f265;
	mov.f32 	%f223, %f265;
	mov.f32 	%f220, %f265;
	mov.f32 	%f266, %f265;
	mov.f32 	%f263, %f265;
	mov.f32 	%f260, %f265;
	mov.f32 	%f257, %f265;
	mov.f32 	%f254, %f265;
	mov.f32 	%f251, %f265;
	mov.f32 	%f248, %f265;
	mov.f32 	%f245, %f265;
	mov.f32 	%f242, %f265;
	mov.f32 	%f239, %f265;
	mov.f32 	%f236, %f265;
	mov.f32 	%f233, %f265;
	mov.f32 	%f230, %f265;
	mov.f32 	%f227, %f265;
	mov.f32 	%f224, %f265;
	mov.f32 	%f221, %f265;
	mov.u64 	%rd87, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200239_34_non_const_mrFet1_;
	setp.lt.s32	%p44, %r8, 1;
	mov.u32 	%r273, %r98;
	@%p44 bra 	BB0_46;

BB0_45:
	mov.u32 	%r63, %r273;
	ld.shared.f32 	%f137, [%rd87];
	ld.global.f32 	%f138, [%rd88];
	sub.f32 	%f139, %f138, %f137;
	fma.rn.f32 	%f266, %f139, %f139, %f266;
	ld.shared.f32 	%f140, [%rd87+4];
	sub.f32 	%f141, %f138, %f140;
	fma.rn.f32 	%f263, %f141, %f141, %f263;
	ld.shared.f32 	%f142, [%rd87+8];
	sub.f32 	%f143, %f138, %f142;
	fma.rn.f32 	%f260, %f143, %f143, %f260;
	ld.shared.f32 	%f144, [%rd87+12];
	sub.f32 	%f145, %f138, %f144;
	fma.rn.f32 	%f257, %f145, %f145, %f257;
	ld.shared.f32 	%f146, [%rd87+16];
	sub.f32 	%f147, %f138, %f146;
	fma.rn.f32 	%f254, %f147, %f147, %f254;
	ld.shared.f32 	%f148, [%rd87+20];
	sub.f32 	%f149, %f138, %f148;
	fma.rn.f32 	%f251, %f149, %f149, %f251;
	ld.shared.f32 	%f150, [%rd87+24];
	sub.f32 	%f151, %f138, %f150;
	fma.rn.f32 	%f248, %f151, %f151, %f248;
	ld.shared.f32 	%f152, [%rd87+28];
	sub.f32 	%f153, %f138, %f152;
	fma.rn.f32 	%f245, %f153, %f153, %f245;
	ld.shared.f32 	%f154, [%rd87+32];
	sub.f32 	%f155, %f138, %f154;
	fma.rn.f32 	%f242, %f155, %f155, %f242;
	ld.shared.f32 	%f156, [%rd87+36];
	sub.f32 	%f157, %f138, %f156;
	fma.rn.f32 	%f239, %f157, %f157, %f239;
	ld.shared.f32 	%f158, [%rd87+40];
	sub.f32 	%f159, %f138, %f158;
	fma.rn.f32 	%f236, %f159, %f159, %f236;
	ld.shared.f32 	%f160, [%rd87+44];
	sub.f32 	%f161, %f138, %f160;
	fma.rn.f32 	%f233, %f161, %f161, %f233;
	ld.shared.f32 	%f162, [%rd87+48];
	sub.f32 	%f163, %f138, %f162;
	fma.rn.f32 	%f230, %f163, %f163, %f230;
	ld.shared.f32 	%f164, [%rd87+52];
	sub.f32 	%f165, %f138, %f164;
	fma.rn.f32 	%f227, %f165, %f165, %f227;
	ld.shared.f32 	%f166, [%rd87+56];
	sub.f32 	%f167, %f138, %f166;
	fma.rn.f32 	%f224, %f167, %f167, %f224;
	ld.shared.f32 	%f168, [%rd87+60];
	sub.f32 	%f169, %f138, %f168;
	fma.rn.f32 	%f221, %f169, %f169, %f221;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 64;
	add.s32 	%r64, %r63, 1;
	setp.lt.s32	%p45, %r64, %r8;
	mov.u32 	%r273, %r64;
	mov.f32 	%f220, %f221;
	mov.f32 	%f223, %f224;
	mov.f32 	%f226, %f227;
	mov.f32 	%f229, %f230;
	mov.f32 	%f232, %f233;
	mov.f32 	%f235, %f236;
	mov.f32 	%f238, %f239;
	mov.f32 	%f241, %f242;
	mov.f32 	%f244, %f245;
	mov.f32 	%f247, %f248;
	mov.f32 	%f250, %f251;
	mov.f32 	%f253, %f254;
	mov.f32 	%f256, %f257;
	mov.f32 	%f259, %f260;
	mov.f32 	%f262, %f263;
	mov.f32 	%f265, %f266;
	@%p45 bra 	BB0_45;

BB0_46:
	setp.eq.s32	%p46, %r7, 0;
	@%p46 bra 	BB0_95;
	bra.uni 	BB0_47;

BB0_95:
	setp.gt.s32	%p79, %r47, %r6;
	@%p79 bra 	BB0_98;

	ld.shared.u32 	%r198, [%rd6];
	add.s32 	%r199, %r198, 1;
	st.shared.u32 	[%rd6], %r199;
	setp.geu.f32	%p80, %f265, %f84;
	@%p80 bra 	BB0_98;

	ld.shared.u32 	%r200, [%rd5];
	add.s32 	%r201, %r200, 1;
	st.shared.u32 	[%rd5], %r201;

BB0_98:
	setp.gt.s32	%p81, %r48, %r6;
	@%p81 bra 	BB0_101;

	ld.shared.u32 	%r202, [%rd6+4];
	add.s32 	%r203, %r202, 1;
	st.shared.u32 	[%rd6+4], %r203;
	setp.geu.f32	%p82, %f262, %f84;
	@%p82 bra 	BB0_101;

	ld.shared.u32 	%r204, [%rd5+4];
	add.s32 	%r205, %r204, 1;
	st.shared.u32 	[%rd5+4], %r205;

BB0_101:
	setp.gt.s32	%p83, %r49, %r6;
	@%p83 bra 	BB0_104;

	ld.shared.u32 	%r206, [%rd6+8];
	add.s32 	%r207, %r206, 1;
	st.shared.u32 	[%rd6+8], %r207;
	setp.geu.f32	%p84, %f259, %f84;
	@%p84 bra 	BB0_104;

	ld.shared.u32 	%r208, [%rd5+8];
	add.s32 	%r209, %r208, 1;
	st.shared.u32 	[%rd5+8], %r209;

BB0_104:
	setp.gt.s32	%p85, %r50, %r6;
	@%p85 bra 	BB0_107;

	ld.shared.u32 	%r210, [%rd6+12];
	add.s32 	%r211, %r210, 1;
	st.shared.u32 	[%rd6+12], %r211;
	setp.geu.f32	%p86, %f256, %f84;
	@%p86 bra 	BB0_107;

	ld.shared.u32 	%r212, [%rd5+12];
	add.s32 	%r213, %r212, 1;
	st.shared.u32 	[%rd5+12], %r213;

BB0_107:
	setp.gt.s32	%p87, %r51, %r6;
	@%p87 bra 	BB0_110;

	ld.shared.u32 	%r214, [%rd6+16];
	add.s32 	%r215, %r214, 1;
	st.shared.u32 	[%rd6+16], %r215;
	setp.geu.f32	%p88, %f253, %f84;
	@%p88 bra 	BB0_110;

	ld.shared.u32 	%r216, [%rd5+16];
	add.s32 	%r217, %r216, 1;
	st.shared.u32 	[%rd5+16], %r217;

BB0_110:
	setp.gt.s32	%p89, %r52, %r6;
	@%p89 bra 	BB0_113;

	ld.shared.u32 	%r218, [%rd6+20];
	add.s32 	%r219, %r218, 1;
	st.shared.u32 	[%rd6+20], %r219;
	setp.geu.f32	%p90, %f250, %f84;
	@%p90 bra 	BB0_113;

	ld.shared.u32 	%r220, [%rd5+20];
	add.s32 	%r221, %r220, 1;
	st.shared.u32 	[%rd5+20], %r221;

BB0_113:
	setp.gt.s32	%p91, %r53, %r6;
	@%p91 bra 	BB0_116;

	ld.shared.u32 	%r222, [%rd6+24];
	add.s32 	%r223, %r222, 1;
	st.shared.u32 	[%rd6+24], %r223;
	setp.geu.f32	%p92, %f247, %f84;
	@%p92 bra 	BB0_116;

	ld.shared.u32 	%r224, [%rd5+24];
	add.s32 	%r225, %r224, 1;
	st.shared.u32 	[%rd5+24], %r225;

BB0_116:
	setp.gt.s32	%p93, %r54, %r6;
	@%p93 bra 	BB0_119;

	ld.shared.u32 	%r226, [%rd6+28];
	add.s32 	%r227, %r226, 1;
	st.shared.u32 	[%rd6+28], %r227;
	setp.geu.f32	%p94, %f244, %f84;
	@%p94 bra 	BB0_119;

	ld.shared.u32 	%r228, [%rd5+28];
	add.s32 	%r229, %r228, 1;
	st.shared.u32 	[%rd5+28], %r229;

BB0_119:
	setp.gt.s32	%p95, %r55, %r6;
	@%p95 bra 	BB0_122;

	ld.shared.u32 	%r230, [%rd6+32];
	add.s32 	%r231, %r230, 1;
	st.shared.u32 	[%rd6+32], %r231;
	setp.geu.f32	%p96, %f241, %f84;
	@%p96 bra 	BB0_122;

	ld.shared.u32 	%r232, [%rd5+32];
	add.s32 	%r233, %r232, 1;
	st.shared.u32 	[%rd5+32], %r233;

BB0_122:
	setp.gt.s32	%p97, %r56, %r6;
	@%p97 bra 	BB0_125;

	ld.shared.u32 	%r234, [%rd6+36];
	add.s32 	%r235, %r234, 1;
	st.shared.u32 	[%rd6+36], %r235;
	setp.geu.f32	%p98, %f238, %f84;
	@%p98 bra 	BB0_125;

	ld.shared.u32 	%r236, [%rd5+36];
	add.s32 	%r237, %r236, 1;
	st.shared.u32 	[%rd5+36], %r237;

BB0_125:
	setp.gt.s32	%p99, %r57, %r6;
	@%p99 bra 	BB0_128;

	ld.shared.u32 	%r238, [%rd6+40];
	add.s32 	%r239, %r238, 1;
	st.shared.u32 	[%rd6+40], %r239;
	setp.geu.f32	%p100, %f235, %f84;
	@%p100 bra 	BB0_128;

	ld.shared.u32 	%r240, [%rd5+40];
	add.s32 	%r241, %r240, 1;
	st.shared.u32 	[%rd5+40], %r241;

BB0_128:
	setp.gt.s32	%p101, %r58, %r6;
	@%p101 bra 	BB0_131;

	ld.shared.u32 	%r242, [%rd6+44];
	add.s32 	%r243, %r242, 1;
	st.shared.u32 	[%rd6+44], %r243;
	setp.geu.f32	%p102, %f232, %f84;
	@%p102 bra 	BB0_131;

	ld.shared.u32 	%r244, [%rd5+44];
	add.s32 	%r245, %r244, 1;
	st.shared.u32 	[%rd5+44], %r245;

BB0_131:
	setp.gt.s32	%p103, %r59, %r6;
	@%p103 bra 	BB0_134;

	ld.shared.u32 	%r246, [%rd6+48];
	add.s32 	%r247, %r246, 1;
	st.shared.u32 	[%rd6+48], %r247;
	setp.geu.f32	%p104, %f229, %f84;
	@%p104 bra 	BB0_134;

	ld.shared.u32 	%r248, [%rd5+48];
	add.s32 	%r249, %r248, 1;
	st.shared.u32 	[%rd5+48], %r249;

BB0_134:
	setp.gt.s32	%p105, %r60, %r6;
	@%p105 bra 	BB0_137;

	ld.shared.u32 	%r250, [%rd6+52];
	add.s32 	%r251, %r250, 1;
	st.shared.u32 	[%rd6+52], %r251;
	setp.geu.f32	%p106, %f226, %f84;
	@%p106 bra 	BB0_137;

	ld.shared.u32 	%r252, [%rd5+52];
	add.s32 	%r253, %r252, 1;
	st.shared.u32 	[%rd5+52], %r253;

BB0_137:
	setp.gt.s32	%p107, %r61, %r6;
	@%p107 bra 	BB0_140;

	ld.shared.u32 	%r254, [%rd6+56];
	add.s32 	%r255, %r254, 1;
	st.shared.u32 	[%rd6+56], %r255;
	setp.geu.f32	%p108, %f223, %f84;
	@%p108 bra 	BB0_140;

	ld.shared.u32 	%r256, [%rd5+56];
	add.s32 	%r257, %r256, 1;
	st.shared.u32 	[%rd5+56], %r257;

BB0_140:
	setp.gt.s32	%p109, %r62, %r6;
	@%p109 bra 	BB0_143;

	ld.shared.u32 	%r258, [%rd6+60];
	add.s32 	%r259, %r258, 1;
	st.shared.u32 	[%rd6+60], %r259;
	setp.geu.f32	%p110, %f220, %f84;
	@%p110 bra 	BB0_143;

	ld.shared.u32 	%r260, [%rd5+60];
	add.s32 	%r261, %r260, 1;
	st.shared.u32 	[%rd5+60], %r261;
	bra.uni 	BB0_143;

BB0_47:
	setp.gt.s32	%p47, %r47, %r6;
	@%p47 bra 	BB0_50;

	ld.shared.u32 	%r134, [%rd6];
	add.s32 	%r135, %r134, 1;
	st.shared.u32 	[%rd6], %r135;
	ld.shared.f32 	%f170, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_];
	setp.geu.f32	%p48, %f265, %f170;
	@%p48 bra 	BB0_50;

	ld.shared.u32 	%r136, [%rd5];
	add.s32 	%r137, %r136, 1;
	st.shared.u32 	[%rd5], %r137;

BB0_50:
	setp.gt.s32	%p49, %r48, %r6;
	@%p49 bra 	BB0_53;

	ld.shared.u32 	%r138, [%rd6+4];
	add.s32 	%r139, %r138, 1;
	st.shared.u32 	[%rd6+4], %r139;
	ld.shared.f32 	%f171, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+4];
	setp.geu.f32	%p50, %f262, %f171;
	@%p50 bra 	BB0_53;

	ld.shared.u32 	%r140, [%rd5+4];
	add.s32 	%r141, %r140, 1;
	st.shared.u32 	[%rd5+4], %r141;

BB0_53:
	setp.gt.s32	%p51, %r49, %r6;
	@%p51 bra 	BB0_56;

	ld.shared.u32 	%r142, [%rd6+8];
	add.s32 	%r143, %r142, 1;
	st.shared.u32 	[%rd6+8], %r143;
	ld.shared.f32 	%f172, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+8];
	setp.geu.f32	%p52, %f259, %f172;
	@%p52 bra 	BB0_56;

	ld.shared.u32 	%r144, [%rd5+8];
	add.s32 	%r145, %r144, 1;
	st.shared.u32 	[%rd5+8], %r145;

BB0_56:
	setp.gt.s32	%p53, %r50, %r6;
	@%p53 bra 	BB0_59;

	ld.shared.u32 	%r146, [%rd6+12];
	add.s32 	%r147, %r146, 1;
	st.shared.u32 	[%rd6+12], %r147;
	ld.shared.f32 	%f173, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+12];
	setp.geu.f32	%p54, %f256, %f173;
	@%p54 bra 	BB0_59;

	ld.shared.u32 	%r148, [%rd5+12];
	add.s32 	%r149, %r148, 1;
	st.shared.u32 	[%rd5+12], %r149;

BB0_59:
	setp.gt.s32	%p55, %r51, %r6;
	@%p55 bra 	BB0_62;

	ld.shared.u32 	%r150, [%rd6+16];
	add.s32 	%r151, %r150, 1;
	st.shared.u32 	[%rd6+16], %r151;
	ld.shared.f32 	%f174, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+16];
	setp.geu.f32	%p56, %f253, %f174;
	@%p56 bra 	BB0_62;

	ld.shared.u32 	%r152, [%rd5+16];
	add.s32 	%r153, %r152, 1;
	st.shared.u32 	[%rd5+16], %r153;

BB0_62:
	setp.gt.s32	%p57, %r52, %r6;
	@%p57 bra 	BB0_65;

	ld.shared.u32 	%r154, [%rd6+20];
	add.s32 	%r155, %r154, 1;
	st.shared.u32 	[%rd6+20], %r155;
	ld.shared.f32 	%f175, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+20];
	setp.geu.f32	%p58, %f250, %f175;
	@%p58 bra 	BB0_65;

	ld.shared.u32 	%r156, [%rd5+20];
	add.s32 	%r157, %r156, 1;
	st.shared.u32 	[%rd5+20], %r157;

BB0_65:
	setp.gt.s32	%p59, %r53, %r6;
	@%p59 bra 	BB0_68;

	ld.shared.u32 	%r158, [%rd6+24];
	add.s32 	%r159, %r158, 1;
	st.shared.u32 	[%rd6+24], %r159;
	ld.shared.f32 	%f176, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+24];
	setp.geu.f32	%p60, %f247, %f176;
	@%p60 bra 	BB0_68;

	ld.shared.u32 	%r160, [%rd5+24];
	add.s32 	%r161, %r160, 1;
	st.shared.u32 	[%rd5+24], %r161;

BB0_68:
	setp.gt.s32	%p61, %r54, %r6;
	@%p61 bra 	BB0_71;

	ld.shared.u32 	%r162, [%rd6+28];
	add.s32 	%r163, %r162, 1;
	st.shared.u32 	[%rd6+28], %r163;
	ld.shared.f32 	%f177, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+28];
	setp.geu.f32	%p62, %f244, %f177;
	@%p62 bra 	BB0_71;

	ld.shared.u32 	%r164, [%rd5+28];
	add.s32 	%r165, %r164, 1;
	st.shared.u32 	[%rd5+28], %r165;

BB0_71:
	setp.gt.s32	%p63, %r55, %r6;
	@%p63 bra 	BB0_74;

	ld.shared.u32 	%r166, [%rd6+32];
	add.s32 	%r167, %r166, 1;
	st.shared.u32 	[%rd6+32], %r167;
	ld.shared.f32 	%f178, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+32];
	setp.geu.f32	%p64, %f241, %f178;
	@%p64 bra 	BB0_74;

	ld.shared.u32 	%r168, [%rd5+32];
	add.s32 	%r169, %r168, 1;
	st.shared.u32 	[%rd5+32], %r169;

BB0_74:
	setp.gt.s32	%p65, %r56, %r6;
	@%p65 bra 	BB0_77;

	ld.shared.u32 	%r170, [%rd6+36];
	add.s32 	%r171, %r170, 1;
	st.shared.u32 	[%rd6+36], %r171;
	ld.shared.f32 	%f179, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+36];
	setp.geu.f32	%p66, %f238, %f179;
	@%p66 bra 	BB0_77;

	ld.shared.u32 	%r172, [%rd5+36];
	add.s32 	%r173, %r172, 1;
	st.shared.u32 	[%rd5+36], %r173;

BB0_77:
	setp.gt.s32	%p67, %r57, %r6;
	@%p67 bra 	BB0_80;

	ld.shared.u32 	%r174, [%rd6+40];
	add.s32 	%r175, %r174, 1;
	st.shared.u32 	[%rd6+40], %r175;
	ld.shared.f32 	%f180, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+40];
	setp.geu.f32	%p68, %f235, %f180;
	@%p68 bra 	BB0_80;

	ld.shared.u32 	%r176, [%rd5+40];
	add.s32 	%r177, %r176, 1;
	st.shared.u32 	[%rd5+40], %r177;

BB0_80:
	setp.gt.s32	%p69, %r58, %r6;
	@%p69 bra 	BB0_83;

	ld.shared.u32 	%r178, [%rd6+44];
	add.s32 	%r179, %r178, 1;
	st.shared.u32 	[%rd6+44], %r179;
	ld.shared.f32 	%f181, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+44];
	setp.geu.f32	%p70, %f232, %f181;
	@%p70 bra 	BB0_83;

	ld.shared.u32 	%r180, [%rd5+44];
	add.s32 	%r181, %r180, 1;
	st.shared.u32 	[%rd5+44], %r181;

BB0_83:
	setp.gt.s32	%p71, %r59, %r6;
	@%p71 bra 	BB0_86;

	ld.shared.u32 	%r182, [%rd6+48];
	add.s32 	%r183, %r182, 1;
	st.shared.u32 	[%rd6+48], %r183;
	ld.shared.f32 	%f182, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+48];
	setp.geu.f32	%p72, %f229, %f182;
	@%p72 bra 	BB0_86;

	ld.shared.u32 	%r184, [%rd5+48];
	add.s32 	%r185, %r184, 1;
	st.shared.u32 	[%rd5+48], %r185;

BB0_86:
	setp.gt.s32	%p73, %r60, %r6;
	@%p73 bra 	BB0_89;

	ld.shared.u32 	%r186, [%rd6+52];
	add.s32 	%r187, %r186, 1;
	st.shared.u32 	[%rd6+52], %r187;
	ld.shared.f32 	%f183, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+52];
	setp.geu.f32	%p74, %f226, %f183;
	@%p74 bra 	BB0_89;

	ld.shared.u32 	%r188, [%rd5+52];
	add.s32 	%r189, %r188, 1;
	st.shared.u32 	[%rd5+52], %r189;

BB0_89:
	setp.gt.s32	%p75, %r61, %r6;
	@%p75 bra 	BB0_92;

	ld.shared.u32 	%r190, [%rd6+56];
	add.s32 	%r191, %r190, 1;
	st.shared.u32 	[%rd6+56], %r191;
	ld.shared.f32 	%f184, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+56];
	setp.geu.f32	%p76, %f223, %f184;
	@%p76 bra 	BB0_92;

	ld.shared.u32 	%r192, [%rd5+56];
	add.s32 	%r193, %r192, 1;
	st.shared.u32 	[%rd5+56], %r193;

BB0_92:
	setp.gt.s32	%p77, %r62, %r6;
	@%p77 bra 	BB0_143;

	ld.shared.u32 	%r194, [%rd6+60];
	add.s32 	%r195, %r194, 1;
	st.shared.u32 	[%rd6+60], %r195;
	ld.shared.f32 	%f185, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200242_34_non_const_vrDc1_+60];
	setp.geu.f32	%p78, %f220, %f185;
	@%p78 bra 	BB0_143;

	ld.shared.u32 	%r196, [%rd5+60];
	add.s32 	%r197, %r196, 1;
	st.shared.u32 	[%rd5+60], %r197;

BB0_143:
	add.s32 	%r271, %r26, %r271;
	setp.lt.s32	%p111, %r271, %r5;
	add.s32 	%r274, %r274, 1;
	@%p111 bra 	BB0_44;

BB0_144:
	mov.u32 	%r267, %tid.x;
	setp.lt.s32	%p115, %r267, 16;
	bar.sync 	0;
	@!%p115 bra 	BB0_151;
	bra.uni 	BB0_145;

BB0_145:
	mov.u32 	%r67, %ntid.x;
	setp.eq.s32	%p112, %r67, 0;
	mov.f64 	%fd9, 0d0000000000000000;
	mov.f64 	%fd8, %fd9;
	@%p112 bra 	BB0_149;

	mov.u32 	%r277, 0;
	mov.u64 	%rd84, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200240_32_non_const_mnRho1_;
	mov.u64 	%rd83, _Z13jrc3_cuda_rhoPfPKfPKiS3_f$__cuda_local_var_200241_32_non_const_mnComp1_;
	mov.u32 	%r268, %tid.x;
	mul.wide.s32 	%rd77, %r268, 4;
	add.s64 	%rd90, %rd83, %rd77;
	add.s64 	%rd89, %rd84, %rd77;
	mov.u32 	%r276, %r277;
	mov.u32 	%r275, %r277;

BB0_147:
	ld.shared.u32 	%r265, [%rd89];
	add.s32 	%r277, %r265, %r277;
	ld.shared.u32 	%r266, [%rd90];
	add.s32 	%r276, %r266, %r276;
	add.s64 	%rd90, %rd90, 64;
	add.s64 	%rd89, %rd89, 64;
	add.s32 	%r275, %r275, 1;
	setp.lt.u32	%p113, %r275, %r67;
	@%p113 bra 	BB0_147;

	cvt.rn.f64.s32	%fd9, %r277;
	cvt.rn.f64.s32	%fd8, %r276;

BB0_149:
	setp.ge.s32	%p114, %r3, %r4;
	@%p114 bra 	BB0_151;

	ld.param.u64 	%rd85, [_Z13jrc3_cuda_rhoPfPKfPKiS3_f_param_0];
	cvta.to.global.u64 	%rd80, %rd85;
	div.rn.f64 	%fd7, %fd9, %fd8;
	cvt.rn.f32.f64	%f186, %fd7;
	mul.wide.s32 	%rd81, %r3, 4;
	add.s64 	%rd82, %rd80, %rd81;
	st.global.f32 	[%rd82], %f186;

BB0_151:
	ret;
}


