$version Generated by VerilatedVcd $end
$date Mon Dec  1 15:06:39 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 ^ a0 [31:0] $end
  $var wire  1 \ clk $end
  $var wire  1 ] rst $end
  $scope module cpu $end
   $var wire 32 f WIDTH [31:0] $end
   $var wire 32 ^ a0 [31:0] $end
   $var wire  4 T alu_control_d [3:0] $end
   $var wire 32 W alu_result_e [31:0] $end
   $var wire 32 W alu_result_m_o [31:0] $end
   $var wire  1 U alu_src_d $end
   $var wire  1 \ clk $end
   $var wire 32 V imm_ext_d [31:0] $end
   $var wire 32 G ins [31:0] $end
   $var wire  1 R mem_write_d $end
   $var wire  1 R mem_write_e_o $end
   $var wire 32 E pc_d_o [31:0] $end
   $var wire 32 E pc_f [31:0] $end
   $var wire 32 F pc_plus_4_m_o [31:0] $end
   $var wire 32 F pc_plus_4d_o [31:0] $end
   $var wire 32 F pc_plus_4e_o [31:0] $end
   $var wire 32 F pc_plus_4f [31:0] $end
   $var wire  1 S pc_src $end
   $var wire 32 b pc_target_e [31:0] $end
   $var wire 32 _ rd_1 [31:0] $end
   $var wire 32 ` rd_2 [31:0] $end
   $var wire  5 H rd_d [4:0] $end
   $var wire  5 H rd_e_o [4:0] $end
   $var wire  5 H rd_m_o [4:0] $end
   $var wire  5 H rd_w_o [4:0] $end
   $var wire 32 c read_data_m [31:0] $end
   $var wire  1 P reg_write_d $end
   $var wire  1 P reg_write_e_o $end
   $var wire  1 P reg_write_m_o $end
   $var wire  1 P reg_write_w_o $end
   $var wire  2 Q result_src_d [1:0] $end
   $var wire  2 Q result_src_e_o [1:0] $end
   $var wire  2 Q result_src_m_o [1:0] $end
   $var wire 32 d result_w [31:0] $end
   $var wire  1 ] rst $end
   $var wire 32 ` write_data_e [31:0] $end
   $var wire  1 a zero_e $end
   $scope module u_decode $end
    $var wire 32 f DATA_WIDTH [31:0] $end
    $var wire 32 ^ a0 [31:0] $end
    $var wire  4 T alu_control_d [3:0] $end
    $var wire  1 U alu_src_d $end
    $var wire  1 \ clk $end
    $var wire 32 V imm_ext_d [31:0] $end
    $var wire  3 X imm_src_d [2:0] $end
    $var wire 32 G ins [31:0] $end
    $var wire  1 R mem_write_d $end
    $var wire 32 E pc_d_i [31:0] $end
    $var wire 32 E pc_d_o [31:0] $end
    $var wire 32 F pc_plus_4d_i [31:0] $end
    $var wire 32 F pc_plus_4d_o [31:0] $end
    $var wire  1 S pc_src $end
    $var wire 32 _ rd_1 [31:0] $end
    $var wire 32 ` rd_2 [31:0] $end
    $var wire  5 H rd_d [4:0] $end
    $var wire  5 H rd_w [4:0] $end
    $var wire  1 P reg_write_d $end
    $var wire  1 P reg_write_w $end
    $var wire  2 Q result_src_d [1:0] $end
    $var wire 32 d result_w [31:0] $end
    $var wire  1 a zero_e $end
    $scope module cu $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire  4 T alu_ctrl [3:0] $end
     $var wire  3 Y alu_logic [2:0] $end
     $var wire  1 U alu_src $end
     $var wire  1 a eq $end
     $var wire  3 K funct3 [2:0] $end
     $var wire  7 J funct7 [6:0] $end
     $var wire  3 X imm_src [2:0] $end
     $var wire 32 G ins [31:0] $end
     $var wire  1 R mem_write $end
     $var wire  7 I opcode [6:0] $end
     $var wire  1 S pc_src $end
     $var wire  1 P reg_write $end
     $var wire  2 Q result_src [1:0] $end
     $scope module decoder_1 $end
      $var wire  3 Y alu_op [2:0] $end
      $var wire  1 U alu_src $end
      $var wire  1 a eq $end
      $var wire  3 X imm_src [2:0] $end
      $var wire  1 R mem_write $end
      $var wire  7 I opcode [6:0] $end
      $var wire  1 S pc_src $end
      $var wire  1 P reg_write $end
      $var wire  2 Q result_src [1:0] $end
     $upscope $end
     $scope module decoder_2 $end
      $var wire  4 T alu_ctrl [3:0] $end
      $var wire  3 Y alu_op [2:0] $end
      $var wire  3 K funct3 [2:0] $end
      $var wire  1 M funct7_5 $end
      $var wire  1 L opcode_5 $end
     $upscope $end
    $upscope $end
    $scope module rf $end
     $var wire 32 g ADDRESS_WIDTH [31:0] $end
     $var wire 32 f D_WIDTH [31:0] $end
     $var wire 32 ^ a0 [31:0] $end
     $var wire  5 N a1 [4:0] $end
     $var wire  5 O a2 [4:0] $end
     $var wire  5 H a3 [4:0] $end
     $var wire  1 \ clk $end
     $var wire 32 d din [31:0] $end
     $var wire 32 _ dout1 [31:0] $end
     $var wire 32 ` dout2 [31:0] $end
     $var wire 32 % ram_array[0] [31:0] $end
     $var wire 32 / ram_array[10] [31:0] $end
     $var wire 32 0 ram_array[11] [31:0] $end
     $var wire 32 1 ram_array[12] [31:0] $end
     $var wire 32 2 ram_array[13] [31:0] $end
     $var wire 32 3 ram_array[14] [31:0] $end
     $var wire 32 4 ram_array[15] [31:0] $end
     $var wire 32 5 ram_array[16] [31:0] $end
     $var wire 32 6 ram_array[17] [31:0] $end
     $var wire 32 7 ram_array[18] [31:0] $end
     $var wire 32 8 ram_array[19] [31:0] $end
     $var wire 32 & ram_array[1] [31:0] $end
     $var wire 32 9 ram_array[20] [31:0] $end
     $var wire 32 : ram_array[21] [31:0] $end
     $var wire 32 ; ram_array[22] [31:0] $end
     $var wire 32 < ram_array[23] [31:0] $end
     $var wire 32 = ram_array[24] [31:0] $end
     $var wire 32 > ram_array[25] [31:0] $end
     $var wire 32 ? ram_array[26] [31:0] $end
     $var wire 32 @ ram_array[27] [31:0] $end
     $var wire 32 A ram_array[28] [31:0] $end
     $var wire 32 B ram_array[29] [31:0] $end
     $var wire 32 ' ram_array[2] [31:0] $end
     $var wire 32 C ram_array[30] [31:0] $end
     $var wire 32 D ram_array[31] [31:0] $end
     $var wire 32 ( ram_array[3] [31:0] $end
     $var wire 32 ) ram_array[4] [31:0] $end
     $var wire 32 * ram_array[5] [31:0] $end
     $var wire 32 + ram_array[6] [31:0] $end
     $var wire 32 , ram_array[7] [31:0] $end
     $var wire 32 - ram_array[8] [31:0] $end
     $var wire 32 . ram_array[9] [31:0] $end
     $var wire  1 P wr_en $end
     $scope module unnamedblk1 $end
      $var wire 32 # i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module se $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire 32 V imm_op [31:0] $end
     $var wire  3 X imm_src [2:0] $end
     $var wire 32 G ins [31:0] $end
    $upscope $end
   $upscope $end
   $scope module u_execute $end
    $var wire 32 f D_WIDTH [31:0] $end
    $var wire  4 T alu_ctrl_e [3:0] $end
    $var wire 32 W alu_result [31:0] $end
    $var wire  1 U alu_src_e $end
    $var wire 32 V imm_ext_e [31:0] $end
    $var wire  1 R mem_write_e_i $end
    $var wire  1 R mem_write_e_o $end
    $var wire 32 E pc_e [31:0] $end
    $var wire 32 F pc_plus_4e_i [31:0] $end
    $var wire 32 F pc_plus_4e_o [31:0] $end
    $var wire 32 b pc_target_e [31:0] $end
    $var wire 32 _ rd1_e [31:0] $end
    $var wire 32 ` rd2_e [31:0] $end
    $var wire  5 H rd_e_i [4:0] $end
    $var wire  5 H rd_e_o [4:0] $end
    $var wire  1 P reg_write_e_i $end
    $var wire  1 P reg_write_e_o $end
    $var wire  2 Q result_src_e_i [1:0] $end
    $var wire  2 Q result_src_e_o [1:0] $end
    $var wire 32 Z src_b_e [31:0] $end
    $var wire 32 ` write_data_e [31:0] $end
    $var wire  1 a zero_e $end
    $scope module ALU $end
     $var wire 32 f D_WIDTH [31:0] $end
     $var wire  4 T aluctrl [3:0] $end
     $var wire 32 _ aluop1 [31:0] $end
     $var wire 32 Z aluop2 [31:0] $end
     $var wire 32 W aluout [31:0] $end
     $var wire  1 a eq $end
    $upscope $end
    $scope module imm_mux $end
     $var wire 32 f D_WIDTH [31:0] $end
     $var wire 32 ` in0 [31:0] $end
     $var wire 32 V in1 [31:0] $end
     $var wire 32 Z out [31:0] $end
     $var wire  1 U sel $end
    $upscope $end
    $scope module u_branch $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire 32 b branch_pc [31:0] $end
     $var wire 32 V imm [31:0] $end
     $var wire 32 E pc [31:0] $end
    $upscope $end
   $upscope $end
   $scope module u_fetch $end
    $var wire 32 f WIDTH [31:0] $end
    $var wire  1 \ clk $end
    $var wire 32 G ins [31:0] $end
    $var wire 32 e next_pc [31:0] $end
    $var wire 32 E pc_f [31:0] $end
    $var wire 32 F pc_plus_4 [31:0] $end
    $var wire 32 F pc_plus_4f [31:0] $end
    $var wire  1 S pc_src $end
    $var wire 32 b pc_target_ext [31:0] $end
    $var wire  1 ] rst $end
    $scope module u_instr_mem $end
     $var wire 32 f ADDRESS_WIDTH [31:0] $end
     $var wire 32 f DATA_WIDTH [31:0] $end
     $var wire 32 h SIZE [31:0] $end
     $var wire 32 E addr [31:0] $end
     $var wire 32 G dout [31:0] $end
     $scope module unnamedblk1 $end
      $var wire 32 $ i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module u_pc_inc $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire 32 F inc_pc [31:0] $end
     $var wire 32 E pc [31:0] $end
    $upscope $end
    $scope module u_pc_mux $end
     $var wire 32 f D_WIDTH [31:0] $end
     $var wire 32 F in0 [31:0] $end
     $var wire 32 b in1 [31:0] $end
     $var wire 32 e out [31:0] $end
     $var wire  1 S sel $end
    $upscope $end
    $scope module u_pc_reg $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire  1 \ clk $end
     $var wire 32 e pc_in [31:0] $end
     $var wire 32 E pc_out [31:0] $end
     $var wire  1 ] rst $end
    $upscope $end
   $upscope $end
   $scope module u_memory $end
    $var wire 32 f WIDTH [31:0] $end
    $var wire 32 W alu_result_m_i [31:0] $end
    $var wire 32 W alu_result_m_o [31:0] $end
    $var wire  1 \ clk $end
    $var wire  1 R mem_write_m $end
    $var wire 32 F pc_plus_4_m_i [31:0] $end
    $var wire 32 F pc_plus_4_m_o [31:0] $end
    $var wire  5 H rd_m_i [4:0] $end
    $var wire  5 H rd_m_o [4:0] $end
    $var wire 32 c read_data [31:0] $end
    $var wire  1 P reg_write_m_i $end
    $var wire  1 P reg_write_m_o $end
    $var wire  2 Q result_src_m_i [1:0] $end
    $var wire  2 Q result_src_m_o [1:0] $end
    $var wire 32 ` write_data_m [31:0] $end
    $scope module data_mem $end
     $var wire 32 i DATA_WIDTH [31:0] $end
     $var wire 32 j SIZE [31:0] $end
     $var wire 32 f WIDTH [31:0] $end
     $var wire 32 W adr [31:0] $end
     $var wire  1 \ clk $end
     $var wire 17 [ index [16:0] $end
     $var wire 32 c read_data [31:0] $end
     $var wire 32 ` write_data [31:0] $end
     $var wire  1 R write_enable $end
    $upscope $end
   $upscope $end
   $scope module u_writeback $end
    $var wire 32 f D_WIDTH [31:0] $end
    $var wire 32 W alu_result_w [31:0] $end
    $var wire 32 F pc_plus4 [31:0] $end
    $var wire  5 H rd_w_i [4:0] $end
    $var wire  5 H rd_w_o [4:0] $end
    $var wire 32 c read_data_w [31:0] $end
    $var wire  1 P reg_write_w_i $end
    $var wire  1 P reg_write_w_o $end
    $var wire  2 Q result_src_w [1:0] $end
    $var wire 32 d result_w [31:0] $end
    $scope module writeback_mux $end
     $var wire 32 f D_WIDTH [31:0] $end
     $var wire 32 W in0 [31:0] $end
     $var wire 32 c in1 [31:0] $end
     $var wire 32 F in2 [31:0] $end
     $var wire 32 k in3 [31:0] $end
     $var wire 32 d out [31:0] $end
     $var wire  2 Q sel [1:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000100 F
b00000000000000000000000000000000 G
b00000 H
b0000000 I
b0000000 J
b000 K
0L
0M
b00000 N
b00000 O
0P
b00 Q
0R
0S
b0000 T
0U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b000 X
b000 Y
b00000000000000000000000000000000 Z
b00000000000000000 [
1\
0]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
0a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000100 e
b00000000000000000000000000100000 f
b00000000000000000000000000000101 g
b00000000000000000000000000001100 h
b00000000000000000000000000001000 i
b00000000000000000000000000010001 j
b00000000000000000000000000000000 k
#1
b00000000000000000000000000100000 #
b00000000000000000000000000010100 $
b00001111111100000000100100010011 G
b10010 H
b0010011 I
b0000111 J
b11111 O
1P
1U
b00000000000000000000000011111111 V
b00000000000000000000000011111111 W
b010 Y
b00000000000000000000000011111111 Z
b00000000011111111 [
0\
b00000000000000000000000011111111 b
b00000000000000000000000011111111 d
#2
b00000000000000000000000000000100 E
b00000000000000000000000000001000 F
b00000000000000000000010100010011 G
b01010 H
b0000000 J
b00000 O
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 Z
b00000000000000000 [
1\
b00000000000000000000000000000100 b
b00000000000000000000000000000000 d
b00000000000000000000000000001000 e
#3
0\
#4
b00000000000000000000000000001000 E
b00000000000000000000000000001100 F
b00000000000101010001001100010011 G
b00110 H
b001 K
b01010 N
b00001 O
b0111 T
b00000000000000000000000000000001 V
b00000000000000000000000000000001 Z
1\
b00000000000000000000000000001001 b
b00000000000000000000000000001100 e
#5
0\
#6
b00000000000000000000000000001100 E
b00000000000000000000000000010000 F
b00000000001001101101011000010011 G
b01100 H
b101 K
b01101 N
b00010 O
b1000 T
b00000000000000000000000000000010 V
b00000000000000000000000000000010 Z
1\
b00000000000000000000000000001110 b
b00000000000000000000000000010000 e
#7
0\
#8
b00000000000000000000000000010000 E
b00000000000000000000000000010100 F
b00000000000101100101011000010011 G
b01100 N
b00001 O
b00000000000000000000000000000001 V
b00000000000000000000000000000001 Z
1\
b00000000000000000000000000010001 b
b00000000000000000000000000010100 e
#9
0\
#10
b00000000000000000000000000010100 E
b00000000000000000000000000011000 F
b00000000000000000000011100010011 G
b01110 H
b000 K
b00000 N
b00000 O
b0000 T
b00000000000000000000000000000000 V
b00000000000000000000000000000000 Z
1\
b00000000000000000000000000010100 b
b00000000000000000000000000011000 e
#11
0\
#12
b00000000000000000000000000011000 E
b00000000000000000000000000011100 F
b00000000000101110000011100010011 G
b01110 N
b00001 O
b00000000000000000000000000000001 V
b00000000000000000000000000000001 W
b00000000000000000000000000000001 Z
b00000000000000001 [
1\
b00000000000000000000000000011001 b
b00000000000000000000000000000001 d
b00000000000000000000000000011100 e
#13
b00000000000000000000000000000001 3
b00000000000000000000000000000010 W
b00000000000000010 [
0\
b00000000000000000000000000000001 _
b00000000000000000000000000000010 d
#14
b00000000000000000000000000011100 E
b00000000000000000000000000100000 F
b00000000000000000000010110010011 G
b01011 H
b00000 N
b00000 O
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 Z
b00000000000000000 [
1\
b00000000000000000000000000000000 _
b00000000000000000000000000011100 b
b00000000000000000000000000000000 d
b00000000000000000000000000100000 e
#15
0\
