{"vcs1":{"timestamp_begin":1711010892.752646477, "rt":1.20, "ut":0.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1711010894.028769047, "rt":0.92, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1711010895.013355951, "rt":0.38, "ut":0.14, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711010892.175916558}
{"VCS_COMP_START_TIME": 1711010892.175916558}
{"VCS_COMP_END_TIME": 1711010896.626757765}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329916}}
{"stitch_vcselab": {"peak_mem": 231548}}
